
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-nologv -init top.tcl -cpus 4 
Date:		Mon May  9 03:07:43 2022
Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
setMultiCpuUsage -localCpu 4

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "top.tcl" ...
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> define_proc_arguments cal_nl -info {Writes TCL scripts to run.
} -define_args {{-n "current run number" "int_value" int required}
    {-l "length of zero-padding" "int_value" int required}
    {-d "expression directory" "none" string required}
    {-b "blk_name" "none" string optional}
    }
<CMD> define_proc_arguments areaRatio -info {Compute the ratio of the group-elements-cumulated-area to the group-bounding-box-area. 
} -define_args {
    {-group "Group name" "none" string {required}}
  }
<CMD> define_proc_arguments swap_cells -info {Writes TCL scripts to run.
} -define_args {{-net "net name" "none" string required}
    {-tail "tied cell identifying string" "none" string optional}
    }
<CMD> define_proc_arguments pnr -info {Writes TCL scripts to run.
} -define_args {{-g "generation" "none" string required}
	{-gennum "generation num" "int_value" int required}
	{-n "population size" "int_value" int required}
	{-pnr_dir "place and route directroy" "none" string required}
	{-t "timed" "" boolean optional}
	}
<CMD> define_proc_arguments save_lvs_netlist -define_args {{-dcapNamePattern "regex pattern of dcaps" "none" string required} {-fVerilog "file name to be saved" "none" string required} {-flat "export flat or hierarchical verilog" "" boolean optional} }
<CMD> set_message -id NRIG-39 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPLF-44 -suppress
<CMD> set_message -id IMPSP-9513 -suppress
<CMD> set_message -id IMPSP-9514 -suppress
<CMD> set_message -id IMPDB-2078 -suppress
<CMD> setMessageLimit 5
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_save_restore_compression_mode hybrid
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net VSS
<CMD> set init_io_file {}
<CMD> set init_lef_file {/home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/rtk-tech.tlef  /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell BGR_Top
<CMD> set init_verilog /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set init_design_uniquify 1
<CMD> init_design

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/rtk-tech.tlef ...

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Mon May  9 03:08:19 2022
viaInitial ends at Mon May  9 03:08:19 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.29min, fe_real=0.60min, fe_mem=744.4M) ***
#% Begin Load netlist data ... (date=05/09 03:08:19, mem=724.2M)
*** Begin netlist parsing (mem=744.4M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.v'

*** Memory Usage v#2 (Current mem = 746.383M, initial mem = 295.723M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=746.4M) ***
#% End Load netlist data ... (date=05/09 03:08:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=727.9M, current mem=727.9M)
Set top cell to BGR_Top.
Hooked 0 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell BGR_Top ...
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance CM/M3 is connected to power net CM/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
*** Netlist is NOT unique.
Set DBUPerIGU to techSite unitasc width 490.
** info: there are 19 modules.
** info: there are 51 stdCell insts.

*** Memory Usage v#2 (Current mem = 791.797M, initial mem = 295.723M) ***
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
Extraction setup Started 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPSYT-7328          1  The design has been initialized in physi...
WARNING   IMPDB-2078          21  Output pin %s of instance %s is connecte...
*** Message Summary: 56 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalMaxRouteLayer 5
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 5
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer met4
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> setDesignMode -process 16 -flowEffort standard
##  Process: 16            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 16nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setViaGenMode -reset
<CMD> setViaGenMode -optimize_cross_via true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
<CMD> setViaGenMode -optimize_via_on_routing_track true
Setting -optimize_via_on_routing_track to 1. ViaGen will try to position vias to optimize routing tracks nearby.
<CMD> setViaGenMode -viarule_preference default
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
<CMD> setViaGenMode -ignore_DRC false
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
<CMD> setPlaceMode -checkDiffusionWidth true
<CMD> setPlaceMode -coreEffort high
<CMD> setStreamOutMode -textSize 0.1
<CMD> setStreamOutMode -virtualConnection false
<CMD> globalNetConnect VDD -type tiehi -pin VPWR -inst *
<CMD> globalNetConnect VSS -type tielo -pin VGND -inst *
<CMD> globalNetConnect VDD -type tiehi -pin VPB -inst *
<CMD> globalNetConnect VSS -type tielo -pin VNB -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPWR -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VGND -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPB -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VNB -inst *
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 991.3M).
#% Begin Load floorplan data ... (date=05/09 03:08:21, mem=949.9M)
*info: reset 49 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
Set FPlanBox to (0 0 317400 207740)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=951.6M, current mem=951.6M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=05/09 03:08:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=952.7M, current mem=952.7M)
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
**WARN: (IMPSP-9513):	Timing constraint file does not exist
**WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Multithreaded Timing Analysis is initialized with 4 threads

INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1092.8M)" ...
No user-set net weight.
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Estimated cell power/ground rail width = 0.881 um
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.066e+03 (1.48e+03 5.83e+02)
              Est.  stn bbox = 2.126e+03 (1.51e+03 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1172.8M
Iteration  2: Total net bbox = 2.066e+03 (1.48e+03 5.83e+02)
              Est.  stn bbox = 2.126e+03 (1.51e+03 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1172.8M
Iteration  3: Total net bbox = 5.999e+02 (3.31e+02 2.69e+02)
              Est.  stn bbox = 6.465e+02 (3.45e+02 3.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.2M
Iteration  4: Total net bbox = 7.252e+02 (3.20e+02 4.05e+02)
              Est.  stn bbox = 7.776e+02 (3.35e+02 4.43e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.2M
Iteration  5: Total net bbox = 7.220e+02 (2.93e+02 4.29e+02)
              Est.  stn bbox = 7.742e+02 (3.07e+02 4.67e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1174.2M
Iteration  6: Total net bbox = 1.508e+03 (8.75e+02 6.33e+02)
              Est.  stn bbox = 1.621e+03 (9.30e+02 6.91e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1174.2M
*** cost = 1.508e+03 (8.75e+02 6.33e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:18.2 mem=1190.4M) ***
Total net bbox length = 1.514e+03 (8.794e+02 6.347e+02) (ext = 7.111e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 75.56 um, max move: 212.02 um 
	Max move on inst (R19/sub2): (248.25, 49.63) --> (127.96, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1190.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 75.56 um
Max displacement: 212.02 um (Instance: R19/sub2) (248.251, 49.632) -> (127.96, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.060e+03 (1.742e+03 1.318e+03) (ext = 7.146e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1190.4MB
*** Finished refinePlace (0:00:18.3 mem=1190.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1175.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.605%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.669600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1175.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1175.41 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1175.41 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.41 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1175.41 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.362300e+02um, number of vias: 114
[NR-eGR]   met2  (3V) length: 1.068450e+03um, number of vias: 32
[NR-eGR]   met3  (4H) length: 6.332300e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 2.196000e+02um, number of vias: 0
[NR-eGR] Total length: 2.757510e+03um, number of vias: 166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1175.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 2, mem = 1175.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9513           1  Timing constraint file does not exist    
WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 45 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.41 (MB), peak = 1068.14 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1175.4M, init mem=1175.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1175.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1175.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:23 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 77
End delay calculation. (MEM=1357.52 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1096.80 (MB), peak = 1119.09 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:23 2022
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.72 (MB), peak = 1246.60 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1117.28 (MB), peak = 1246.60 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:24 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.44 (MB)
#Total memory = 1117.34 (MB)
#Peak memory = 1246.60 (MB)
#
#
#Start global routing on Mon May  9 03:08:24 2022
#
#
#Start global routing initialization on Mon May  9 03:08:24 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:24 2022
#
#Start routing resource analysis on Mon May  9 03:08:24 2022
#
#Routing resource analysis is done on Mon May  9 03:08:24 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.77%
#  met1           H         601          10        1380     1.38%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.03%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:24 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.80 (MB), peak = 1246.60 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:24 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.87 (MB), peak = 1246.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.67 (MB), peak = 1246.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.67 (MB), peak = 1246.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2526 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 890 um.
#Total wire length on LAYER met2 = 1491 um.
#Total wire length on LAYER met3 = 145 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                31
# met1              119
# met2                8
#-----------------------
#                   158 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.80 (MB)
#Total memory = 1122.14 (MB)
#Peak memory = 1246.60 (MB)
#
#Finished global routing on Mon May  9 03:08:24 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.89 (MB), peak = 1246.60 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 62 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 9 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2573 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 2 um.
#Total wire length on LAYER met1 = 887 um.
#Total wire length on LAYER met2 = 1529 um.
#Total wire length on LAYER met3 = 155 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                31
# met1              119
# met2                8
#-----------------------
#                   158 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.07 (MB), peak = 1246.60 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.30 (MB)
#Total memory = 1122.07 (MB)
#Peak memory = 1246.60 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1133.82 (MB), peak = 1266.80 (MB)
#Complete Detail Routing.
#Total wire length = 2607 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 904 um.
#Total wire length on LAYER met2 = 1452 um.
#Total wire length on LAYER met3 = 166 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                32
# met1              134
# met2               18
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.46 (MB)
#Total memory = 1131.54 (MB)
#Peak memory = 1266.80 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.83 (MB), peak = 1266.80 (MB)
#
#Total wire length = 2607 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 904 um.
#Total wire length on LAYER met2 = 1452 um.
#Total wire length on LAYER met3 = 166 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                32
# met1              134
# met2               18
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2607 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 904 um.
#Total wire length on LAYER met2 = 1452 um.
#Total wire length on LAYER met3 = 166 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                32
# met1              134
# met2               18
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.98 (MB)
#Total memory = 1130.05 (MB)
#Peak memory = 1266.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 82.59 (MB)
#Total memory = 1139.15 (MB)
#Peak memory = 1266.80 (MB)
#Number of warnings = 13
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:24 2022
#
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1131.80 (MB), peak = 1266.80 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
WARNING   IMPEXT-2883        222  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 227 warning(s), 2 error(s)

<CMD> defOut -floorplan -noStdCells /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Writing DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:24 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is written, current time is Mon May  9 03:08:24 2022 ...
<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1278.4M).
#% Begin Load floorplan data ... (date=05/09 03:08:26, mem=1133.1M)
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.2M, current mem=1133.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.2M, current mem=1133.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:26 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:26 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1278.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1278.4M
Iteration  2: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1278.4M
Iteration  3: Total net bbox = 5.305e+02 (2.74e+02 2.56e+02)
              Est.  stn bbox = 5.667e+02 (2.87e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.8M
Iteration  4: Total net bbox = 5.163e+02 (2.58e+02 2.58e+02)
              Est.  stn bbox = 5.519e+02 (2.71e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.8M
Iteration  5: Total net bbox = 6.303e+02 (2.75e+02 3.56e+02)
              Est.  stn bbox = 6.701e+02 (2.88e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.8M
Iteration  6: Total net bbox = 1.481e+03 (9.03e+02 5.78e+02)
              Est.  stn bbox = 1.575e+03 (9.59e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.8M
*** cost = 1.481e+03 (9.03e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:21.5 mem=1291.0M) ***
Total net bbox length = 1.483e+03 (9.028e+02 5.800e+02) (ext = 7.083e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.47 um, max move: 217.68 um 
	Max move on inst (R20/sub1): (256.74, 47.74) --> (151.48, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1291.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.47 um
Max displacement: 217.68 um (Instance: R20/sub1) (256.743, 47.743) -> (151.48, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.809e+03 (2.432e+03 1.377e+03) (ext = 6.808e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1291.0MB
*** Finished refinePlace (0:00:21.5 mem=1291.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1280.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.233%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.337000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1280.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1279.99 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1279.99 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1279.99 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1279.99 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1279.99 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1279.99 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.992600e+02um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.351400e+02um, number of vias: 39
[NR-eGR]   met3  (4H) length: 1.201760e+03um, number of vias: 23
[NR-eGR]   met4  (5V) length: 5.300900e+02um, number of vias: 0
[NR-eGR] Total length: 3.466250e+03um, number of vias: 201
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1280.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1280.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.13 (MB), peak = 1266.80 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1280.0M, init mem=1280.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1280.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1280.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:26 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1472.78 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.25 (MB), peak = 1266.80 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:26 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.74 (MB), peak = 1266.80 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.02 (MB), peak = 1266.80 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:26 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.25 (MB)
#Total memory = 1143.02 (MB)
#Peak memory = 1266.80 (MB)
#
#
#Start global routing on Mon May  9 03:08:26 2022
#
#
#Start global routing initialization on Mon May  9 03:08:26 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:26 2022
#
#Start routing resource analysis on Mon May  9 03:08:26 2022
#
#Routing resource analysis is done on Mon May  9 03:08:26 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.42%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.13%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:26 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.67 (MB), peak = 1266.80 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:26 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.67 (MB), peak = 1266.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.93 (MB), peak = 1266.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.93 (MB), peak = 1266.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3333 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1477 um.
#Total wire length on LAYER met3 = 310 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.32 (MB)
#Total memory = 1146.34 (MB)
#Peak memory = 1266.80 (MB)
#
#Finished global routing on Mon May  9 03:08:26 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.34 (MB), peak = 1266.80 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3341 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1538 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 313 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.43 (MB), peak = 1266.80 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.65 (MB)
#Total memory = 1146.43 (MB)
#Peak memory = 1266.80 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1157.19 (MB), peak = 1284.28 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.72 (MB), peak = 1284.28 (MB)
#Complete Detail Routing.
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.01 (MB)
#Total memory = 1153.44 (MB)
#Peak memory = 1284.28 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.72 (MB), peak = 1284.28 (MB)
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.01 (MB)
#Total memory = 1153.44 (MB)
#Peak memory = 1284.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.15 (MB)
#Total memory = 1150.72 (MB)
#Peak memory = 1284.28 (MB)
#Number of warnings = 12
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:27 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1142.18 (MB), peak = 1284.28 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        232  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 233 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1305.2M).
#% Begin Load floorplan data ... (date=05/09 03:08:28, mem=1143.4M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1143.4M, current mem=1143.4M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1143.4M, current mem=1143.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:28 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:28 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 5
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 11
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 19
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 19
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 11
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 16
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 4
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 14
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 9
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 7
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 3
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 10
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 6
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 6
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 4
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 19
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 8
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 20
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 20
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 17
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 12
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 5
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 17
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 20
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 12
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 9
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 2
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 10
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1289.2M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 3 nets
5		: 3 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 9 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.678e+03 (1.23e+03 4.51e+02)
              Est.  stn bbox = 1.731e+03 (1.25e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.2M
Iteration  2: Total net bbox = 1.678e+03 (1.23e+03 4.51e+02)
              Est.  stn bbox = 1.731e+03 (1.25e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.2M
Iteration  3: Total net bbox = 5.353e+02 (2.87e+02 2.48e+02)
              Est.  stn bbox = 5.784e+02 (3.00e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.2M
Iteration  4: Total net bbox = 5.646e+02 (2.77e+02 2.88e+02)
              Est.  stn bbox = 6.094e+02 (2.91e+02 3.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.2M
Iteration  5: Total net bbox = 5.907e+02 (2.31e+02 3.60e+02)
              Est.  stn bbox = 6.352e+02 (2.43e+02 3.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.2M
Iteration  6: Total net bbox = 1.403e+03 (8.63e+02 5.39e+02)
              Est.  stn bbox = 1.505e+03 (9.20e+02 5.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.2M
*** cost = 1.403e+03 (8.63e+02 5.39e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:23.2 mem=1306.3M) ***
Total net bbox length = 1.405e+03 (8.633e+02 5.415e+02) (ext = 6.897e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.39 um, max move: 175.08 um 
	Max move on inst (BGR_Core/R1/sub2): (275.49, 158.57) --> (101.99, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.39 um
Max displacement: 175.08 um (Instance: BGR_Core/R1/sub2) (275.488, 158.574) -> (101.99, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.007e+03 (2.022e+03 9.854e+02) (ext = 7.529e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.3MB
*** Finished refinePlace (0:00:23.3 mem=1306.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1297.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 28.351%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.575600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1297.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1297.34 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1297.34 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1297.34 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1297.34 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1297.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1297.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.061550e+03um, number of vias: 128
[NR-eGR]   met2  (3V) length: 7.182300e+02um, number of vias: 34
[NR-eGR]   met3  (4H) length: 6.900000e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.665700e+02um, number of vias: 0
[NR-eGR] Total length: 2.736350e+03um, number of vias: 186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1297.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1297.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.35 (MB), peak = 1284.28 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1297.3M, init mem=1297.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1297.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1297.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:29 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1509.15 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.39 (MB), peak = 1284.28 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:29 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.84 (MB), peak = 1284.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.12 (MB), peak = 1284.28 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:29 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.17 (MB)
#Total memory = 1155.12 (MB)
#Peak memory = 1284.28 (MB)
#
#
#Start global routing on Mon May  9 03:08:29 2022
#
#
#Start global routing initialization on Mon May  9 03:08:29 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:29 2022
#
#Start routing resource analysis on Mon May  9 03:08:29 2022
#
#Routing resource analysis is done on Mon May  9 03:08:29 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.29%
#  met1           H         601          10        1380     1.16%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.29%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:29 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.06 (MB), peak = 1284.28 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:29 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.06 (MB), peak = 1284.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.32 (MB), peak = 1284.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.32 (MB), peak = 1284.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   188.00    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2464 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 987 um.
#Total wire length on LAYER met2 = 1256 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                36
# met1              109
# met2               12
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.66 (MB)
#Total memory = 1158.79 (MB)
#Peak memory = 1284.28 (MB)
#
#Finished global routing on Mon May  9 03:08:29 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.76 (MB), peak = 1284.28 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 11 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2482 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1000 um.
#Total wire length on LAYER met2 = 1247 um.
#Total wire length on LAYER met3 = 228 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                36
# met1              109
# met2               12
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.79 (MB), peak = 1284.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.84 (MB)
#Total memory = 1158.79 (MB)
#Peak memory = 1284.28 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1169.64 (MB), peak = 1290.97 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.75 (MB), peak = 1290.97 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.72 (MB), peak = 1290.97 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.22 (MB), peak = 1290.97 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.14 (MB), peak = 1290.97 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.15 (MB), peak = 1290.97 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.09 (MB), peak = 1290.97 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.71 (MB), peak = 1290.97 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.57 (MB), peak = 1290.97 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.86 (MB), peak = 1290.97 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.62 (MB), peak = 1290.97 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.17 (MB), peak = 1290.97 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.94 (MB), peak = 1290.97 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.82 (MB), peak = 1290.97 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.82 (MB), peak = 1290.97 (MB)
#start 15th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.32 (MB), peak = 1290.97 (MB)
#Complete Detail Routing.
#Total wire length = 2522 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 47 um.
#Total wire length on LAYER met1 = 1031 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 208 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                32
# met1              128
# met2               14
#-----------------------
#                   174 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.07 (MB)
#Total memory = 1164.86 (MB)
#Peak memory = 1290.97 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.14 (MB), peak = 1290.97 (MB)
#
#Total wire length = 2522 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 47 um.
#Total wire length on LAYER met1 = 1031 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 208 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                32
# met1              128
# met2               14
#-----------------------
#                   174 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2522 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 47 um.
#Total wire length on LAYER met1 = 1031 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 208 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                32
# met1              128
# met2               14
#-----------------------
#                   174 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.07 (MB)
#Total memory = 1164.86 (MB)
#Peak memory = 1290.97 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 20.08 (MB)
#Total memory = 1162.09 (MB)
#Peak memory = 1290.97 (MB)
#Number of warnings = 12
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:30 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1153.61 (MB), peak = 1290.97 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        204  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 205 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1332.0M).
#% Begin Load floorplan data ... (date=05/09 03:08:31, mem=1154.8M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1154.8M, current mem=1154.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=1154.8M, current mem=1154.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:32 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:32 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 7
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 15
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 6
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 9
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 3
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 2
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 5
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 13
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 5
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 8
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 3
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 5
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 10
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 9
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 4
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 11
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 13
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 7
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 18
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 5
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 13
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 20
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 7
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 8
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 3
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 7
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1316.0M)" ...
User-set net weight histogram:
3		: 6 nets
4		: 3 nets
5		: 4 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 4 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.779e+03 (1.30e+03 4.77e+02)
              Est.  stn bbox = 1.828e+03 (1.32e+03 5.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.0M
Iteration  2: Total net bbox = 1.779e+03 (1.30e+03 4.77e+02)
              Est.  stn bbox = 1.828e+03 (1.32e+03 5.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.0M
Iteration  3: Total net bbox = 5.185e+02 (2.67e+02 2.51e+02)
              Est.  stn bbox = 5.624e+02 (2.81e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.0M
Iteration  4: Total net bbox = 5.962e+02 (2.89e+02 3.08e+02)
              Est.  stn bbox = 6.438e+02 (3.04e+02 3.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.0M
Iteration  5: Total net bbox = 5.955e+02 (2.80e+02 3.15e+02)
              Est.  stn bbox = 6.470e+02 (3.00e+02 3.47e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.0M
Iteration  6: Total net bbox = 1.498e+03 (9.13e+02 5.85e+02)
              Est.  stn bbox = 1.609e+03 (9.77e+02 6.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1316.0M
*** cost = 1.498e+03 (9.13e+02 5.85e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:25.5 mem=1328.2M) ***
Total net bbox length = 1.499e+03 (9.131e+02 5.861e+02) (ext = 7.434e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.63 um, max move: 196.53 um 
	Max move on inst (BGR_Core/R4/sub1): (257.27, 156.15) --> (75.53, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.63 um
Max displacement: 196.53 um (Instance: BGR_Core/R4/sub1) (257.273, 156.152) -> (75.53, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.131e+03 (2.148e+03 9.826e+02) (ext = 8.078e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.2MB
*** Finished refinePlace (0:00:25.5 mem=1328.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1316.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.641400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1316.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1316.25 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1316.25 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1316.25 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1316.25 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1316.25 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1316.25 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.155550e+03um, number of vias: 144
[NR-eGR]   met2  (3V) length: 9.144000e+02um, number of vias: 31
[NR-eGR]   met3  (4H) length: 6.545800e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 1.305400e+02um, number of vias: 0
[NR-eGR] Total length: 2.855070e+03um, number of vias: 197
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1316.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1316.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.43 (MB), peak = 1290.97 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1316.2M, init mem=1316.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1316.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1316.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:32 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1525.03 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.62 (MB), peak = 1290.97 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:32 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.89 (MB), peak = 1290.97 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.18 (MB), peak = 1290.97 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:32 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1165.18 (MB)
#Peak memory = 1290.97 (MB)
#
#
#Start global routing on Mon May  9 03:08:32 2022
#
#
#Start global routing initialization on Mon May  9 03:08:32 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:32 2022
#
#Start routing resource analysis on Mon May  9 03:08:32 2022
#
#Routing resource analysis is done on Mon May  9 03:08:32 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    22.83%
#  met1           H         601          10        1380     1.88%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     4.94%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:32 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.57 (MB), peak = 1290.97 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:32 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.57 (MB), peak = 1290.97 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.83 (MB), peak = 1290.97 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.83 (MB), peak = 1290.97 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2526 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1201 um.
#Total wire length on LAYER met2 = 1194 um.
#Total wire length on LAYER met3 = 131 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 151
#Up-Via Summary (total 151):
#           
#-----------------------
# li1                37
# met1              108
# met2                6
#-----------------------
#                   151 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.06 (MB)
#Total memory = 1168.24 (MB)
#Peak memory = 1290.97 (MB)
#
#Finished global routing on Mon May  9 03:08:32 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.24 (MB), peak = 1290.97 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 56 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2533 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 1206 um.
#Total wire length on LAYER met2 = 1179 um.
#Total wire length on LAYER met3 = 138 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 151
#Up-Via Summary (total 151):
#           
#-----------------------
# li1                37
# met1              108
# met2                6
#-----------------------
#                   151 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.32 (MB), peak = 1290.97 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.21 (MB)
#Total memory = 1168.32 (MB)
#Peak memory = 1290.97 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1179.20 (MB), peak = 1308.84 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.99 (MB), peak = 1308.84 (MB)
#Complete Detail Routing.
#Total wire length = 2635 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 67 um.
#Total wire length on LAYER met1 = 1278 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 98 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                36
# met1              135
# met2                4
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.39 (MB)
#Total memory = 1176.71 (MB)
#Peak memory = 1308.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.99 (MB), peak = 1308.84 (MB)
#
#Total wire length = 2635 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 67 um.
#Total wire length on LAYER met1 = 1278 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 98 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                36
# met1              135
# met2                4
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2635 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 67 um.
#Total wire length on LAYER met1 = 1278 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 98 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                36
# met1              135
# met2                4
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.39 (MB)
#Total memory = 1176.71 (MB)
#Peak memory = 1308.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.90 (MB)
#Total memory = 1171.77 (MB)
#Peak memory = 1308.84 (MB)
#Number of warnings = 12
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:33 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1163.61 (MB), peak = 1308.84 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        216  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 217 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1338.4M).
#% Begin Load floorplan data ... (date=05/09 03:08:34, mem=1164.2M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.2M, current mem=1164.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1164.2M, current mem=1164.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:34 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:34 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1330.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.4M
Iteration  2: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.4M
Iteration  3: Total net bbox = 5.317e+02 (2.95e+02 2.37e+02)
              Est.  stn bbox = 5.787e+02 (3.10e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.4M
Iteration  4: Total net bbox = 6.017e+02 (2.81e+02 3.21e+02)
              Est.  stn bbox = 6.495e+02 (2.95e+02 3.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.4M
Iteration  5: Total net bbox = 7.182e+02 (2.75e+02 4.43e+02)
              Est.  stn bbox = 7.769e+02 (2.92e+02 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.4M
Iteration  6: Total net bbox = 1.506e+03 (8.39e+02 6.67e+02)
              Est.  stn bbox = 1.621e+03 (8.95e+02 7.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1330.4M
*** cost = 1.506e+03 (8.39e+02 6.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:27.2 mem=1342.6M) ***
Total net bbox length = 1.511e+03 (8.422e+02 6.693e+02) (ext = 6.935e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.98 um, max move: 184.52 um 
	Max move on inst (BGR_Core/R1/sub1): (265.91, 109.30) --> (124.53, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.98 um
Max displacement: 184.52 um (Instance: BGR_Core/R1/sub1) (265.912, 109.298) -> (124.53, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.032e+03 (1.918e+03 1.113e+03) (ext = 7.563e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.6MB
*** Finished refinePlace (0:00:27.2 mem=1342.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1329.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.650800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1329.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1329.57 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1329.57 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.57 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1329.57 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.053700e+02um, number of vias: 130
[NR-eGR]   met2  (3V) length: 8.271300e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 7.902000e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 2.293600e+02um, number of vias: 0
[NR-eGR] Total length: 2.752060e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1329.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1329.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.46 (MB), peak = 1308.84 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1329.6M, init mem=1329.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1329.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1329.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:34 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1540.35 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.78 (MB), peak = 1308.84 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:35 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.33 (MB), peak = 1308.84 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.61 (MB), peak = 1308.84 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:35 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.31 (MB)
#Total memory = 1172.61 (MB)
#Peak memory = 1308.84 (MB)
#
#
#Start global routing on Mon May  9 03:08:35 2022
#
#
#Start global routing initialization on Mon May  9 03:08:35 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:35 2022
#
#Start routing resource analysis on Mon May  9 03:08:35 2022
#
#Routing resource analysis is done on Mon May  9 03:08:35 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.36%
#  met1           H         601          10        1380     1.30%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:35 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.60 (MB), peak = 1308.84 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:35 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.60 (MB), peak = 1308.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.86 (MB), peak = 1308.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.86 (MB), peak = 1308.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2277 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 179 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.70 (MB)
#Total memory = 1176.32 (MB)
#Peak memory = 1308.84 (MB)
#
#Finished global routing on Mon May  9 03:08:35 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.32 (MB), peak = 1308.84 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2349 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 964 um.
#Total wire length on LAYER met2 = 1183 um.
#Total wire length on LAYER met3 = 190 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.40 (MB), peak = 1308.84 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.10 (MB)
#Total memory = 1176.40 (MB)
#Peak memory = 1308.84 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1186.61 (MB), peak = 1319.96 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.82 (MB), peak = 1319.96 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.83 (MB), peak = 1319.96 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.40 (MB), peak = 1319.96 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.46 (MB), peak = 1319.96 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.93 (MB), peak = 1319.96 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.93 (MB), peak = 1319.96 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.07 (MB), peak = 1319.96 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.03 (MB), peak = 1319.96 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.84 (MB), peak = 1319.96 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.68 (MB), peak = 1319.96 (MB)
#Complete Detail Routing.
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (MB)
#Total memory = 1184.40 (MB)
#Peak memory = 1319.96 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.68 (MB), peak = 1319.96 (MB)
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (MB)
#Total memory = 1184.40 (MB)
#Peak memory = 1319.96 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 15.61 (MB)
#Total memory = 1179.71 (MB)
#Peak memory = 1319.96 (MB)
#Number of warnings = 12
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:35 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1171.47 (MB), peak = 1319.96 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1358.1M).
#% Begin Load floorplan data ... (date=05/09 03:08:37, mem=1172.1M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.2M, current mem=1172.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1172.2M, current mem=1172.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:37 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:37 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 16
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 2
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 15
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 8
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 8
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 10
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 5
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 4
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 5
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 6
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 10
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 3
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 13
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 3
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1342.1M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 9 nets
11    -	15	: 8 nets
16    -	19	: 8 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.1M
Iteration  2: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.1M
Iteration  3: Total net bbox = 5.208e+02 (2.72e+02 2.49e+02)
              Est.  stn bbox = 5.570e+02 (2.85e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.1M
Iteration  4: Total net bbox = 5.150e+02 (2.61e+02 2.54e+02)
              Est.  stn bbox = 5.508e+02 (2.74e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.1M
Iteration  5: Total net bbox = 5.679e+02 (2.88e+02 2.80e+02)
              Est.  stn bbox = 6.078e+02 (3.05e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.1M
Iteration  6: Total net bbox = 1.448e+03 (9.22e+02 5.26e+02)
              Est.  stn bbox = 1.546e+03 (9.82e+02 5.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1350.1M
*** cost = 1.448e+03 (9.22e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:29.2 mem=1359.2M) ***
Total net bbox length = 1.450e+03 (9.217e+02 5.282e+02) (ext = 7.207e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.83 um, max move: 215.81 um 
	Max move on inst (R18/sub2): (250.46, 34.14) --> (123.06, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1359.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.83 um
Max displacement: 215.81 um (Instance: R18/sub2) (250.456, 34.144) -> (123.06, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.906e+03 (2.467e+03 1.439e+03) (ext = 8.480e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1359.2MB
*** Finished refinePlace (0:00:29.2 mem=1359.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1350.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.978%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.431000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1350.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1350.24 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1350.24 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1350.24 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1350.24 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1350.24 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1350.24 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.086320e+03um, number of vias: 137
[NR-eGR]   met2  (3V) length: 1.076380e+03um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.020280e+03um, number of vias: 20
[NR-eGR]   met4  (5V) length: 4.093100e+02um, number of vias: 0
[NR-eGR] Total length: 3.592290e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1350.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1350.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.39 (MB), peak = 1319.96 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1350.2M, init mem=1350.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1350.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1350.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:37 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1559.01 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.74 (MB), peak = 1319.96 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:38 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.22 (MB), peak = 1319.96 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.50 (MB), peak = 1319.96 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:38 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.27 (MB)
#Total memory = 1182.50 (MB)
#Peak memory = 1319.96 (MB)
#
#
#Start global routing on Mon May  9 03:08:38 2022
#
#
#Start global routing initialization on Mon May  9 03:08:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:38 2022
#
#Start routing resource analysis on Mon May  9 03:08:38 2022
#
#Routing resource analysis is done on Mon May  9 03:08:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.35%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.58 (MB), peak = 1319.96 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.58 (MB), peak = 1319.96 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.84 (MB), peak = 1319.96 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.84 (MB), peak = 1319.96 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3250 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1111 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 593 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.80 (MB)
#Total memory = 1186.31 (MB)
#Peak memory = 1319.96 (MB)
#
#Finished global routing on Mon May  9 03:08:38 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.31 (MB), peak = 1319.96 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 54 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3317 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1135 um.
#Total wire length on LAYER met2 = 1546 um.
#Total wire length on LAYER met3 = 607 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.39 (MB), peak = 1319.96 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.16 (MB)
#Total memory = 1186.39 (MB)
#Peak memory = 1319.96 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1197.64 (MB), peak = 1337.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.69 (MB), peak = 1337.30 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.01 (MB), peak = 1337.30 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.97 (MB), peak = 1337.30 (MB)
#Complete Detail Routing.
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.29 (MB)
#Total memory = 1194.69 (MB)
#Peak memory = 1337.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.97 (MB), peak = 1337.30 (MB)
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.29 (MB)
#Total memory = 1194.69 (MB)
#Peak memory = 1337.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.30 (MB)
#Total memory = 1189.34 (MB)
#Peak memory = 1337.30 (MB)
#Number of warnings = 12
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:38 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1180.72 (MB), peak = 1337.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        148  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 149 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_4.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1371.1M).
#% Begin Load floorplan data ... (date=05/09 03:08:40, mem=1182.0M)
*info: reset 48 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1182.0M, current mem=1182.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1182.0M, current mem=1182.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:40 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:40 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 7
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 8
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 14
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 20
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 2
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 6
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 6
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 10
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 12
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 13
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 4
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 12
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 3
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 20
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 13
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 14
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 17
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 9
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 7
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 18
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 11
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 5
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 19
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 17
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 17
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 17
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 5
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 3
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 11
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1355.1M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 1 nets
5		: 4 nets
6     -	10	: 7 nets
11    -	15	: 15 nets
16    -	19	: 6 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.617e+03 (1.20e+03 4.17e+02)
              Est.  stn bbox = 1.659e+03 (1.22e+03 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.1M
Iteration  2: Total net bbox = 1.617e+03 (1.20e+03 4.17e+02)
              Est.  stn bbox = 1.659e+03 (1.22e+03 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.1M
Iteration  3: Total net bbox = 5.261e+02 (2.64e+02 2.62e+02)
              Est.  stn bbox = 5.624e+02 (2.77e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.1M
Iteration  4: Total net bbox = 5.300e+02 (2.62e+02 2.68e+02)
              Est.  stn bbox = 5.657e+02 (2.75e+02 2.91e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.1M
Iteration  5: Total net bbox = 6.804e+02 (3.26e+02 3.55e+02)
              Est.  stn bbox = 7.226e+02 (3.39e+02 3.83e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.1M
Iteration  6: Total net bbox = 1.516e+03 (9.40e+02 5.75e+02)
              Est.  stn bbox = 1.611e+03 (9.97e+02 6.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1363.1M
*** cost = 1.516e+03 (9.40e+02 5.75e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:31.1 mem=1375.3M) ***
Total net bbox length = 1.518e+03 (9.402e+02 5.778e+02) (ext = 7.024e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 74.89 um, max move: 195.60 um 
	Max move on inst (R17/sub1): (256.23, 37.77) --> (164.22, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1375.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 74.89 um
Max displacement: 195.60 um (Instance: R17/sub1) (256.234, 37.77) -> (164.22, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.655e+03 (2.482e+03 1.172e+03) (ext = 5.263e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1375.3MB
*** Finished refinePlace (0:00:31.1 mem=1375.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1362.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.841%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.421600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1362.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1362.31 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1362.31 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1362.31 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1362.31 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1362.31 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1362.31 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.920300e+02um, number of vias: 124
[NR-eGR]   met2  (3V) length: 8.337200e+02um, number of vias: 47
[NR-eGR]   met3  (4H) length: 1.503740e+03um, number of vias: 26
[NR-eGR]   met4  (5V) length: 4.044300e+02um, number of vias: 0
[NR-eGR] Total length: 3.533920e+03um, number of vias: 207
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1362.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1362.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.44 (MB), peak = 1337.30 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1362.3M, init mem=1362.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1362.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1362.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:40 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1572.09 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.89 (MB), peak = 1337.30 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:40 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.39 (MB), peak = 1337.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.67 (MB), peak = 1337.30 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:40 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.29 (MB)
#Total memory = 1194.67 (MB)
#Peak memory = 1337.30 (MB)
#
#
#Start global routing on Mon May  9 03:08:40 2022
#
#
#Start global routing initialization on Mon May  9 03:08:40 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:40 2022
#
#Start routing resource analysis on Mon May  9 03:08:40 2022
#
#Routing resource analysis is done on Mon May  9 03:08:40 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.00%
#  met1           H         600          11        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.25%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:40 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.07 (MB), peak = 1337.30 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:40 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.07 (MB), peak = 1337.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.33 (MB), peak = 1337.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.33 (MB), peak = 1337.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  li1           0(0.00%)      0(0.00%)   (0.00%)
#  met1          1(0.07%)      1(0.07%)   (0.14%)
#  met2          0(0.00%)      0(0.00%)   (0.00%)
#  met3          0(0.00%)      0(0.00%)   (0.00%)
#  met4          0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.01%)      1(0.01%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.03% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3223 um.
#Total half perimeter of net bounding box = 4418 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1394 um.
#Total wire length on LAYER met2 = 1436 um.
#Total wire length on LAYER met3 = 386 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                37
# met1              128
# met2               12
#-----------------------
#                   177 
#
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.08 (MB)
#Total memory = 1196.75 (MB)
#Peak memory = 1337.30 (MB)
#
#Finished global routing on Mon May  9 03:08:40 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.75 (MB), peak = 1337.30 (MB)
#Start Track Assignment.
#Done with 53 horizontal wires in 1 hboxes and 68 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3285 um.
#Total half perimeter of net bounding box = 4418 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 1422 um.
#Total wire length on LAYER met2 = 1447 um.
#Total wire length on LAYER met3 = 402 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                37
# met1              128
# met2               12
#-----------------------
#                   177 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.78 (MB), peak = 1337.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.39 (MB)
#Total memory = 1196.78 (MB)
#Peak memory = 1337.30 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1208.27 (MB), peak = 1353.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.85 (MB), peak = 1353.98 (MB)
#Complete Detail Routing.
#Total wire length = 3318 um.
#Total half perimeter of net bounding box = 4418 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 1422 um.
#Total wire length on LAYER met2 = 1437 um.
#Total wire length on LAYER met3 = 417 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 209
#Up-Via Summary (total 209):
#           
#-----------------------
# li1                34
# met1              157
# met2               18
#-----------------------
#                   209 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.79 (MB)
#Total memory = 1205.57 (MB)
#Peak memory = 1353.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.85 (MB), peak = 1353.98 (MB)
#
#Total wire length = 3318 um.
#Total half perimeter of net bounding box = 4418 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 1422 um.
#Total wire length on LAYER met2 = 1437 um.
#Total wire length on LAYER met3 = 417 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 209
#Up-Via Summary (total 209):
#           
#-----------------------
# li1                34
# met1              157
# met2               18
#-----------------------
#                   209 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3318 um.
#Total half perimeter of net bounding box = 4418 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 1422 um.
#Total wire length on LAYER met2 = 1437 um.
#Total wire length on LAYER met3 = 417 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 209
#Up-Via Summary (total 209):
#           
#-----------------------
# li1                34
# met1              157
# met2               18
#-----------------------
#                   209 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.79 (MB)
#Total memory = 1205.57 (MB)
#Peak memory = 1353.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.68 (MB)
#Total memory = 1200.84 (MB)
#Peak memory = 1353.98 (MB)
#Number of warnings = 12
#Total number of warnings = 107
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:41 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.65 (MB), peak = 1353.98 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        218  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 219 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_5.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1388.0M).
#% Begin Load floorplan data ... (date=05/09 03:08:42, mem=1192.9M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.9M, current mem=1192.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1192.9M, current mem=1192.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:43 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:43 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 4
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 8
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 9
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 14
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 19
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 11
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 16
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 17
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 20
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 9
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 20
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 2
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 18
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 8
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 17
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 8
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 3
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 8
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 6
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 5
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 8
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 14
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 13
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 19
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 5
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 14
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 15
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 18
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1380.0M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 4 nets
5		: 5 nets
6     -	10	: 9 nets
11    -	15	: 6 nets
16    -	19	: 9 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.669e+03 (1.25e+03 4.19e+02)
              Est.  stn bbox = 1.709e+03 (1.27e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1380.0M
Iteration  2: Total net bbox = 1.669e+03 (1.25e+03 4.19e+02)
              Est.  stn bbox = 1.709e+03 (1.27e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1380.0M
Iteration  3: Total net bbox = 5.032e+02 (2.56e+02 2.47e+02)
              Est.  stn bbox = 5.408e+02 (2.69e+02 2.71e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1380.0M
Iteration  4: Total net bbox = 5.174e+02 (2.57e+02 2.60e+02)
              Est.  stn bbox = 5.552e+02 (2.71e+02 2.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1380.0M
Iteration  5: Total net bbox = 5.826e+02 (2.47e+02 3.35e+02)
              Est.  stn bbox = 6.256e+02 (2.61e+02 3.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1380.0M
Iteration  6: Total net bbox = 1.438e+03 (8.82e+02 5.56e+02)
              Est.  stn bbox = 1.539e+03 (9.39e+02 6.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1380.0M
*** cost = 1.438e+03 (8.82e+02 5.56e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:32.9 mem=1392.2M) ***
Total net bbox length = 1.440e+03 (8.818e+02 5.586e+02) (ext = 6.990e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 84.14 um, max move: 235.94 um 
	Max move on inst (R18/sub1): (249.97, 35.75) --> (119.63, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 84.14 um
Max displacement: 235.94 um (Instance: R18/sub1) (249.965, 35.753) -> (119.63, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 4.456e+03 (3.106e+03 1.350e+03) (ext = 6.365e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.2MB
*** Finished refinePlace (0:00:32.9 mem=1392.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1379.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.998%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.070200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1379.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1379.23 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1379.23 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.23 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1379.23 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.23 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.23 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.078480e+03um, number of vias: 124
[NR-eGR]   met2  (3V) length: 8.851200e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.702920e+03um, number of vias: 25
[NR-eGR]   met4  (5V) length: 5.372200e+02um, number of vias: 0
[NR-eGR] Total length: 4.203740e+03um, number of vias: 195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1379.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1379.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.62 (MB), peak = 1353.98 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1379.2M, init mem=1379.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1379.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1379.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:43 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1569.02 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.07 (MB), peak = 1353.98 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:43 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.46 (MB), peak = 1353.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.74 (MB), peak = 1353.98 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:43 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1206.74 (MB)
#Peak memory = 1353.98 (MB)
#
#
#Start global routing on Mon May  9 03:08:43 2022
#
#
#Start global routing initialization on Mon May  9 03:08:43 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:43 2022
#
#Start routing resource analysis on Mon May  9 03:08:43 2022
#
#Routing resource analysis is done on Mon May  9 03:08:43 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.71%
#  met1           H         601          10        1380     0.80%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.10%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:43 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.98 (MB), peak = 1353.98 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:43 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.98 (MB), peak = 1353.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.24 (MB), peak = 1353.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.24 (MB), peak = 1353.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              2.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3892 um.
#Total half perimeter of net bounding box = 5081 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1870 um.
#Total wire length on LAYER met2 = 1505 um.
#Total wire length on LAYER met3 = 490 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                36
# met1              120
# met2               14
#-----------------------
#                   170 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.91 (MB)
#Total memory = 1208.65 (MB)
#Peak memory = 1353.98 (MB)
#
#Finished global routing on Mon May  9 03:08:43 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.65 (MB), peak = 1353.98 (MB)
#Start Track Assignment.
#Done with 55 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3946 um.
#Total half perimeter of net bounding box = 5081 um.
#Total wire length on LAYER li1 = 38 um.
#Total wire length on LAYER met1 = 1889 um.
#Total wire length on LAYER met2 = 1518 um.
#Total wire length on LAYER met3 = 501 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                36
# met1              120
# met2               14
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.73 (MB), peak = 1353.98 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.17 (MB)
#Total memory = 1208.73 (MB)
#Peak memory = 1353.98 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1219.28 (MB), peak = 1358.02 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.43 (MB), peak = 1358.02 (MB)
#Complete Detail Routing.
#Total wire length = 3928 um.
#Total half perimeter of net bounding box = 5081 um.
#Total wire length on LAYER li1 = 70 um.
#Total wire length on LAYER met1 = 1854 um.
#Total wire length on LAYER met2 = 1508 um.
#Total wire length on LAYER met3 = 497 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                23
# met1              139
# met2               22
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.42 (MB)
#Total memory = 1217.15 (MB)
#Peak memory = 1358.02 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.44 (MB), peak = 1358.02 (MB)
#
#Total wire length = 3928 um.
#Total half perimeter of net bounding box = 5081 um.
#Total wire length on LAYER li1 = 70 um.
#Total wire length on LAYER met1 = 1854 um.
#Total wire length on LAYER met2 = 1508 um.
#Total wire length on LAYER met3 = 497 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                23
# met1              139
# met2               22
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3928 um.
#Total half perimeter of net bounding box = 5081 um.
#Total wire length on LAYER li1 = 70 um.
#Total wire length on LAYER met1 = 1854 um.
#Total wire length on LAYER met2 = 1508 um.
#Total wire length on LAYER met3 = 497 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                23
# met1              139
# met2               22
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.43 (MB)
#Total memory = 1217.16 (MB)
#Peak memory = 1358.02 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.99 (MB)
#Total memory = 1212.36 (MB)
#Peak memory = 1358.02 (MB)
#Number of warnings = 12
#Total number of warnings = 122
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:43 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1203.80 (MB), peak = 1358.02 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        188  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 189 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_6.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1409.5M).
#% Begin Load floorplan data ... (date=05/09 03:08:45, mem=1205.1M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.1M, current mem=1205.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1205.1M, current mem=1205.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:45 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:45 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 8
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 9
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 12
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 12
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 6
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 11
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 18
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 9
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 6
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 2
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 6
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 13
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 14
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 18
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 20
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 4
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 18
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 4
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 15
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 8
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 11
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 19
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 15
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 17
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 14
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 20
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 2
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 11
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1393.5M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 7 nets
11    -	15	: 11 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.612e+03 (1.16e+03 4.52e+02)
              Est.  stn bbox = 1.679e+03 (1.19e+03 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1393.5M
Iteration  2: Total net bbox = 1.612e+03 (1.16e+03 4.52e+02)
              Est.  stn bbox = 1.679e+03 (1.19e+03 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1393.5M
Iteration  3: Total net bbox = 5.091e+02 (2.83e+02 2.26e+02)
              Est.  stn bbox = 5.565e+02 (2.98e+02 2.58e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1393.5M
Iteration  4: Total net bbox = 5.678e+02 (2.68e+02 2.99e+02)
              Est.  stn bbox = 6.157e+02 (2.83e+02 3.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1393.5M
Iteration  5: Total net bbox = 6.672e+02 (2.85e+02 3.82e+02)
              Est.  stn bbox = 7.252e+02 (3.03e+02 4.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1393.5M
Iteration  6: Total net bbox = 1.438e+03 (8.49e+02 5.89e+02)
              Est.  stn bbox = 1.553e+03 (9.05e+02 6.48e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1393.5M
*** cost = 1.438e+03 (8.49e+02 5.89e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:34.8 mem=1405.7M) ***
Total net bbox length = 1.440e+03 (8.491e+02 5.907e+02) (ext = 7.064e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 74.25 um, max move: 193.47 um 
	Max move on inst (BGR_Core/R5/sub1): (258.92, 141.26) --> (84.35, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.7MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 74.25 um
Max displacement: 193.47 um (Instance: BGR_Core/R5/sub1) (258.915, 141.258) -> (84.35, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.124e+03 (1.799e+03 1.325e+03) (ext = 7.373e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.7MB
*** Finished refinePlace (0:00:34.8 mem=1405.7M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1393.7M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.017%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.829400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1393.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1393.68 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1393.68 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1393.68 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1393.68 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1393.68 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1393.68 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.431300e+02um, number of vias: 131
[NR-eGR]   met2  (3V) length: 8.868600e+02um, number of vias: 31
[NR-eGR]   met3  (4H) length: 7.231200e+02um, number of vias: 23
[NR-eGR]   met4  (5V) length: 4.380100e+02um, number of vias: 0
[NR-eGR] Total length: 2.891120e+03um, number of vias: 195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1393.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1393.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.96 (MB), peak = 1358.02 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1393.7M, init mem=1393.7M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1393.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1393.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:45 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1603.47 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.60 (MB), peak = 1358.02 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:46 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.00 (MB), peak = 1358.02 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.28 (MB), peak = 1358.02 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:46 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1217.28 (MB)
#Peak memory = 1358.02 (MB)
#
#
#Start global routing on Mon May  9 03:08:46 2022
#
#
#Start global routing initialization on Mon May  9 03:08:46 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:46 2022
#
#Start routing resource analysis on Mon May  9 03:08:46 2022
#
#Routing resource analysis is done on Mon May  9 03:08:46 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.20%
#  met1           H         601          10        1380     1.09%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.06%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:46 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.43 (MB), peak = 1358.02 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:46 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.43 (MB), peak = 1358.02 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.55 (MB), peak = 1358.02 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.55 (MB), peak = 1358.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2505 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 918 um.
#Total wire length on LAYER met2 = 1422 um.
#Total wire length on LAYER met3 = 166 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                33
# met1              124
# met2                6
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.67 (MB)
#Total memory = 1218.95 (MB)
#Peak memory = 1358.02 (MB)
#
#Finished global routing on Mon May  9 03:08:46 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1218.95 (MB), peak = 1358.02 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 66 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2575 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 4 um.
#Total wire length on LAYER met1 = 957 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 176 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                33
# met1              124
# met2                6
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.03 (MB), peak = 1358.02 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.94 (MB)
#Total memory = 1219.03 (MB)
#Peak memory = 1358.02 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1229.09 (MB), peak = 1371.15 (MB)
#Complete Detail Routing.
#Total wire length = 2576 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 908 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 245 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                23
# met1              128
# met2               24
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.78 (MB)
#Total memory = 1226.81 (MB)
#Peak memory = 1371.15 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.09 (MB), peak = 1371.15 (MB)
#
#Total wire length = 2576 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 908 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 245 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                23
# met1              128
# met2               24
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2576 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 908 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 245 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                23
# met1              128
# met2               24
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.78 (MB)
#Total memory = 1226.81 (MB)
#Peak memory = 1371.15 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.08 (MB)
#Total memory = 1222.68 (MB)
#Peak memory = 1371.15 (MB)
#Number of warnings = 12
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:46 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1214.34 (MB), peak = 1371.15 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        216  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 217 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_7.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1418.1M).
#% Begin Load floorplan data ... (date=05/09 03:08:48, mem=1214.9M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.0M, current mem=1215.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1215.0M, current mem=1214.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:48 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:48 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 10
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 15
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 14
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 7
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 6
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 9
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 11
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 12
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 3
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 17
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 4
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 13
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 14
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 3
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 17
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 3
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 6
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 12
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 19
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 8
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 5
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 14
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 18
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 8
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 3
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1410.1M)" ...
User-set net weight histogram:
3		: 7 nets
4		: 1 nets
5		: 5 nets
6     -	10	: 8 nets
11    -	15	: 9 nets
16    -	19	: 7 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.539e+03 (1.13e+03 4.08e+02)
              Est.  stn bbox = 1.579e+03 (1.15e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.1M
Iteration  2: Total net bbox = 1.539e+03 (1.13e+03 4.08e+02)
              Est.  stn bbox = 1.579e+03 (1.15e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.1M
Iteration  3: Total net bbox = 5.310e+02 (2.69e+02 2.62e+02)
              Est.  stn bbox = 5.672e+02 (2.82e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.1M
Iteration  4: Total net bbox = 5.345e+02 (2.64e+02 2.70e+02)
              Est.  stn bbox = 5.702e+02 (2.77e+02 2.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.1M
Iteration  5: Total net bbox = 5.971e+02 (2.87e+02 3.10e+02)
              Est.  stn bbox = 6.363e+02 (3.00e+02 3.36e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.1M
Iteration  6: Total net bbox = 1.465e+03 (9.15e+02 5.50e+02)
              Est.  stn bbox = 1.560e+03 (9.71e+02 5.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.1M
*** cost = 1.465e+03 (9.15e+02 5.50e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:36.5 mem=1422.4M) ***
Total net bbox length = 1.467e+03 (9.146e+02 5.524e+02) (ext = 7.127e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 71.77 um, max move: 196.18 um 
	Max move on inst (BGR_Core/R4/sub2): (265.48, 152.94) --> (76.51, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 71.77 um
Max displacement: 196.18 um (Instance: BGR_Core/R4/sub2) (265.476, 152.944) -> (76.51, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.860e+03 (2.514e+03 1.346e+03) (ext = 7.540e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.4MB
*** Finished refinePlace (0:00:36.5 mem=1422.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1410.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.743%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.346400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1410.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1410.37 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1410.37 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1410.37 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1410.37 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1410.37 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1410.37 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.065600e+02um, number of vias: 135
[NR-eGR]   met2  (3V) length: 8.771500e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 1.288460e+03um, number of vias: 17
[NR-eGR]   met4  (5V) length: 4.562800e+02um, number of vias: 0
[NR-eGR] Total length: 3.528450e+03um, number of vias: 190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1410.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1410.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.30 (MB), peak = 1371.15 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1410.4M, init mem=1410.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1410.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1410.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:48 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1620.14 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.89 (MB), peak = 1371.15 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:48 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.29 (MB), peak = 1371.15 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1224.57 (MB), peak = 1371.15 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:48 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1224.57 (MB)
#Peak memory = 1371.15 (MB)
#
#
#Start global routing on Mon May  9 03:08:48 2022
#
#
#Start global routing initialization on Mon May  9 03:08:48 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:48 2022
#
#Start routing resource analysis on Mon May  9 03:08:48 2022
#
#Routing resource analysis is done on Mon May  9 03:08:48 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.64%
#  met1           H         600          11        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.07%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:48 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.78 (MB), peak = 1371.15 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:48 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.78 (MB), peak = 1371.15 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.91 (MB), peak = 1371.15 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.91 (MB), peak = 1371.15 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3278 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1421 um.
#Total wire length on LAYER met2 = 1518 um.
#Total wire length on LAYER met3 = 338 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                32
# met1              116
# met2               12
#-----------------------
#                   160 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.75 (MB)
#Total memory = 1226.32 (MB)
#Peak memory = 1371.15 (MB)
#
#Finished global routing on Mon May  9 03:08:48 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.32 (MB), peak = 1371.15 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 61 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3296 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 1 um.
#Total wire length on LAYER met1 = 1427 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 343 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                32
# met1              116
# met2               12
#-----------------------
#                   160 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.40 (MB), peak = 1371.15 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.02 (MB)
#Total memory = 1226.40 (MB)
#Peak memory = 1371.15 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1236.59 (MB), peak = 1380.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.63 (MB), peak = 1380.27 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.15 (MB), peak = 1380.27 (MB)
#Complete Detail Routing.
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1233.87 (MB)
#Peak memory = 1380.27 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.15 (MB), peak = 1380.27 (MB)
#
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1233.87 (MB)
#Peak memory = 1380.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.74 (MB)
#Total memory = 1229.64 (MB)
#Peak memory = 1380.27 (MB)
#Number of warnings = 12
#Total number of warnings = 152
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:49 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1221.27 (MB), peak = 1380.27 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        166  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 167 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_8.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1438.1M).
#% Begin Load floorplan data ... (date=05/09 03:08:50, mem=1221.9M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.0M, current mem=1222.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1222.0M, current mem=1221.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:50 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:50 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 10
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 20
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 4
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 18
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 15
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 16
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 2
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 12
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 4
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 13
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 5
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 13
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 13
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 13
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1430.1M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 6 nets
5		: 2 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.663e+03 (1.21e+03 4.58e+02)
              Est.  stn bbox = 1.722e+03 (1.23e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.1M
Iteration  2: Total net bbox = 1.663e+03 (1.21e+03 4.58e+02)
              Est.  stn bbox = 1.722e+03 (1.23e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.1M
Iteration  3: Total net bbox = 5.151e+02 (2.74e+02 2.41e+02)
              Est.  stn bbox = 5.625e+02 (2.89e+02 2.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.1M
Iteration  4: Total net bbox = 6.028e+02 (2.87e+02 3.16e+02)
              Est.  stn bbox = 6.496e+02 (3.01e+02 3.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.1M
Iteration  5: Total net bbox = 7.111e+02 (2.71e+02 4.41e+02)
              Est.  stn bbox = 7.651e+02 (2.85e+02 4.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.1M
Iteration  6: Total net bbox = 1.465e+03 (8.55e+02 6.10e+02)
              Est.  stn bbox = 1.571e+03 (9.10e+02 6.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.1M
*** cost = 1.465e+03 (8.55e+02 6.10e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:38.3 mem=1442.3M) ***
Total net bbox length = 1.467e+03 (8.551e+02 6.119e+02) (ext = 6.543e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 73.91 um, max move: 166.77 um 
	Max move on inst (R20/sub2): (258.82, 58.67) --> (99.54, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1442.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 73.91 um
Max displacement: 166.77 um (Instance: R20/sub2) (258.821, 58.668) -> (99.54, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.162e+03 (1.940e+03 1.222e+03) (ext = 7.303e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1442.3MB
*** Finished refinePlace (0:00:38.4 mem=1442.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1430.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.762%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1430.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1430.29 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1430.29 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.29 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1430.29 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.29 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.29 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.246700e+02um, number of vias: 131
[NR-eGR]   met2  (3V) length: 7.862200e+02um, number of vias: 42
[NR-eGR]   met3  (4H) length: 7.339600e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 3.934500e+02um, number of vias: 0
[NR-eGR] Total length: 2.838300e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1430.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1430.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.68 (MB), peak = 1380.27 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1430.3M, init mem=1430.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1430.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1430.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:51 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1637.05 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.23 (MB), peak = 1380.27 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:51 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.62 (MB), peak = 1380.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.91 (MB), peak = 1380.27 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:51 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1235.91 (MB)
#Peak memory = 1380.27 (MB)
#
#
#Start global routing on Mon May  9 03:08:51 2022
#
#
#Start global routing initialization on Mon May  9 03:08:51 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:51 2022
#
#Start routing resource analysis on Mon May  9 03:08:51 2022
#
#Routing resource analysis is done on Mon May  9 03:08:51 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.13%
#  met1           H         601          10        1380     1.67%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:51 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.06 (MB), peak = 1380.27 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:51 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.06 (MB), peak = 1380.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.19 (MB), peak = 1380.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.19 (MB), peak = 1380.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2747 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1283 um.
#Total wire length on LAYER met2 = 1380 um.
#Total wire length on LAYER met3 = 55 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                35
# met1              119
# met2                4
#-----------------------
#                   158 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.70 (MB)
#Total memory = 1237.60 (MB)
#Peak memory = 1380.27 (MB)
#
#Finished global routing on Mon May  9 03:08:51 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1237.60 (MB), peak = 1380.27 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2782 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 29 um.
#Total wire length on LAYER met1 = 1302 um.
#Total wire length on LAYER met2 = 1390 um.
#Total wire length on LAYER met3 = 60 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                35
# met1              119
# met2                4
#-----------------------
#                   158 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1237.69 (MB), peak = 1380.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.96 (MB)
#Total memory = 1237.69 (MB)
#Peak memory = 1380.27 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1248.91 (MB), peak = 1380.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.84 (MB), peak = 1380.27 (MB)
#Complete Detail Routing.
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.88 (MB)
#Total memory = 1246.56 (MB)
#Peak memory = 1380.27 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.84 (MB), peak = 1380.27 (MB)
#
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.88 (MB)
#Total memory = 1246.56 (MB)
#Peak memory = 1380.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.82 (MB)
#Total memory = 1242.12 (MB)
#Peak memory = 1380.27 (MB)
#Number of warnings = 12
#Total number of warnings = 167
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:51 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1233.64 (MB), peak = 1380.27 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        230  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 231 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_9.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1447.1M).
#% Begin Load floorplan data ... (date=05/09 03:08:53, mem=1234.3M)
*info: reset 49 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.3M, current mem=1234.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.3M, current mem=1234.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:53 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:53 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 9
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 6
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 12
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 13
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1439.1M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 4 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.558e+03 (1.13e+03 4.24e+02)
              Est.  stn bbox = 1.600e+03 (1.16e+03 4.45e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.1M
Iteration  2: Total net bbox = 1.558e+03 (1.13e+03 4.24e+02)
              Est.  stn bbox = 1.600e+03 (1.16e+03 4.45e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.1M
Iteration  3: Total net bbox = 5.848e+02 (3.18e+02 2.67e+02)
              Est.  stn bbox = 6.211e+02 (3.30e+02 2.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.1M
Iteration  4: Total net bbox = 5.462e+02 (2.75e+02 2.71e+02)
              Est.  stn bbox = 5.822e+02 (2.87e+02 2.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.1M
Iteration  5: Total net bbox = 6.043e+02 (2.82e+02 3.22e+02)
              Est.  stn bbox = 6.440e+02 (2.94e+02 3.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.1M
Iteration  6: Total net bbox = 1.464e+03 (9.13e+02 5.51e+02)
              Est.  stn bbox = 1.561e+03 (9.68e+02 5.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.1M
*** cost = 1.464e+03 (9.13e+02 5.51e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:40.0 mem=1448.3M) ***
Total net bbox length = 1.465e+03 (9.126e+02 5.528e+02) (ext = 7.214e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 71.15 um, max move: 175.77 um 
	Max move on inst (BGR_Core/R3/sub1): (249.12, 163.28) --> (132.86, 103.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1448.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 71.15 um
Max displacement: 175.77 um (Instance: BGR_Core/R3/sub1) (249.115, 163.279) -> (132.86, 103.76)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.819e+03 (1.899e+03 9.200e+02) (ext = 8.971e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1448.3MB
*** Finished refinePlace (0:00:40.1 mem=1448.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1438.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.488%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.284200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1438.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1438.31 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1438.31 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.31 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1438.31 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.31 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.31 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.668100e+02um, number of vias: 117
[NR-eGR]   met2  (3V) length: 6.273800e+02um, number of vias: 32
[NR-eGR]   met3  (4H) length: 7.488800e+02um, number of vias: 22
[NR-eGR]   met4  (5V) length: 2.738900e+02um, number of vias: 0
[NR-eGR] Total length: 2.416960e+03um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1438.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1438.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.83 (MB), peak = 1380.27 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1438.3M, init mem=1438.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1438.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1438.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:53 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1634.08 CPU=0:00:00.0 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.39 (MB), peak = 1380.27 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:54 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1246.78 (MB), peak = 1380.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.06 (MB), peak = 1380.27 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:54 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1249.06 (MB)
#Peak memory = 1380.27 (MB)
#
#
#Start global routing on Mon May  9 03:08:54 2022
#
#
#Start global routing initialization on Mon May  9 03:08:54 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:54 2022
#
#Start routing resource analysis on Mon May  9 03:08:54 2022
#
#Routing resource analysis is done on Mon May  9 03:08:54 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.43%
#  met1           H         601          10        1380     0.58%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.20%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:54 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.28 (MB), peak = 1380.27 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:54 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.28 (MB), peak = 1380.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.41 (MB), peak = 1380.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.41 (MB), peak = 1380.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2215 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 883 um.
#Total wire length on LAYER met2 = 1077 um.
#Total wire length on LAYER met3 = 255 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                37
# met1              105
# met2               11
#-----------------------
#                   153 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.75 (MB)
#Total memory = 1250.81 (MB)
#Peak memory = 1380.27 (MB)
#
#Finished global routing on Mon May  9 03:08:54 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.81 (MB), peak = 1380.27 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 51 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2257 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 882 um.
#Total wire length on LAYER met2 = 1096 um.
#Total wire length on LAYER met3 = 269 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                37
# met1              105
# met2               11
#-----------------------
#                   153 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.90 (MB), peak = 1380.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.02 (MB)
#Total memory = 1250.90 (MB)
#Peak memory = 1380.27 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1260.88 (MB), peak = 1400.42 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.28 (MB), peak = 1400.42 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.03 (MB), peak = 1400.42 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.52 (MB), peak = 1400.42 (MB)
#Complete Detail Routing.
#Total wire length = 2228 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 95 um.
#Total wire length on LAYER met1 = 876 um.
#Total wire length on LAYER met2 = 1024 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
# li1                28
# met1              118
# met2               18
#-----------------------
#                   164 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.34 (MB)
#Total memory = 1257.24 (MB)
#Peak memory = 1400.42 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.52 (MB), peak = 1400.42 (MB)
#
#Total wire length = 2228 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 95 um.
#Total wire length on LAYER met1 = 876 um.
#Total wire length on LAYER met2 = 1024 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
# li1                28
# met1              118
# met2               18
#-----------------------
#                   164 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2228 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 95 um.
#Total wire length on LAYER met1 = 876 um.
#Total wire length on LAYER met2 = 1024 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
# li1                28
# met1              118
# met2               18
#-----------------------
#                   164 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.34 (MB)
#Total memory = 1257.24 (MB)
#Peak memory = 1400.42 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.64 (MB)
#Total memory = 1253.06 (MB)
#Peak memory = 1400.42 (MB)
#Number of warnings = 12
#Total number of warnings = 182
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:54 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1244.42 (MB), peak = 1400.42 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        178  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 179 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_10.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1466.5M).
#% Begin Load floorplan data ... (date=05/09 03:08:56, mem=1245.1M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1245.1M, current mem=1245.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:08:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1245.1M, current mem=1245.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:08:56 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:08:56 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 9
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 13
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 15
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 12
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 16
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 17
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 5
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 19
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 16
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 14
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 7
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 9
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 12
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 18
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 6
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 13
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 4
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 16
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 6
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 17
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 9
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1458.5M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 7 nets
11    -	15	: 12 nets
16    -	19	: 12 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.520e+03 (1.13e+03 3.87e+02)
              Est.  stn bbox = 1.560e+03 (1.15e+03 4.07e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.5M
Iteration  2: Total net bbox = 1.520e+03 (1.13e+03 3.87e+02)
              Est.  stn bbox = 1.560e+03 (1.15e+03 4.07e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.5M
Iteration  3: Total net bbox = 5.007e+02 (2.52e+02 2.48e+02)
              Est.  stn bbox = 5.370e+02 (2.65e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.5M
Iteration  4: Total net bbox = 5.121e+02 (2.58e+02 2.54e+02)
              Est.  stn bbox = 5.476e+02 (2.71e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.5M
Iteration  5: Total net bbox = 5.813e+02 (2.94e+02 2.87e+02)
              Est.  stn bbox = 6.218e+02 (3.10e+02 3.12e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.5M
Iteration  6: Total net bbox = 1.461e+03 (9.25e+02 5.36e+02)
              Est.  stn bbox = 1.559e+03 (9.84e+02 5.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.5M
*** cost = 1.461e+03 (9.25e+02 5.36e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:41.9 mem=1464.6M) ***
Total net bbox length = 1.464e+03 (9.247e+02 5.388e+02) (ext = 7.228e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 84.36 um, max move: 203.01 um 
	Max move on inst (R17/sub1): (250.22, 30.05) --> (139.72, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 84.36 um
Max displacement: 203.01 um (Instance: R17/sub1) (250.224, 30.055) -> (139.72, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 4.084e+03 (2.872e+03 1.212e+03) (ext = 8.079e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.6MB
*** Finished refinePlace (0:00:41.9 mem=1464.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1457.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.390%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.619000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1457.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1457.58 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1457.58 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1457.58 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1457.58 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1457.58 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1457.58 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.254530e+03um, number of vias: 151
[NR-eGR]   met2  (3V) length: 9.695700e+02um, number of vias: 30
[NR-eGR]   met3  (4H) length: 1.288460e+03um, number of vias: 12
[NR-eGR]   met4  (5V) length: 3.342800e+02um, number of vias: 0
[NR-eGR] Total length: 3.846840e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1457.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1457.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.84 (MB), peak = 1400.42 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1457.6M, init mem=1457.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1457.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1457.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:08:56 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1666.36 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.42 (MB), peak = 1400.42 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:08:56 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.71 (MB), peak = 1400.42 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.99 (MB), peak = 1400.42 (MB)
#
#Finished routing data preparation on Mon May  9 03:08:56 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1256.99 (MB)
#Peak memory = 1400.42 (MB)
#
#
#Start global routing on Mon May  9 03:08:56 2022
#
#
#Start global routing initialization on Mon May  9 03:08:56 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:08:56 2022
#
#Start routing resource analysis on Mon May  9 03:08:57 2022
#
#Routing resource analysis is done on Mon May  9 03:08:57 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     1.01%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:08:57 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.34 (MB), peak = 1400.42 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:08:57 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.34 (MB), peak = 1400.42 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.47 (MB), peak = 1400.42 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.47 (MB), peak = 1400.42 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3575 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1318 um.
#Total wire length on LAYER met2 = 1456 um.
#Total wire length on LAYER met3 = 800 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                32
# met1              116
# met2               22
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.89 (MB)
#Total memory = 1258.88 (MB)
#Peak memory = 1400.42 (MB)
#
#Finished global routing on Mon May  9 03:08:57 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1258.88 (MB), peak = 1400.42 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3657 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1360 um.
#Total wire length on LAYER met2 = 1464 um.
#Total wire length on LAYER met3 = 822 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                32
# met1              116
# met2               22
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1258.96 (MB), peak = 1400.42 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.05 (MB)
#Total memory = 1258.96 (MB)
#Peak memory = 1400.42 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1271.67 (MB), peak = 1405.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.36 (MB), peak = 1405.20 (MB)
#Complete Detail Routing.
#Total wire length = 3699 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 1322 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 852 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                26
# met1              130
# met2               32
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.12 (MB)
#Total memory = 1269.08 (MB)
#Peak memory = 1405.20 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.36 (MB), peak = 1405.20 (MB)
#
#Total wire length = 3699 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 1322 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 852 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                26
# met1              130
# met2               32
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3699 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 1322 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 852 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                26
# met1              130
# met2               32
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.12 (MB)
#Total memory = 1269.08 (MB)
#Peak memory = 1405.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 19.77 (MB)
#Total memory = 1264.17 (MB)
#Peak memory = 1405.20 (MB)
#Number of warnings = 12
#Total number of warnings = 197
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:08:58 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1254.51 (MB), peak = 1405.20 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        196  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 197 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_11.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1488.5M).
#% Begin Load floorplan data ... (date=05/09 03:09:00, mem=1255.8M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.8M, current mem=1255.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1255.8M, current mem=1255.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:00 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:00 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 10
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 18
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 14
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 5
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 3
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 19
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 18
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 7
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 4
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 15
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 11
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 18
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 18
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 5
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 19
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 11
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 20
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 5
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 5
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 14
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 14
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 20
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1472.5M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 1 nets
5		: 3 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 8 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.536e+03 (1.09e+03 4.51e+02)
              Est.  stn bbox = 1.608e+03 (1.12e+03 4.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.5M
Iteration  2: Total net bbox = 1.536e+03 (1.09e+03 4.51e+02)
              Est.  stn bbox = 1.608e+03 (1.12e+03 4.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.5M
Iteration  3: Total net bbox = 5.053e+02 (2.79e+02 2.26e+02)
              Est.  stn bbox = 5.526e+02 (2.94e+02 2.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.5M
Iteration  4: Total net bbox = 5.896e+02 (2.75e+02 3.15e+02)
              Est.  stn bbox = 6.417e+02 (2.90e+02 3.52e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.5M
Iteration  5: Total net bbox = 6.657e+02 (2.65e+02 4.01e+02)
              Est.  stn bbox = 7.238e+02 (2.80e+02 4.44e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.5M
Iteration  6: Total net bbox = 1.459e+03 (8.52e+02 6.07e+02)
              Est.  stn bbox = 1.577e+03 (9.07e+02 6.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.5M
*** cost = 1.459e+03 (8.52e+02 6.07e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:43.8 mem=1484.7M) ***
Total net bbox length = 1.460e+03 (8.522e+02 6.081e+02) (ext = 7.145e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.06 um, max move: 185.31 um 
	Max move on inst (BGR_Core/R1/sub1): (266.49, 157.00) --> (84.35, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1484.7MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.06 um
Max displacement: 185.31 um (Instance: BGR_Core/R1/sub1) (266.494, 156.997) -> (84.35, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.984e+03 (1.837e+03 1.147e+03) (ext = 8.225e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1484.7MB
*** Finished refinePlace (0:00:43.8 mem=1484.7M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1472.7M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.782%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.632000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1472.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1472.70 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1472.70 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1472.70 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1472.70 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1472.70 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1472.70 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.218650e+03um, number of vias: 138
[NR-eGR]   met2  (3V) length: 9.527400e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 3.833800e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 1.760800e+02um, number of vias: 0
[NR-eGR] Total length: 2.730850e+03um, number of vias: 192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1472.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1472.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.20 (MB), peak = 1405.20 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1472.7M, init mem=1472.7M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1472.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1472.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:00 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1680.48 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.84 (MB), peak = 1405.20 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:00 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.13 (MB), peak = 1405.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.41 (MB), peak = 1405.20 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:00 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1267.41 (MB)
#Peak memory = 1405.20 (MB)
#
#
#Start global routing on Mon May  9 03:09:00 2022
#
#
#Start global routing initialization on Mon May  9 03:09:00 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:00 2022
#
#Start routing resource analysis on Mon May  9 03:09:00 2022
#
#Routing resource analysis is done on Mon May  9 03:09:00 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.77%
#  met1           H         601          10        1380     1.09%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     4.97%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.67 (MB), peak = 1405.20 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.67 (MB), peak = 1405.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.80 (MB), peak = 1405.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.80 (MB), peak = 1405.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2346 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 938 um.
#Total wire length on LAYER met2 = 1270 um.
#Total wire length on LAYER met3 = 131 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                38
# met1              125
# met2                7
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.80 (MB)
#Total memory = 1269.21 (MB)
#Peak memory = 1405.20 (MB)
#
#Finished global routing on Mon May  9 03:09:00 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.21 (MB), peak = 1405.20 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 68 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2399 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 956 um.
#Total wire length on LAYER met2 = 1292 um.
#Total wire length on LAYER met3 = 141 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                38
# met1              125
# met2                7
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.30 (MB), peak = 1405.20 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.97 (MB)
#Total memory = 1269.30 (MB)
#Peak memory = 1405.20 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1280.03 (MB), peak = 1440.04 (MB)
#Complete Detail Routing.
#Total wire length = 2415 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 850 um.
#Total wire length on LAYER met2 = 1248 um.
#Total wire length on LAYER met3 = 229 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                32
# met1              145
# met2               17
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.45 (MB)
#Total memory = 1277.75 (MB)
#Peak memory = 1440.04 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.03 (MB), peak = 1440.04 (MB)
#
#Total wire length = 2415 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 850 um.
#Total wire length on LAYER met2 = 1248 um.
#Total wire length on LAYER met3 = 229 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                32
# met1              145
# met2               17
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2415 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 850 um.
#Total wire length on LAYER met2 = 1248 um.
#Total wire length on LAYER met3 = 229 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                32
# met1              145
# met2               17
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.45 (MB)
#Total memory = 1277.75 (MB)
#Peak memory = 1440.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.14 (MB)
#Total memory = 1274.96 (MB)
#Peak memory = 1440.04 (MB)
#Number of warnings = 12
#Total number of warnings = 212
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:01 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1266.48 (MB), peak = 1440.04 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        228  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 229 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_12.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1495.7M).
#% Begin Load floorplan data ... (date=05/09 03:09:02, mem=1267.7M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.7M, current mem=1267.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1267.7M, current mem=1267.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:02 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:02 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 15
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 17
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 18
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 11
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 17
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 3
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 9
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 11
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 16
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 12
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 15
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 6
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 7
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 13
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1487.7M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 11 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1487.7M
Iteration  2: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1487.7M
Iteration  3: Total net bbox = 5.469e+02 (2.76e+02 2.71e+02)
              Est.  stn bbox = 5.826e+02 (2.88e+02 2.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1487.7M
Iteration  4: Total net bbox = 5.424e+02 (2.66e+02 2.76e+02)
              Est.  stn bbox = 5.783e+02 (2.79e+02 3.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1487.7M
Iteration  5: Total net bbox = 5.801e+02 (2.56e+02 3.24e+02)
              Est.  stn bbox = 6.212e+02 (2.70e+02 3.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1487.7M
Iteration  6: Total net bbox = 1.453e+03 (8.86e+02 5.67e+02)
              Est.  stn bbox = 1.552e+03 (9.44e+02 6.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1487.7M
*** cost = 1.453e+03 (8.86e+02 5.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:45.5 mem=1496.8M) ***
Total net bbox length = 1.454e+03 (8.862e+02 5.680e+02) (ext = 7.155e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.56 um, max move: 181.19 um 
	Max move on inst (BGR_Core/R4/sub1): (267.45, 155.94) --> (119.63, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1496.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.56 um
Max displacement: 181.19 um (Instance: BGR_Core/R4/sub1) (267.449, 155.935) -> (119.63, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.891e+03 (1.903e+03 9.876e+02) (ext = 8.352e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1496.8MB
*** Finished refinePlace (0:00:45.6 mem=1496.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1487.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.566%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.368800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1487.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1487.84 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1487.84 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.84 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1487.84 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.84 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.84 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.185510e+03um, number of vias: 131
[NR-eGR]   met2  (3V) length: 8.161900e+02um, number of vias: 26
[NR-eGR]   met3  (4H) length: 3.509800e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.939800e+02um, number of vias: 0
[NR-eGR] Total length: 2.546660e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1487.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1487.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.12 (MB), peak = 1440.04 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1487.8M, init mem=1487.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1487.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1487.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:03 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1678.61 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.39 (MB), peak = 1440.04 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1272.77 (MB), peak = 1440.04 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.05 (MB), peak = 1440.04 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:03 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.16 (MB)
#Total memory = 1275.05 (MB)
#Peak memory = 1440.04 (MB)
#
#
#Start global routing on Mon May  9 03:09:03 2022
#
#
#Start global routing initialization on Mon May  9 03:09:03 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:03 2022
#
#Start routing resource analysis on Mon May  9 03:09:03 2022
#
#Routing resource analysis is done on Mon May  9 03:09:03 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.14%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.17%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:03 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.39 (MB), peak = 1440.04 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:03 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.39 (MB), peak = 1440.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.52 (MB), peak = 1440.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.52 (MB), peak = 1440.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2333 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 794 um.
#Total wire length on LAYER met2 = 1166 um.
#Total wire length on LAYER met3 = 352 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.88 (MB)
#Total memory = 1276.93 (MB)
#Peak memory = 1440.04 (MB)
#
#Finished global routing on Mon May  9 03:09:03 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.93 (MB), peak = 1440.04 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2382 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 817 um.
#Total wire length on LAYER met2 = 1179 um.
#Total wire length on LAYER met3 = 360 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.01 (MB), peak = 1440.04 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.12 (MB)
#Total memory = 1277.01 (MB)
#Peak memory = 1440.04 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1287.95 (MB), peak = 1440.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.90 (MB), peak = 1440.04 (MB)
#Complete Detail Routing.
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.61 (MB)
#Total memory = 1285.62 (MB)
#Peak memory = 1440.04 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.90 (MB), peak = 1440.04 (MB)
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.61 (MB)
#Total memory = 1285.62 (MB)
#Peak memory = 1440.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.39 (MB)
#Total memory = 1280.96 (MB)
#Peak memory = 1440.04 (MB)
#Number of warnings = 12
#Total number of warnings = 227
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:04 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.41 (MB), peak = 1440.04 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_13.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1510.8M).
#% Begin Load floorplan data ... (date=05/09 03:09:05, mem=1273.1M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1273.1M, current mem=1273.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1273.1M, current mem=1273.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:05 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:05 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 14
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 9
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 16
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 8
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 20
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 14
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 9
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 7
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 7
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 9
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 15
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 18
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 16
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 10
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 8
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 12
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 3
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 11
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 4
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 15
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 9
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 14
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 12
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 5
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1502.8M)" ...
User-set net weight histogram:
3		: 5 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 13 nets
11    -	15	: 8 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.575e+03 (1.15e+03 4.27e+02)
              Est.  stn bbox = 1.621e+03 (1.17e+03 4.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.8M
Iteration  2: Total net bbox = 1.575e+03 (1.15e+03 4.27e+02)
              Est.  stn bbox = 1.621e+03 (1.17e+03 4.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.8M
Iteration  3: Total net bbox = 5.546e+02 (2.92e+02 2.63e+02)
              Est.  stn bbox = 5.923e+02 (3.04e+02 2.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.8M
Iteration  4: Total net bbox = 5.377e+02 (2.60e+02 2.77e+02)
              Est.  stn bbox = 5.753e+02 (2.73e+02 3.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.8M
Iteration  5: Total net bbox = 6.241e+02 (2.88e+02 3.36e+02)
              Est.  stn bbox = 6.670e+02 (3.06e+02 3.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.8M
Iteration  6: Total net bbox = 1.431e+03 (9.14e+02 5.17e+02)
              Est.  stn bbox = 1.531e+03 (9.75e+02 5.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.8M
*** cost = 1.431e+03 (9.14e+02 5.17e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:47.4 mem=1512.0M) ***
Total net bbox length = 1.433e+03 (9.139e+02 5.195e+02) (ext = 6.933e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.88 um, max move: 184.84 um 
	Max move on inst (BGR_Core/R2/sub2): (275.35, 145.99) --> (95.13, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1512.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.88 um
Max displacement: 184.84 um (Instance: BGR_Core/R2/sub2) (275.35, 145.985) -> (95.13, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.434e+03 (2.215e+03 1.219e+03) (ext = 8.038e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1512.0MB
*** Finished refinePlace (0:00:47.5 mem=1512.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1503.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.762%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1503.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1502.96 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1502.96 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1502.96 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1502.96 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.96 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1502.96 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.706000e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 8.643700e+02um, number of vias: 32
[NR-eGR]   met3  (4H) length: 9.163200e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 3.495300e+02um, number of vias: 0
[NR-eGR] Total length: 3.100820e+03um, number of vias: 186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1503.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1503.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1272.70 (MB), peak = 1440.04 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1503.0M, init mem=1503.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1503.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1503.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:06 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1710.73 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.03 (MB), peak = 1440.04 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.40 (MB), peak = 1440.04 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.68 (MB), peak = 1440.04 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:06 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.16 (MB)
#Total memory = 1286.68 (MB)
#Peak memory = 1440.04 (MB)
#
#
#Start global routing on Mon May  9 03:09:06 2022
#
#
#Start global routing initialization on Mon May  9 03:09:06 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:06 2022
#
#Start routing resource analysis on Mon May  9 03:09:06 2022
#
#Routing resource analysis is done on Mon May  9 03:09:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.91%
#  met1           H         601          10        1380     1.45%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.07%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1289.08 (MB), peak = 1440.04 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1289.08 (MB), peak = 1440.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1289.21 (MB), peak = 1440.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1289.21 (MB), peak = 1440.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2864 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1325 um.
#Total wire length on LAYER met2 = 1387 um.
#Total wire length on LAYER met3 = 145 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 148
#Up-Via Summary (total 148):
#           
#-----------------------
# li1                33
# met1              109
# met2                6
#-----------------------
#                   148 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.93 (MB)
#Total memory = 1288.62 (MB)
#Peak memory = 1440.04 (MB)
#
#Finished global routing on Mon May  9 03:09:06 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.62 (MB), peak = 1440.04 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2930 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1353 um.
#Total wire length on LAYER met2 = 1412 um.
#Total wire length on LAYER met3 = 154 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 148
#Up-Via Summary (total 148):
#           
#-----------------------
# li1                33
# met1              109
# met2                6
#-----------------------
#                   148 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.70 (MB), peak = 1440.04 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.18 (MB)
#Total memory = 1288.70 (MB)
#Peak memory = 1440.04 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1298.20 (MB), peak = 1450.10 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.86 (MB), peak = 1450.10 (MB)
#Complete Detail Routing.
#Total wire length = 2979 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 52 um.
#Total wire length on LAYER met1 = 1348 um.
#Total wire length on LAYER met2 = 1396 um.
#Total wire length on LAYER met3 = 183 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                24
# met1              136
# met2               10
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.88 (MB)
#Total memory = 1295.58 (MB)
#Peak memory = 1450.10 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.86 (MB), peak = 1450.10 (MB)
#
#Total wire length = 2979 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 52 um.
#Total wire length on LAYER met1 = 1348 um.
#Total wire length on LAYER met2 = 1396 um.
#Total wire length on LAYER met3 = 183 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                24
# met1              136
# met2               10
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2979 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 52 um.
#Total wire length on LAYER met1 = 1348 um.
#Total wire length on LAYER met2 = 1396 um.
#Total wire length on LAYER met3 = 183 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                24
# met1              136
# met2               10
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.88 (MB)
#Total memory = 1295.58 (MB)
#Peak memory = 1450.10 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.63 (MB)
#Total memory = 1292.80 (MB)
#Peak memory = 1450.10 (MB)
#Number of warnings = 12
#Total number of warnings = 242
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:06 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1284.80 (MB), peak = 1450.10 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        222  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 223 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_14.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1520.9M).
#% Begin Load floorplan data ... (date=05/09 03:09:08, mem=1286.0M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.0M, current mem=1286.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1286.0M, current mem=1286.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:08 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:08 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 16
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 8
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 13
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 4
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 8
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 13
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 10
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 11
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 13
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 9
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 11
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 2
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 16
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 3
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 17
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 4
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 15
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 8
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 15
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 19
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 14
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 3
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 9
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 17
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 9
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1512.9M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 4 nets
5		: 2 nets
6     -	10	: 10 nets
11    -	15	: 7 nets
16    -	19	: 12 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.577e+03 (1.17e+03 4.08e+02)
              Est.  stn bbox = 1.620e+03 (1.19e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.9M
Iteration  2: Total net bbox = 1.577e+03 (1.17e+03 4.08e+02)
              Est.  stn bbox = 1.620e+03 (1.19e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.9M
Iteration  3: Total net bbox = 5.205e+02 (2.71e+02 2.49e+02)
              Est.  stn bbox = 5.568e+02 (2.84e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.9M
Iteration  4: Total net bbox = 5.200e+02 (2.65e+02 2.55e+02)
              Est.  stn bbox = 5.577e+02 (2.80e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.9M
Iteration  5: Total net bbox = 5.732e+02 (2.71e+02 3.02e+02)
              Est.  stn bbox = 6.177e+02 (2.89e+02 3.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.9M
Iteration  6: Total net bbox = 1.453e+03 (9.04e+02 5.49e+02)
              Est.  stn bbox = 1.556e+03 (9.66e+02 5.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.9M
*** cost = 1.453e+03 (9.04e+02 5.49e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:49.2 mem=1512.9M) ***
Total net bbox length = 1.455e+03 (9.044e+02 5.508e+02) (ext = 7.279e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.67 um, max move: 226.70 um 
	Max move on inst (R20/sub1): (248.65, 34.55) --> (147.56, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1515.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.67 um
Max displacement: 226.70 um (Instance: R20/sub1) (248.649, 34.549) -> (147.56, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.943e+03 (2.364e+03 1.579e+03) (ext = 6.818e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1515.9MB
*** Finished refinePlace (0:00:49.2 mem=1515.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1512.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.154%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.459200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1512.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1512.93 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1512.93 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.93 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1512.93 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.93 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1512.93 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.023180e+03um, number of vias: 128
[NR-eGR]   met2  (3V) length: 1.092600e+03um, number of vias: 29
[NR-eGR]   met3  (4H) length: 1.027180e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 4.532300e+02um, number of vias: 0
[NR-eGR] Total length: 3.596190e+03um, number of vias: 185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1512.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1512.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.13 (MB), peak = 1450.10 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1512.9M, init mem=1512.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1512.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1512.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:08 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1723.73 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.18 (MB), peak = 1450.10 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:09 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.48 (MB), peak = 1450.10 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1294.76 (MB), peak = 1450.10 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:09 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.09 (MB)
#Total memory = 1294.76 (MB)
#Peak memory = 1450.10 (MB)
#
#
#Start global routing on Mon May  9 03:09:09 2022
#
#
#Start global routing initialization on Mon May  9 03:09:09 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:09 2022
#
#Start routing resource analysis on Mon May  9 03:09:09 2022
#
#Routing resource analysis is done on Mon May  9 03:09:09 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.43%
#  met1           H         601          10        1380     0.58%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.20%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.18 (MB), peak = 1450.10 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.18 (MB), peak = 1450.10 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.31 (MB), peak = 1450.10 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.31 (MB), peak = 1450.10 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3126 um.
#Total half perimeter of net bounding box = 4438 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1138 um.
#Total wire length on LAYER met2 = 1698 um.
#Total wire length on LAYER met3 = 290 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                33
# met1              120
# met2               10
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.02 (MB)
#Total memory = 1296.78 (MB)
#Peak memory = 1450.10 (MB)
#
#Finished global routing on Mon May  9 03:09:09 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.78 (MB), peak = 1450.10 (MB)
#Start Track Assignment.
#Done with 44 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3177 um.
#Total half perimeter of net bounding box = 4438 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1149 um.
#Total wire length on LAYER met2 = 1717 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                33
# met1              120
# met2               10
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.86 (MB), peak = 1450.10 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.19 (MB)
#Total memory = 1296.86 (MB)
#Peak memory = 1450.10 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1308.46 (MB), peak = 1454.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.29 (MB), peak = 1454.30 (MB)
#Complete Detail Routing.
#Total wire length = 3243 um.
#Total half perimeter of net bounding box = 4438 um.
#Total wire length on LAYER li1 = 68 um.
#Total wire length on LAYER met1 = 1178 um.
#Total wire length on LAYER met2 = 1648 um.
#Total wire length on LAYER met3 = 349 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                29
# met1              127
# met2               24
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.14 (MB)
#Total memory = 1306.01 (MB)
#Peak memory = 1454.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.29 (MB), peak = 1454.30 (MB)
#
#Total wire length = 3243 um.
#Total half perimeter of net bounding box = 4438 um.
#Total wire length on LAYER li1 = 68 um.
#Total wire length on LAYER met1 = 1178 um.
#Total wire length on LAYER met2 = 1648 um.
#Total wire length on LAYER met3 = 349 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                29
# met1              127
# met2               24
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3243 um.
#Total half perimeter of net bounding box = 4438 um.
#Total wire length on LAYER li1 = 68 um.
#Total wire length on LAYER met1 = 1178 um.
#Total wire length on LAYER met2 = 1648 um.
#Total wire length on LAYER met3 = 349 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                29
# met1              127
# met2               24
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.14 (MB)
#Total memory = 1306.01 (MB)
#Peak memory = 1454.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.63 (MB)
#Total memory = 1303.23 (MB)
#Peak memory = 1454.30 (MB)
#Number of warnings = 12
#Total number of warnings = 257
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:09 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1293.94 (MB), peak = 1454.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        176  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 177 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_15.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1534.4M).
#% Begin Load floorplan data ... (date=05/09 03:09:11, mem=1295.2M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.2M, current mem=1295.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.2M, current mem=1295.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:11 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:11 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 12
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 11
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 19
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 19
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 15
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 9
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 18
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 3
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 5
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 20
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 13
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 19
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 11
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 18
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 11
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 12
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 9
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 19
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 18
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 12
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 13
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1526.4M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 1 nets
5		: 4 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 10 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.541e+03 (1.13e+03 4.07e+02)
              Est.  stn bbox = 1.584e+03 (1.16e+03 4.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.4M
Iteration  2: Total net bbox = 1.541e+03 (1.13e+03 4.07e+02)
              Est.  stn bbox = 1.584e+03 (1.16e+03 4.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.4M
Iteration  3: Total net bbox = 5.477e+02 (2.82e+02 2.66e+02)
              Est.  stn bbox = 5.842e+02 (2.95e+02 2.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.4M
Iteration  4: Total net bbox = 5.331e+02 (2.62e+02 2.71e+02)
              Est.  stn bbox = 5.698e+02 (2.75e+02 2.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.4M
Iteration  5: Total net bbox = 5.836e+02 (2.53e+02 3.30e+02)
              Est.  stn bbox = 6.257e+02 (2.67e+02 3.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.4M
Iteration  6: Total net bbox = 1.439e+03 (8.79e+02 5.60e+02)
              Est.  stn bbox = 1.537e+03 (9.36e+02 6.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.4M
*** cost = 1.439e+03 (8.79e+02 5.60e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:51.0 mem=1538.6M) ***
Total net bbox length = 1.441e+03 (8.791e+02 5.621e+02) (ext = 7.067e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.75 um, max move: 219.09 um 
	Max move on inst (R20/sub1): (250.53, 36.69) --> (154.91, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1538.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.75 um
Max displacement: 219.09 um (Instance: R20/sub1) (250.535, 36.691) -> (154.91, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.869e+03 (2.395e+03 1.475e+03) (ext = 7.805e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1538.6MB
*** Finished refinePlace (0:00:51.0 mem=1538.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1526.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.272%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.449800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1526.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1526.60 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1526.60 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1526.60 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1526.60 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1526.60 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1526.60 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.948300e+02um, number of vias: 125
[NR-eGR]   met2  (3V) length: 9.590500e+02um, number of vias: 35
[NR-eGR]   met3  (4H) length: 1.155980e+03um, number of vias: 22
[NR-eGR]   met4  (5V) length: 5.563200e+02um, number of vias: 0
[NR-eGR] Total length: 3.566180e+03um, number of vias: 192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1526.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1526.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.02 (MB), peak = 1454.30 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1526.6M, init mem=1526.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1526.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1526.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:11 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1736.38 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.10 (MB), peak = 1454.30 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:11 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.38 (MB), peak = 1454.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.66 (MB), peak = 1454.30 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:12 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1302.66 (MB)
#Peak memory = 1454.30 (MB)
#
#
#Start global routing on Mon May  9 03:09:12 2022
#
#
#Start global routing initialization on Mon May  9 03:09:12 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:12 2022
#
#Start routing resource analysis on Mon May  9 03:09:12 2022
#
#Routing resource analysis is done on Mon May  9 03:09:12 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.72%
#  met1           H         601          10        1380     0.36%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.22%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:12 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.01 (MB), peak = 1454.30 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:12 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.01 (MB), peak = 1454.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.14 (MB), peak = 1454.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.14 (MB), peak = 1454.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3478 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1760 um.
#Total wire length on LAYER met3 = 152 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 159
#Up-Via Summary (total 159):
#           
#-----------------------
# li1                35
# met1              120
# met2                4
#-----------------------
#                   159 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.89 (MB)
#Total memory = 1304.55 (MB)
#Peak memory = 1454.30 (MB)
#
#Finished global routing on Mon May  9 03:09:12 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.55 (MB), peak = 1454.30 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3519 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 33 um.
#Total wire length on LAYER met1 = 1568 um.
#Total wire length on LAYER met2 = 1759 um.
#Total wire length on LAYER met3 = 159 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 159
#Up-Via Summary (total 159):
#           
#-----------------------
# li1                35
# met1              120
# met2                4
#-----------------------
#                   159 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.64 (MB), peak = 1454.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.04 (MB)
#Total memory = 1304.64 (MB)
#Peak memory = 1454.30 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1314.03 (MB), peak = 1454.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.86 (MB), peak = 1454.30 (MB)
#Complete Detail Routing.
#Total wire length = 3542 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 1532 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              130
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.94 (MB)
#Total memory = 1311.58 (MB)
#Peak memory = 1454.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.86 (MB), peak = 1454.30 (MB)
#
#Total wire length = 3542 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 1532 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              130
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3542 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 1532 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              130
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.94 (MB)
#Total memory = 1311.58 (MB)
#Peak memory = 1454.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.33 (MB)
#Total memory = 1308.80 (MB)
#Peak memory = 1454.30 (MB)
#Number of warnings = 12
#Total number of warnings = 272
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:12 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.57 (MB), peak = 1454.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_16.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1551.5M).
#% Begin Load floorplan data ... (date=05/09 03:09:14, mem=1302.2M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1302.2M, current mem=1302.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1302.2M, current mem=1302.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:14 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:14 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 6
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 9
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 6
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 9
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 14
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 6
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 18
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 17
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 17
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 12
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 4
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 6
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 12
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 11
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 8
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 9
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 9
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 10
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 13
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 11
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 13
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1543.5M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 15 nets
11    -	15	: 10 nets
16    -	19	: 5 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.542e+03 (1.13e+03 4.10e+02)
              Est.  stn bbox = 1.593e+03 (1.16e+03 4.35e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1543.5M
Iteration  2: Total net bbox = 1.542e+03 (1.13e+03 4.10e+02)
              Est.  stn bbox = 1.593e+03 (1.16e+03 4.35e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1543.5M
Iteration  3: Total net bbox = 5.000e+02 (2.54e+02 2.46e+02)
              Est.  stn bbox = 5.422e+02 (2.68e+02 2.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1543.5M
Iteration  4: Total net bbox = 5.376e+02 (2.62e+02 2.76e+02)
              Est.  stn bbox = 5.800e+02 (2.75e+02 3.05e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1543.5M
Iteration  5: Total net bbox = 6.287e+02 (2.66e+02 3.63e+02)
              Est.  stn bbox = 6.761e+02 (2.83e+02 3.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1543.5M
Iteration  6: Total net bbox = 1.420e+03 (8.94e+02 5.26e+02)
              Est.  stn bbox = 1.524e+03 (9.55e+02 5.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1543.5M
*** cost = 1.420e+03 (8.94e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:52.7 mem=1555.7M) ***
Total net bbox length = 1.423e+03 (8.944e+02 5.283e+02) (ext = 6.661e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.15 um, max move: 180.64 um 
	Max move on inst (R18/sub1): (253.71, 33.51) --> (124.53, 84.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1555.7MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.15 um
Max displacement: 180.64 um (Instance: R18/sub1) (253.712, 33.505) -> (124.53, 84.96)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.674e+03 (2.201e+03 1.473e+03) (ext = 8.066e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1555.7MB
*** Finished refinePlace (0:00:52.7 mem=1555.7M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1543.7M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.998%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.186600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1543.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1543.69 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1543.69 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1543.69 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1543.69 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1543.69 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1543.69 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.011260e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 1.017580e+03um, number of vias: 35
[NR-eGR]   met3  (4H) length: 8.983800e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 4.318800e+02um, number of vias: 0
[NR-eGR] Total length: 3.359100e+03um, number of vias: 190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1543.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1543.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.30 (MB), peak = 1454.30 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1543.7M, init mem=1543.7M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1543.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1543.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:14 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1733.47 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.44 (MB), peak = 1454.30 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:14 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.75 (MB), peak = 1454.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.04 (MB), peak = 1454.30 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:14 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1313.04 (MB)
#Peak memory = 1454.30 (MB)
#
#
#Start global routing on Mon May  9 03:09:14 2022
#
#
#Start global routing initialization on Mon May  9 03:09:14 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:14 2022
#
#Start routing resource analysis on Mon May  9 03:09:14 2022
#
#Routing resource analysis is done on Mon May  9 03:09:14 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.62%
#  met1           H         600          11        1380     1.45%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:14 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.76 (MB), peak = 1454.30 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:14 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.76 (MB), peak = 1454.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.89 (MB), peak = 1454.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.89 (MB), peak = 1454.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3147 um.
#Total half perimeter of net bounding box = 4377 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1318 um.
#Total wire length on LAYER met2 = 1663 um.
#Total wire length on LAYER met3 = 166 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 161
#Up-Via Summary (total 161):
#           
#-----------------------
# li1                33
# met1              124
# met2                4
#-----------------------
#                   161 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.32 (MB)
#Total memory = 1315.36 (MB)
#Peak memory = 1454.30 (MB)
#
#Finished global routing on Mon May  9 03:09:14 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.36 (MB), peak = 1454.30 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 73 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3193 um.
#Total half perimeter of net bounding box = 4377 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1325 um.
#Total wire length on LAYER met2 = 1690 um.
#Total wire length on LAYER met3 = 167 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 161
#Up-Via Summary (total 161):
#           
#-----------------------
# li1                33
# met1              124
# met2                4
#-----------------------
#                   161 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.45 (MB), peak = 1454.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.52 (MB)
#Total memory = 1315.45 (MB)
#Peak memory = 1454.30 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1325.69 (MB), peak = 1462.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.54 (MB), peak = 1462.88 (MB)
#Complete Detail Routing.
#Total wire length = 3208 um.
#Total half perimeter of net bounding box = 4377 um.
#Total wire length on LAYER li1 = 56 um.
#Total wire length on LAYER met1 = 1334 um.
#Total wire length on LAYER met2 = 1654 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                31
# met1              145
# met2                4
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.81 (MB)
#Total memory = 1323.26 (MB)
#Peak memory = 1462.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.54 (MB), peak = 1462.88 (MB)
#
#Total wire length = 3208 um.
#Total half perimeter of net bounding box = 4377 um.
#Total wire length on LAYER li1 = 56 um.
#Total wire length on LAYER met1 = 1334 um.
#Total wire length on LAYER met2 = 1654 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                31
# met1              145
# met2                4
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3208 um.
#Total half perimeter of net bounding box = 4377 um.
#Total wire length on LAYER li1 = 56 um.
#Total wire length on LAYER met1 = 1334 um.
#Total wire length on LAYER met2 = 1654 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                31
# met1              145
# met2                4
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.81 (MB)
#Total memory = 1323.26 (MB)
#Peak memory = 1462.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.73 (MB)
#Total memory = 1320.48 (MB)
#Peak memory = 1462.88 (MB)
#Number of warnings = 12
#Total number of warnings = 287
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:15 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1311.99 (MB), peak = 1462.88 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        208  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 209 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_17.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1564.8M).
#% Begin Load floorplan data ... (date=05/09 03:09:16, mem=1313.2M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.2M, current mem=1313.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1313.2M, current mem=1313.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:16 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:16 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 6
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 13
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 2
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 9
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 3
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 14
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 3
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 20
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 7
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 18
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 9
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 7
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 9
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 2
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 19
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 5
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1548.8M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 3 nets
5		: 2 nets
6     -	10	: 11 nets
11    -	15	: 7 nets
16    -	19	: 7 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.610e+03 (1.16e+03 4.54e+02)
              Est.  stn bbox = 1.679e+03 (1.19e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.8M
Iteration  2: Total net bbox = 1.610e+03 (1.16e+03 4.54e+02)
              Est.  stn bbox = 1.679e+03 (1.19e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.8M
Iteration  3: Total net bbox = 4.985e+02 (2.71e+02 2.28e+02)
              Est.  stn bbox = 5.462e+02 (2.86e+02 2.60e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.8M
Iteration  4: Total net bbox = 5.869e+02 (2.73e+02 3.14e+02)
              Est.  stn bbox = 6.349e+02 (2.88e+02 3.47e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.8M
Iteration  5: Total net bbox = 6.852e+02 (2.87e+02 3.98e+02)
              Est.  stn bbox = 7.428e+02 (3.06e+02 4.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.8M
Iteration  6: Total net bbox = 1.490e+03 (9.14e+02 5.76e+02)
              Est.  stn bbox = 1.605e+03 (9.75e+02 6.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.8M
*** cost = 1.490e+03 (9.14e+02 5.76e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:54.5 mem=1569.0M) ***
Total net bbox length = 1.491e+03 (9.141e+02 5.767e+02) (ext = 7.185e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 68.27 um, max move: 193.71 um 
	Max move on inst (BGR_Core/R2/sub2): (263.06, 144.41) --> (91.21, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 68.27 um
Max displacement: 193.71 um (Instance: BGR_Core/R2/sub2) (263.063, 144.414) -> (91.21, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.684e+03 (1.694e+03 9.905e+02) (ext = 7.656e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.0MB
*** Finished refinePlace (0:00:54.5 mem=1569.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1557.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.939%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.274800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1557.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1557.01 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1557.01 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.01 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1557.01 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.01 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.01 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.051680e+03um, number of vias: 141
[NR-eGR]   met2  (3V) length: 1.066820e+03um, number of vias: 24
[NR-eGR]   met3  (4H) length: 3.266000e+02um, number of vias: 2
[NR-eGR]   met4  (5V) length: 1.342000e+01um, number of vias: 0
[NR-eGR] Total length: 2.458520e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1557.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1557.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.54 (MB), peak = 1462.88 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1557.0M, init mem=1557.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1557.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1557.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:17 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1765.79 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.13 (MB), peak = 1462.88 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:17 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1320.45 (MB), peak = 1462.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1322.73 (MB), peak = 1462.88 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:17 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1322.73 (MB)
#Peak memory = 1462.88 (MB)
#
#
#Start global routing on Mon May  9 03:09:17 2022
#
#
#Start global routing initialization on Mon May  9 03:09:17 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:17 2022
#
#Start routing resource analysis on Mon May  9 03:09:17 2022
#
#Routing resource analysis is done on Mon May  9 03:09:17 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     1.52%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.12%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:17 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.32 (MB), peak = 1462.88 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:17 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.32 (MB), peak = 1462.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.45 (MB), peak = 1462.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.45 (MB), peak = 1462.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2022 um.
#Total half perimeter of net bounding box = 3244 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 807 um.
#Total wire length on LAYER met2 = 1111 um.
#Total wire length on LAYER met3 = 104 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                41
# met1              121
# met2                8
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.16 (MB)
#Total memory = 1324.89 (MB)
#Peak memory = 1462.88 (MB)
#
#Finished global routing on Mon May  9 03:09:17 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.89 (MB), peak = 1462.88 (MB)
#Start Track Assignment.
#Done with 43 horizontal wires in 1 hboxes and 67 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2065 um.
#Total half perimeter of net bounding box = 3244 um.
#Total wire length on LAYER li1 = 14 um.
#Total wire length on LAYER met1 = 816 um.
#Total wire length on LAYER met2 = 1124 um.
#Total wire length on LAYER met3 = 111 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                41
# met1              121
# met2                8
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.97 (MB), peak = 1462.88 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.35 (MB)
#Total memory = 1324.97 (MB)
#Peak memory = 1462.88 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1335.87 (MB), peak = 1477.19 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.48 (MB), peak = 1477.19 (MB)
#Complete Detail Routing.
#Total wire length = 2071 um.
#Total half perimeter of net bounding box = 3244 um.
#Total wire length on LAYER li1 = 136 um.
#Total wire length on LAYER met1 = 834 um.
#Total wire length on LAYER met2 = 1013 um.
#Total wire length on LAYER met3 = 88 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                40
# met1              122
# met2                8
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.22 (MB)
#Total memory = 1333.20 (MB)
#Peak memory = 1477.19 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.48 (MB), peak = 1477.19 (MB)
#
#Total wire length = 2071 um.
#Total half perimeter of net bounding box = 3244 um.
#Total wire length on LAYER li1 = 136 um.
#Total wire length on LAYER met1 = 834 um.
#Total wire length on LAYER met2 = 1013 um.
#Total wire length on LAYER met3 = 88 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                40
# met1              122
# met2                8
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2071 um.
#Total half perimeter of net bounding box = 3244 um.
#Total wire length on LAYER li1 = 136 um.
#Total wire length on LAYER met1 = 834 um.
#Total wire length on LAYER met2 = 1013 um.
#Total wire length on LAYER met3 = 88 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                40
# met1              122
# met2                8
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.22 (MB)
#Total memory = 1333.20 (MB)
#Peak memory = 1477.19 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.43 (MB)
#Total memory = 1330.42 (MB)
#Peak memory = 1477.19 (MB)
#Number of warnings = 12
#Total number of warnings = 302
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:17 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1322.84 (MB), peak = 1477.19 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        172  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 173 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_18.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1576.6M).
#% Begin Load floorplan data ... (date=05/09 03:09:19, mem=1323.5M)
*info: reset 49 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1323.5M, current mem=1323.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1323.5M, current mem=1323.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:19 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:19 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 14
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 2
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 4
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 13
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 11
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 9
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 7
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 14
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 18
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 11
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 3
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 14
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 13
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 17
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 2
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 11
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 18
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 18
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 12
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 14
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 10
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 8
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 20
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 9
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1568.6M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 8 nets
11    -	15	: 12 nets
16    -	19	: 7 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.567e+03 (1.16e+03 4.09e+02)
              Est.  stn bbox = 1.607e+03 (1.18e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1568.6M
Iteration  2: Total net bbox = 1.567e+03 (1.16e+03 4.09e+02)
              Est.  stn bbox = 1.607e+03 (1.18e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.6M
Iteration  3: Total net bbox = 5.133e+02 (2.61e+02 2.52e+02)
              Est.  stn bbox = 5.493e+02 (2.73e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.6M
Iteration  4: Total net bbox = 5.120e+02 (2.57e+02 2.55e+02)
              Est.  stn bbox = 5.474e+02 (2.70e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.6M
Iteration  5: Total net bbox = 5.571e+02 (2.55e+02 3.02e+02)
              Est.  stn bbox = 5.972e+02 (2.69e+02 3.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.6M
Iteration  6: Total net bbox = 1.447e+03 (8.87e+02 5.61e+02)
              Est.  stn bbox = 1.546e+03 (9.45e+02 6.01e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1568.6M
*** cost = 1.447e+03 (8.87e+02 5.61e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:56.2 mem=1577.8M) ***
Total net bbox length = 1.449e+03 (8.867e+02 5.626e+02) (ext = 7.131e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.44 um, max move: 214.43 um 
	Max move on inst (R20/sub2): (250.28, 35.35) --> (123.06, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1577.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.44 um
Max displacement: 214.43 um (Instance: R20/sub2) (250.28, 35.347) -> (123.06, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.861e+03 (2.577e+03 1.284e+03) (ext = 8.004e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1577.8MB
*** Finished refinePlace (0:00:56.3 mem=1577.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1567.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.488%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.355800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1567.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1567.77 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1567.77 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1567.77 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1567.77 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1567.77 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1567.77 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.042100e+03um, number of vias: 126
[NR-eGR]   met2  (3V) length: 9.807200e+02um, number of vias: 40
[NR-eGR]   met3  (4H) length: 1.200600e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 3.117100e+02um, number of vias: 0
[NR-eGR] Total length: 3.535130e+03um, number of vias: 194
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1567.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1567.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.50 (MB), peak = 1477.19 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1567.8M, init mem=1567.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1567.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1567.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:20 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1780.57 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.78 (MB), peak = 1477.19 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:20 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.06 (MB), peak = 1477.19 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.34 (MB), peak = 1477.19 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:20 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1330.34 (MB)
#Peak memory = 1477.19 (MB)
#
#
#Start global routing on Mon May  9 03:09:20 2022
#
#
#Start global routing initialization on Mon May  9 03:09:20 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:20 2022
#
#Start routing resource analysis on Mon May  9 03:09:20 2022
#
#Routing resource analysis is done on Mon May  9 03:09:20 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.00%
#  met1           H         600          11        1380     0.43%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.09%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.05 (MB), peak = 1477.19 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.05 (MB), peak = 1477.19 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.18 (MB), peak = 1477.19 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.18 (MB), peak = 1477.19 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   188.00    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3305 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1525 um.
#Total wire length on LAYER met2 = 1436 um.
#Total wire length on LAYER met3 = 345 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                34
# met1              120
# met2               13
#-----------------------
#                   167 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.30 (MB)
#Total memory = 1332.64 (MB)
#Peak memory = 1477.19 (MB)
#
#Finished global routing on Mon May  9 03:09:20 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.64 (MB), peak = 1477.19 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3355 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 1 um.
#Total wire length on LAYER met1 = 1552 um.
#Total wire length on LAYER met2 = 1457 um.
#Total wire length on LAYER met3 = 346 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                34
# met1              120
# met2               13
#-----------------------
#                   167 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.72 (MB), peak = 1477.19 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.45 (MB)
#Total memory = 1332.72 (MB)
#Peak memory = 1477.19 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1344.18 (MB), peak = 1494.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.87 (MB), peak = 1494.12 (MB)
#Complete Detail Routing.
#Total wire length = 3403 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 44 um.
#Total wire length on LAYER met1 = 1507 um.
#Total wire length on LAYER met2 = 1440 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                20
# met1              134
# met2               29
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.86 (MB)
#Total memory = 1341.59 (MB)
#Peak memory = 1494.12 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.87 (MB), peak = 1494.12 (MB)
#
#Total wire length = 3403 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 44 um.
#Total wire length on LAYER met1 = 1507 um.
#Total wire length on LAYER met2 = 1440 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                20
# met1              134
# met2               29
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3403 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 44 um.
#Total wire length on LAYER met1 = 1507 um.
#Total wire length on LAYER met2 = 1440 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                20
# met1              134
# met2               29
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.86 (MB)
#Total memory = 1341.59 (MB)
#Peak memory = 1494.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.86 (MB)
#Total memory = 1338.81 (MB)
#Peak memory = 1494.12 (MB)
#Number of warnings = 12
#Total number of warnings = 317
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:20 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.76 (MB), peak = 1494.12 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        190  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 191 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_19.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1593.1M).
#% Begin Load floorplan data ... (date=05/09 03:09:26, mem=1331.4M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1331.4M, current mem=1331.4M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1331.4M, current mem=1331.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:26 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:26 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1585.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.1M
Iteration  2: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.1M
Iteration  3: Total net bbox = 5.305e+02 (2.74e+02 2.56e+02)
              Est.  stn bbox = 5.667e+02 (2.87e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.1M
Iteration  4: Total net bbox = 5.163e+02 (2.58e+02 2.58e+02)
              Est.  stn bbox = 5.519e+02 (2.71e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.1M
Iteration  5: Total net bbox = 6.303e+02 (2.75e+02 3.56e+02)
              Est.  stn bbox = 6.701e+02 (2.88e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.1M
Iteration  6: Total net bbox = 1.481e+03 (9.03e+02 5.78e+02)
              Est.  stn bbox = 1.575e+03 (9.59e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.1M
*** cost = 1.481e+03 (9.03e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:58.1 mem=1594.3M) ***
Total net bbox length = 1.483e+03 (9.028e+02 5.800e+02) (ext = 7.083e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.47 um, max move: 217.68 um 
	Max move on inst (R20/sub1): (256.74, 47.74) --> (151.48, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1594.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.47 um
Max displacement: 217.68 um (Instance: R20/sub1) (256.743, 47.743) -> (151.48, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.809e+03 (2.432e+03 1.377e+03) (ext = 6.808e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1594.3MB
*** Finished refinePlace (0:00:58.1 mem=1594.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1585.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.233%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.337000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1585.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1585.26 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1585.26 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1585.26 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1585.26 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1585.26 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1585.26 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.992600e+02um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.351400e+02um, number of vias: 39
[NR-eGR]   met3  (4H) length: 1.201760e+03um, number of vias: 23
[NR-eGR]   met4  (5V) length: 5.300900e+02um, number of vias: 0
[NR-eGR] Total length: 3.466250e+03um, number of vias: 201
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1585.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1585.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.70 (MB), peak = 1494.12 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1585.3M, init mem=1585.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1585.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1585.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:26 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1796.04 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.00 (MB), peak = 1494.12 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:26 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.32 (MB), peak = 1494.12 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.60 (MB), peak = 1494.12 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:26 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1340.60 (MB)
#Peak memory = 1494.12 (MB)
#
#
#Start global routing on Mon May  9 03:09:26 2022
#
#
#Start global routing initialization on Mon May  9 03:09:26 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:26 2022
#
#Start routing resource analysis on Mon May  9 03:09:26 2022
#
#Routing resource analysis is done on Mon May  9 03:09:26 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.42%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.13%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:26 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.30 (MB), peak = 1494.12 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:26 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.30 (MB), peak = 1494.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.43 (MB), peak = 1494.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.43 (MB), peak = 1494.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3333 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1477 um.
#Total wire length on LAYER met3 = 310 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.23 (MB)
#Total memory = 1342.83 (MB)
#Peak memory = 1494.12 (MB)
#
#Finished global routing on Mon May  9 03:09:27 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.83 (MB), peak = 1494.12 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3341 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1538 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 313 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.91 (MB), peak = 1494.12 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.42 (MB)
#Total memory = 1342.91 (MB)
#Peak memory = 1494.12 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1352.60 (MB), peak = 1494.31 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.74 (MB), peak = 1494.31 (MB)
#Complete Detail Routing.
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.55 (MB)
#Total memory = 1350.46 (MB)
#Peak memory = 1494.31 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.74 (MB), peak = 1494.31 (MB)
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.55 (MB)
#Total memory = 1350.46 (MB)
#Peak memory = 1494.31 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.55 (MB)
#Total memory = 1347.69 (MB)
#Peak memory = 1494.31 (MB)
#Number of warnings = 12
#Total number of warnings = 332
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:27 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1338.70 (MB), peak = 1494.31 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        232  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 233 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1605.1M).
#% Begin Load floorplan data ... (date=05/09 03:09:28, mem=1339.9M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1339.9M, current mem=1339.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1339.9M, current mem=1339.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:29 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:29 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1597.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  2: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  3: Total net bbox = 5.317e+02 (2.95e+02 2.37e+02)
              Est.  stn bbox = 5.787e+02 (3.10e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  4: Total net bbox = 6.017e+02 (2.81e+02 3.21e+02)
              Est.  stn bbox = 6.495e+02 (2.95e+02 3.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  5: Total net bbox = 7.182e+02 (2.75e+02 4.43e+02)
              Est.  stn bbox = 7.769e+02 (2.92e+02 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
Iteration  6: Total net bbox = 1.506e+03 (8.39e+02 6.67e+02)
              Est.  stn bbox = 1.621e+03 (8.95e+02 7.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
*** cost = 1.506e+03 (8.39e+02 6.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:59.9 mem=1609.4M) ***
Total net bbox length = 1.511e+03 (8.422e+02 6.693e+02) (ext = 6.935e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.98 um, max move: 184.52 um 
	Max move on inst (BGR_Core/R1/sub1): (265.91, 109.30) --> (124.53, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1609.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.98 um
Max displacement: 184.52 um (Instance: BGR_Core/R1/sub1) (265.912, 109.298) -> (124.53, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.032e+03 (1.918e+03 1.113e+03) (ext = 7.563e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1609.4MB
*** Finished refinePlace (0:00:59.9 mem=1609.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1597.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.650800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1597.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1597.37 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1597.37 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.37 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1597.37 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1597.37 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1597.37 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.053700e+02um, number of vias: 130
[NR-eGR]   met2  (3V) length: 8.271300e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 7.902000e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 2.293600e+02um, number of vias: 0
[NR-eGR] Total length: 2.752060e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1597.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1597.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.98 (MB), peak = 1494.31 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1597.4M, init mem=1597.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1597.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1597.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:29 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1806.15 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1344.39 (MB), peak = 1494.31 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:29 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.71 (MB), peak = 1494.31 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.00 (MB), peak = 1494.31 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:29 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1351.00 (MB)
#Peak memory = 1494.31 (MB)
#
#
#Start global routing on Mon May  9 03:09:29 2022
#
#
#Start global routing initialization on Mon May  9 03:09:29 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:29 2022
#
#Start routing resource analysis on Mon May  9 03:09:29 2022
#
#Routing resource analysis is done on Mon May  9 03:09:29 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.36%
#  met1           H         601          10        1380     1.30%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:29 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.92 (MB), peak = 1494.31 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:29 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.92 (MB), peak = 1494.31 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.05 (MB), peak = 1494.31 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.05 (MB), peak = 1494.31 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2277 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 179 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.52 (MB)
#Total memory = 1353.52 (MB)
#Peak memory = 1494.31 (MB)
#
#Finished global routing on Mon May  9 03:09:29 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.52 (MB), peak = 1494.31 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2349 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 964 um.
#Total wire length on LAYER met2 = 1183 um.
#Total wire length on LAYER met3 = 190 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.60 (MB), peak = 1494.31 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.71 (MB)
#Total memory = 1353.60 (MB)
#Peak memory = 1494.31 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1363.91 (MB), peak = 1508.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.04 (MB), peak = 1508.11 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.29 (MB), peak = 1508.11 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.69 (MB), peak = 1508.11 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.42 (MB), peak = 1508.11 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.24 (MB), peak = 1508.11 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.57 (MB), peak = 1508.11 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.83 (MB), peak = 1508.11 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.05 (MB), peak = 1508.11 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.67 (MB), peak = 1508.11 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.58 (MB), peak = 1508.11 (MB)
#Complete Detail Routing.
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.70 (MB)
#Total memory = 1361.30 (MB)
#Peak memory = 1508.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.58 (MB), peak = 1508.11 (MB)
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.70 (MB)
#Total memory = 1361.30 (MB)
#Peak memory = 1508.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 21.09 (MB)
#Total memory = 1358.53 (MB)
#Peak memory = 1508.11 (MB)
#Number of warnings = 12
#Total number of warnings = 347
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:30 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1350.76 (MB), peak = 1508.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1631.2M).
#% Begin Load floorplan data ... (date=05/09 03:09:30, mem=1352.0M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1352.0M, current mem=1352.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1352.0M, current mem=1352.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:30 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:30 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 16
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 2
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 15
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 8
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 8
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 10
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 5
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 4
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 5
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 6
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 10
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 3
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 13
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 3
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1615.2M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 9 nets
11    -	15	: 8 nets
16    -	19	: 8 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.2M
Iteration  2: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.2M
Iteration  3: Total net bbox = 5.208e+02 (2.72e+02 2.49e+02)
              Est.  stn bbox = 5.570e+02 (2.85e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.2M
Iteration  4: Total net bbox = 5.150e+02 (2.61e+02 2.54e+02)
              Est.  stn bbox = 5.508e+02 (2.74e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.2M
Iteration  5: Total net bbox = 5.679e+02 (2.88e+02 2.80e+02)
              Est.  stn bbox = 6.078e+02 (3.05e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.2M
Iteration  6: Total net bbox = 1.448e+03 (9.22e+02 5.26e+02)
              Est.  stn bbox = 1.546e+03 (9.82e+02 5.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.2M
*** cost = 1.448e+03 (9.22e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:02 mem=1624.4M) ***
Total net bbox length = 1.450e+03 (9.217e+02 5.282e+02) (ext = 7.207e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.83 um, max move: 215.81 um 
	Max move on inst (R18/sub2): (250.46, 34.14) --> (123.06, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1624.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.83 um
Max displacement: 215.81 um (Instance: R18/sub2) (250.456, 34.144) -> (123.06, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.906e+03 (2.467e+03 1.439e+03) (ext = 8.480e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1624.4MB
*** Finished refinePlace (0:01:02 mem=1624.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1614.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.978%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.431000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1614.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1614.37 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1614.37 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1614.37 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1614.37 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.37 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1614.37 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.086320e+03um, number of vias: 137
[NR-eGR]   met2  (3V) length: 1.076380e+03um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.020280e+03um, number of vias: 20
[NR-eGR]   met4  (5V) length: 4.093100e+02um, number of vias: 0
[NR-eGR] Total length: 3.592290e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1614.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1614.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.91 (MB), peak = 1508.11 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1614.4M, init mem=1614.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1614.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1614.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:31 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1803.14 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.41 (MB), peak = 1508.11 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:31 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.69 (MB), peak = 1508.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.97 (MB), peak = 1508.11 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:31 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1360.97 (MB)
#Peak memory = 1508.11 (MB)
#
#
#Start global routing on Mon May  9 03:09:31 2022
#
#
#Start global routing initialization on Mon May  9 03:09:31 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:31 2022
#
#Start routing resource analysis on Mon May  9 03:09:31 2022
#
#Routing resource analysis is done on Mon May  9 03:09:31 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.35%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:31 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.70 (MB), peak = 1508.11 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:31 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.70 (MB), peak = 1508.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.83 (MB), peak = 1508.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.83 (MB), peak = 1508.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3250 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1111 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 593 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.27 (MB)
#Total memory = 1363.24 (MB)
#Peak memory = 1508.11 (MB)
#
#Finished global routing on Mon May  9 03:09:31 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.24 (MB), peak = 1508.11 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 54 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3317 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1135 um.
#Total wire length on LAYER met2 = 1546 um.
#Total wire length on LAYER met3 = 607 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.32 (MB), peak = 1508.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.41 (MB)
#Total memory = 1363.32 (MB)
#Peak memory = 1508.11 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1374.47 (MB), peak = 1518.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.04 (MB), peak = 1518.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.64 (MB), peak = 1518.89 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.59 (MB), peak = 1518.89 (MB)
#Complete Detail Routing.
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.98 (MB)
#Total memory = 1371.30 (MB)
#Peak memory = 1518.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.59 (MB), peak = 1518.89 (MB)
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.99 (MB)
#Total memory = 1371.31 (MB)
#Peak memory = 1518.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.18 (MB)
#Total memory = 1368.54 (MB)
#Peak memory = 1518.89 (MB)
#Number of warnings = 12
#Total number of warnings = 362
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:31 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1360.54 (MB), peak = 1518.89 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        148  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 149 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1637.8M).
#% Begin Load floorplan data ... (date=05/09 03:09:33, mem=1361.8M)
*info: reset 48 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.8M, current mem=1361.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1361.8M, current mem=1361.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:33 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:33 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 10
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 15
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 14
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 7
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 6
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 9
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 11
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 12
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 3
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 17
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 4
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 13
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 14
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 3
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 17
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 3
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 6
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 12
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 19
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 8
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 5
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 14
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 18
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 8
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 3
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1621.8M)" ...
User-set net weight histogram:
3		: 7 nets
4		: 1 nets
5		: 5 nets
6     -	10	: 8 nets
11    -	15	: 9 nets
16    -	19	: 7 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.539e+03 (1.13e+03 4.08e+02)
              Est.  stn bbox = 1.579e+03 (1.15e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1629.8M
Iteration  2: Total net bbox = 1.539e+03 (1.13e+03 4.08e+02)
              Est.  stn bbox = 1.579e+03 (1.15e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1629.8M
Iteration  3: Total net bbox = 5.310e+02 (2.69e+02 2.62e+02)
              Est.  stn bbox = 5.672e+02 (2.82e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1629.8M
Iteration  4: Total net bbox = 5.345e+02 (2.64e+02 2.70e+02)
              Est.  stn bbox = 5.702e+02 (2.77e+02 2.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1629.8M
Iteration  5: Total net bbox = 5.971e+02 (2.87e+02 3.10e+02)
              Est.  stn bbox = 6.363e+02 (3.00e+02 3.36e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1629.8M
Iteration  6: Total net bbox = 1.465e+03 (9.15e+02 5.50e+02)
              Est.  stn bbox = 1.560e+03 (9.71e+02 5.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1629.8M
*** cost = 1.465e+03 (9.15e+02 5.50e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:04 mem=1642.0M) ***
Total net bbox length = 1.467e+03 (9.146e+02 5.524e+02) (ext = 7.127e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 71.77 um, max move: 196.18 um 
	Max move on inst (BGR_Core/R4/sub2): (265.48, 152.94) --> (76.51, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1642.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 71.77 um
Max displacement: 196.18 um (Instance: BGR_Core/R4/sub2) (265.476, 152.944) -> (76.51, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.860e+03 (2.514e+03 1.346e+03) (ext = 7.540e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1642.0MB
*** Finished refinePlace (0:01:04 mem=1642.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1630.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.743%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.346400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1630.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1630.05 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1630.05 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.05 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1630.05 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.065600e+02um, number of vias: 135
[NR-eGR]   met2  (3V) length: 8.771500e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 1.288460e+03um, number of vias: 17
[NR-eGR]   met4  (5V) length: 4.562800e+02um, number of vias: 0
[NR-eGR] Total length: 3.528450e+03um, number of vias: 190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1630.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1630.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.97 (MB), peak = 1518.89 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1630.0M, init mem=1630.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1630.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1630.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:33 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1836.81 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1364.18 (MB), peak = 1518.89 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.50 (MB), peak = 1518.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.78 (MB), peak = 1518.89 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:33 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1370.78 (MB)
#Peak memory = 1518.89 (MB)
#
#
#Start global routing on Mon May  9 03:09:33 2022
#
#
#Start global routing initialization on Mon May  9 03:09:33 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:33 2022
#
#Start routing resource analysis on Mon May  9 03:09:33 2022
#
#Routing resource analysis is done on Mon May  9 03:09:33 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.64%
#  met1           H         600          11        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.07%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.77 (MB), peak = 1518.89 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.77 (MB), peak = 1518.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.89 (MB), peak = 1518.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.89 (MB), peak = 1518.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3278 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1421 um.
#Total wire length on LAYER met2 = 1518 um.
#Total wire length on LAYER met3 = 338 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                32
# met1              116
# met2               12
#-----------------------
#                   160 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.58 (MB)
#Total memory = 1373.36 (MB)
#Peak memory = 1518.89 (MB)
#
#Finished global routing on Mon May  9 03:09:34 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.36 (MB), peak = 1518.89 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 61 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3296 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 1 um.
#Total wire length on LAYER met1 = 1427 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 343 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                32
# met1              116
# met2               12
#-----------------------
#                   160 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.45 (MB), peak = 1518.89 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.77 (MB)
#Total memory = 1373.45 (MB)
#Peak memory = 1518.89 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1382.95 (MB), peak = 1531.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.26 (MB), peak = 1531.83 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.83 (MB), peak = 1531.83 (MB)
#Complete Detail Routing.
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.11 (MB)
#Total memory = 1380.55 (MB)
#Peak memory = 1531.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.83 (MB), peak = 1531.83 (MB)
#
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.11 (MB)
#Total memory = 1380.55 (MB)
#Peak memory = 1531.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.09 (MB)
#Total memory = 1377.78 (MB)
#Peak memory = 1531.83 (MB)
#Number of warnings = 12
#Total number of warnings = 377
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:34 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1369.85 (MB), peak = 1531.83 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        166  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 167 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1647.6M).
#% Begin Load floorplan data ... (date=05/09 03:09:36, mem=1371.1M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1371.1M, current mem=1371.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1371.1M, current mem=1371.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:36 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:36 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 2
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 10
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 20
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 10
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 18
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 15
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 16
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 2
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 12
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 7
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 13
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 5
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 13
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 14
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 13
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 7
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1639.6M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 4 nets
5		: 2 nets
6     -	10	: 10 nets
11    -	15	: 12 nets
16    -	19	: 5 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.632e+03 (1.18e+03 4.56e+02)
              Est.  stn bbox = 1.691e+03 (1.21e+03 4.86e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.6M
Iteration  2: Total net bbox = 1.632e+03 (1.18e+03 4.56e+02)
              Est.  stn bbox = 1.691e+03 (1.21e+03 4.86e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.6M
Iteration  3: Total net bbox = 4.884e+02 (2.57e+02 2.32e+02)
              Est.  stn bbox = 5.358e+02 (2.71e+02 2.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.6M
Iteration  4: Total net bbox = 5.930e+02 (2.84e+02 3.09e+02)
              Est.  stn bbox = 6.400e+02 (2.98e+02 3.42e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.6M
Iteration  5: Total net bbox = 6.216e+02 (2.72e+02 3.50e+02)
              Est.  stn bbox = 6.762e+02 (2.88e+02 3.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.6M
Iteration  6: Total net bbox = 1.459e+03 (8.55e+02 6.04e+02)
              Est.  stn bbox = 1.568e+03 (9.11e+02 6.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.6M
*** cost = 1.459e+03 (8.55e+02 6.04e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:06 mem=1651.9M) ***
Total net bbox length = 1.460e+03 (8.551e+02 6.051e+02) (ext = 6.924e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 66.22 um, max move: 170.58 um 
	Max move on inst (BGR_Core/R2/sub1): (248.04, 162.94) --> (99.05, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1651.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 66.22 um
Max displacement: 170.58 um (Instance: BGR_Core/R2/sub1) (248.044, 162.944) -> (99.05, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.218e+03 (1.957e+03 1.261e+03) (ext = 8.551e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1651.9MB
*** Finished refinePlace (0:01:06 mem=1651.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1639.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.723%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.838800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1639.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1639.87 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1639.87 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.87 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1639.87 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.192100e+03um, number of vias: 123
[NR-eGR]   met2  (3V) length: 8.498000e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 5.216400e+02um, number of vias: 18
[NR-eGR]   met4  (5V) length: 3.775900e+02um, number of vias: 0
[NR-eGR] Total length: 2.941130e+03um, number of vias: 187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1639.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1639.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.95 (MB), peak = 1531.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1639.9M, init mem=1639.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1639.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1639.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:36 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1830.66 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.66 (MB), peak = 1531.83 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:36 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.98 (MB), peak = 1531.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.27 (MB), peak = 1531.83 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:36 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1380.27 (MB)
#Peak memory = 1531.83 (MB)
#
#
#Start global routing on Mon May  9 03:09:36 2022
#
#
#Start global routing initialization on Mon May  9 03:09:36 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:36 2022
#
#Start routing resource analysis on Mon May  9 03:09:36 2022
#
#Routing resource analysis is done on Mon May  9 03:09:36 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.64%
#  met1           H         600          11        1380     1.16%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.09 (MB), peak = 1531.83 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.09 (MB), peak = 1531.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.22 (MB), peak = 1531.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.22 (MB), peak = 1531.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2519 um.
#Total half perimeter of net bounding box = 3883 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 828 um.
#Total wire length on LAYER met2 = 1477 um.
#Total wire length on LAYER met3 = 214 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                35
# met1              134
# met2                8
#-----------------------
#                   177 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.36 (MB)
#Total memory = 1382.63 (MB)
#Peak memory = 1531.83 (MB)
#
#Finished global routing on Mon May  9 03:09:36 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.63 (MB), peak = 1531.83 (MB)
#Start Track Assignment.
#Done with 44 horizontal wires in 1 hboxes and 74 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2593 um.
#Total half perimeter of net bounding box = 3883 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 866 um.
#Total wire length on LAYER met2 = 1492 um.
#Total wire length on LAYER met3 = 226 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                35
# met1              134
# met2                8
#-----------------------
#                   177 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.71 (MB), peak = 1531.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.55 (MB)
#Total memory = 1382.71 (MB)
#Peak memory = 1531.83 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1393.03 (MB), peak = 1531.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.95 (MB), peak = 1531.83 (MB)
#Complete Detail Routing.
#Total wire length = 2569 um.
#Total half perimeter of net bounding box = 3883 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 872 um.
#Total wire length on LAYER met2 = 1387 um.
#Total wire length on LAYER met3 = 251 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                29
# met1              134
# met2               20
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.95 (MB)
#Total memory = 1390.66 (MB)
#Peak memory = 1531.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.95 (MB), peak = 1531.83 (MB)
#
#Total wire length = 2569 um.
#Total half perimeter of net bounding box = 3883 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 872 um.
#Total wire length on LAYER met2 = 1387 um.
#Total wire length on LAYER met3 = 251 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                29
# met1              134
# met2               20
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2569 um.
#Total half perimeter of net bounding box = 3883 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 872 um.
#Total wire length on LAYER met2 = 1387 um.
#Total wire length on LAYER met3 = 251 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                29
# met1              134
# met2               20
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.95 (MB)
#Total memory = 1390.66 (MB)
#Peak memory = 1531.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.48 (MB)
#Total memory = 1387.89 (MB)
#Peak memory = 1531.83 (MB)
#Number of warnings = 12
#Total number of warnings = 392
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:37 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1380.53 (MB), peak = 1531.83 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        198  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 199 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_4.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1662.4M).
#% Begin Load floorplan data ... (date=05/09 03:09:38, mem=1381.1M)
*info: reset 48 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.2M, current mem=1381.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1381.2M, current mem=1381.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:38 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:38 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 15
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 10
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1654.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.4M
Iteration  2: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.4M
Iteration  3: Total net bbox = 6.331e+02 (3.47e+02 2.86e+02)
              Est.  stn bbox = 6.683e+02 (3.58e+02 3.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.4M
Iteration  4: Total net bbox = 5.700e+02 (2.82e+02 2.88e+02)
              Est.  stn bbox = 6.049e+02 (2.94e+02 3.11e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.4M
Iteration  5: Total net bbox = 6.569e+02 (3.17e+02 3.40e+02)
              Est.  stn bbox = 6.968e+02 (3.29e+02 3.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.4M
Iteration  6: Total net bbox = 1.501e+03 (9.43e+02 5.59e+02)
              Est.  stn bbox = 1.598e+03 (9.99e+02 6.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.4M
*** cost = 1.501e+03 (9.43e+02 5.59e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:07 mem=1666.7M) ***
Total net bbox length = 1.503e+03 (9.426e+02 5.607e+02) (ext = 7.407e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 72.61 um, max move: 237.54 um 
	Max move on inst (R19/sub1): (251.02, 37.00) --> (99.05, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.7MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 72.61 um
Max displacement: 237.54 um (Instance: R19/sub1) (251.024, 36.997) -> (99.05, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.494e+03 (2.422e+03 1.072e+03) (ext = 6.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.7MB
*** Finished refinePlace (0:01:07 mem=1666.7M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1654.7M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.527%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1654.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1654.66 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1654.66 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.66 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1654.66 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.271610e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.969500e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 8.418000e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.964200e+02um, number of vias: 0
[NR-eGR] Total length: 3.206780e+03um, number of vias: 176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1654.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1654.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.02 (MB), peak = 1531.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1654.7M, init mem=1654.7M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1654.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1654.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:39 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1861.42 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.95 (MB), peak = 1531.83 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:39 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.41 (MB), peak = 1531.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.69 (MB), peak = 1531.83 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:39 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1389.69 (MB)
#Peak memory = 1531.83 (MB)
#
#
#Start global routing on Mon May  9 03:09:39 2022
#
#
#Start global routing initialization on Mon May  9 03:09:39 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:39 2022
#
#Start routing resource analysis on Mon May  9 03:09:39 2022
#
#Routing resource analysis is done on Mon May  9 03:09:39 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:39 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.60 (MB), peak = 1531.83 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:39 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.60 (MB), peak = 1531.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.73 (MB), peak = 1531.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.73 (MB), peak = 1531.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          2(0.14%)   (0.14%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.03% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2857 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1063 um.
#Total wire length on LAYER met2 = 1229 um.
#Total wire length on LAYER met3 = 566 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.50 (MB)
#Total memory = 1392.19 (MB)
#Peak memory = 1531.83 (MB)
#
#Finished global routing on Mon May  9 03:09:39 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.19 (MB), peak = 1531.83 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2917 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 1084 um.
#Total wire length on LAYER met2 = 1241 um.
#Total wire length on LAYER met3 = 577 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.22 (MB), peak = 1531.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.64 (MB)
#Total memory = 1392.22 (MB)
#Peak memory = 1531.83 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1403.18 (MB), peak = 1549.70 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.18 (MB), peak = 1549.70 (MB)
#Complete Detail Routing.
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.68 (MB)
#Total memory = 1399.90 (MB)
#Peak memory = 1549.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.18 (MB), peak = 1549.70 (MB)
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.68 (MB)
#Total memory = 1399.90 (MB)
#Peak memory = 1549.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.43 (MB)
#Total memory = 1397.12 (MB)
#Peak memory = 1549.70 (MB)
#Number of warnings = 12
#Total number of warnings = 407
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:39 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1389.21 (MB), peak = 1549.70 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        156  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 157 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_5.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1687.2M).
#% Begin Load floorplan data ... (date=05/09 03:09:41, mem=1390.4M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.4M, current mem=1390.4M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.4M, current mem=1390.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:41 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:41 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 13
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 4
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 15
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 11
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 4
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 15
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 9
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 8
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 4
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 19
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 6
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 7
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 9
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 15
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 7
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 6
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 13
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 4
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 16
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 8
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 6
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 6
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 2
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 14
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1663.2M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 9 nets
11    -	15	: 13 nets
16    -	19	: 9 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.677e+03 (1.26e+03 4.12e+02)
              Est.  stn bbox = 1.719e+03 (1.29e+03 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.2M
Iteration  2: Total net bbox = 1.677e+03 (1.26e+03 4.12e+02)
              Est.  stn bbox = 1.719e+03 (1.29e+03 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.2M
Iteration  3: Total net bbox = 5.465e+02 (2.98e+02 2.49e+02)
              Est.  stn bbox = 5.828e+02 (3.11e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.2M
Iteration  4: Total net bbox = 5.081e+02 (2.55e+02 2.53e+02)
              Est.  stn bbox = 5.442e+02 (2.68e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.2M
Iteration  5: Total net bbox = 5.834e+02 (2.48e+02 3.36e+02)
              Est.  stn bbox = 6.261e+02 (2.61e+02 3.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.2M
Iteration  6: Total net bbox = 1.452e+03 (8.83e+02 5.69e+02)
              Est.  stn bbox = 1.552e+03 (9.40e+02 6.12e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.2M
*** cost = 1.452e+03 (8.83e+02 5.69e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:09 mem=1683.4M) ***
Total net bbox length = 1.454e+03 (8.826e+02 5.715e+02) (ext = 7.213e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 78.54 um, max move: 193.54 um 
	Max move on inst (BGR_Core/R4/sub1): (269.10, 151.44) --> (104.44, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1683.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 78.54 um
Max displacement: 193.54 um (Instance: BGR_Core/R4/sub1) (269.099, 151.441) -> (104.44, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.993e+03 (2.577e+03 1.416e+03) (ext = 8.582e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1683.4MB
*** Finished refinePlace (0:01:09 mem=1683.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1671.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.645%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.478000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1671.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1671.41 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1671.41 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.41 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1671.41 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1671.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1671.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.100900e+02um, number of vias: 119
[NR-eGR]   met2  (3V) length: 7.932000e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.341360e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 5.892600e+02um, number of vias: 0
[NR-eGR] Total length: 3.633910e+03um, number of vias: 183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1671.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1671.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.66 (MB), peak = 1549.70 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1671.4M, init mem=1671.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1671.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1671.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:41 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1880.17 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.78 (MB), peak = 1549.70 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:42 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.06 (MB), peak = 1549.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.34 (MB), peak = 1549.70 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:42 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1397.34 (MB)
#Peak memory = 1549.70 (MB)
#
#
#Start global routing on Mon May  9 03:09:42 2022
#
#
#Start global routing initialization on Mon May  9 03:09:42 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:42 2022
#
#Start routing resource analysis on Mon May  9 03:09:42 2022
#
#Routing resource analysis is done on Mon May  9 03:09:42 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.22%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.22%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.24 (MB), peak = 1549.70 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.24 (MB), peak = 1549.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.37 (MB), peak = 1549.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.37 (MB), peak = 1549.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3368 um.
#Total half perimeter of net bounding box = 4645 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 980 um.
#Total wire length on LAYER met2 = 1587 um.
#Total wire length on LAYER met3 = 800 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 173
#Up-Via Summary (total 173):
#           
#-----------------------
# li1                37
# met1              116
# met2               20
#-----------------------
#                   173 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.45 (MB)
#Total memory = 1399.79 (MB)
#Peak memory = 1549.70 (MB)
#
#Finished global routing on Mon May  9 03:09:42 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.79 (MB), peak = 1549.70 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 57 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3423 um.
#Total half perimeter of net bounding box = 4645 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 994 um.
#Total wire length on LAYER met2 = 1598 um.
#Total wire length on LAYER met3 = 818 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 173
#Up-Via Summary (total 173):
#           
#-----------------------
# li1                37
# met1              116
# met2               20
#-----------------------
#                   173 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.88 (MB), peak = 1549.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.61 (MB)
#Total memory = 1399.88 (MB)
#Peak memory = 1549.70 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1410.79 (MB), peak = 1597.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.43 (MB), peak = 1597.63 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.61 (MB), peak = 1597.63 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.70 (MB), peak = 1597.63 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.80 (MB), peak = 1597.63 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.88 (MB), peak = 1597.63 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.51 (MB), peak = 1597.63 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.69 (MB), peak = 1597.63 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.77 (MB), peak = 1597.63 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.03 (MB), peak = 1597.63 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.14 (MB), peak = 1597.63 (MB)
#Complete Detail Routing.
#Total wire length = 3422 um.
#Total half perimeter of net bounding box = 4645 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 1006 um.
#Total wire length on LAYER met2 = 1584 um.
#Total wire length on LAYER met3 = 790 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                23
# met1              135
# met2               28
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.98 (MB)
#Total memory = 1406.86 (MB)
#Peak memory = 1597.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.14 (MB), peak = 1597.63 (MB)
#
#Total wire length = 3422 um.
#Total half perimeter of net bounding box = 4645 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 1006 um.
#Total wire length on LAYER met2 = 1584 um.
#Total wire length on LAYER met3 = 790 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                23
# met1              135
# met2               28
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3422 um.
#Total half perimeter of net bounding box = 4645 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 1006 um.
#Total wire length on LAYER met2 = 1584 um.
#Total wire length on LAYER met3 = 790 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                23
# met1              135
# met2               28
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.98 (MB)
#Total memory = 1406.86 (MB)
#Peak memory = 1597.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 13.74 (MB)
#Total memory = 1404.09 (MB)
#Peak memory = 1597.63 (MB)
#Number of warnings = 12
#Total number of warnings = 422
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:42 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1396.04 (MB), peak = 1597.63 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        152  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 153 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_6.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1696.0M).
#% Begin Load floorplan data ... (date=05/09 03:09:44, mem=1397.2M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.3M, current mem=1397.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1397.3M, current mem=1397.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:44 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:44 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 8
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 7
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 17
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 12
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 12
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 9
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 16
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 12
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 14
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 3
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 13
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 11
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 12
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 5
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 15
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 8
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1688.0M)" ...
User-set net weight histogram:
3		: 3 nets
4		: 0 nets
5		: 3 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.548e+03 (1.14e+03 4.12e+02)
              Est.  stn bbox = 1.591e+03 (1.16e+03 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.0M
Iteration  2: Total net bbox = 1.548e+03 (1.14e+03 4.12e+02)
              Est.  stn bbox = 1.591e+03 (1.16e+03 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.0M
Iteration  3: Total net bbox = 5.426e+02 (2.70e+02 2.72e+02)
              Est.  stn bbox = 5.783e+02 (2.83e+02 2.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.0M
Iteration  4: Total net bbox = 5.272e+02 (2.60e+02 2.67e+02)
              Est.  stn bbox = 5.622e+02 (2.72e+02 2.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.0M
Iteration  5: Total net bbox = 6.218e+02 (2.58e+02 3.64e+02)
              Est.  stn bbox = 6.635e+02 (2.70e+02 3.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.0M
Iteration  6: Total net bbox = 1.441e+03 (8.90e+02 5.51e+02)
              Est.  stn bbox = 1.540e+03 (9.46e+02 5.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.0M
*** cost = 1.441e+03 (8.90e+02 5.51e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:12 mem=1697.1M) ***
Total net bbox length = 1.443e+03 (8.900e+02 5.535e+02) (ext = 6.912e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.39 um, max move: 195.98 um 
	Max move on inst (BGR_Core/R1/sub1): (275.50, 160.40) --> (98.56, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.1MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.39 um
Max displacement: 195.98 um (Instance: BGR_Core/R1/sub1) (275.5, 160.4) -> (98.56, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 4.808e+03 (3.328e+03 1.480e+03) (ext = 8.030e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.1MB
*** Finished refinePlace (0:01:12 mem=1697.1M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1688.1M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.429%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.314600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1688.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1688.12 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1688.12 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.12 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1688.12 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.12 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.12 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.030070e+03um, number of vias: 125
[NR-eGR]   met2  (3V) length: 7.021700e+02um, number of vias: 41
[NR-eGR]   met3  (4H) length: 1.952700e+03um, number of vias: 28
[NR-eGR]   met4  (5V) length: 7.991000e+02um, number of vias: 0
[NR-eGR] Total length: 4.484040e+03um, number of vias: 204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1688.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1688.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.37 (MB), peak = 1597.63 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1688.1M, init mem=1688.1M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1688.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1688.1M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:44 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1896.91 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.01 (MB), peak = 1597.63 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:45 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.29 (MB), peak = 1597.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.57 (MB), peak = 1597.63 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:45 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1409.57 (MB)
#Peak memory = 1597.63 (MB)
#
#
#Start global routing on Mon May  9 03:09:45 2022
#
#
#Start global routing initialization on Mon May  9 03:09:45 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:45 2022
#
#Start routing resource analysis on Mon May  9 03:09:45 2022
#
#Routing resource analysis is done on Mon May  9 03:09:45 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.64%
#  met1           H         601          10        1380     0.51%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.03%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:45 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.70 (MB), peak = 1597.63 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:45 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.70 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.70 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.70 (MB), peak = 1597.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              2.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 4382 um.
#Total half perimeter of net bounding box = 5563 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 2104 um.
#Total wire length on LAYER met2 = 1691 um.
#Total wire length on LAYER met3 = 586 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              128
# met2               16
#-----------------------
#                   179 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1411.08 (MB)
#Peak memory = 1597.63 (MB)
#
#Finished global routing on Mon May  9 03:09:45 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.08 (MB), peak = 1597.63 (MB)
#Start Track Assignment.
#Done with 58 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 4439 um.
#Total half perimeter of net bounding box = 5563 um.
#Total wire length on LAYER li1 = 5 um.
#Total wire length on LAYER met1 = 2126 um.
#Total wire length on LAYER met2 = 1708 um.
#Total wire length on LAYER met3 = 599 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              128
# met2               16
#-----------------------
#                   179 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.96 (MB), peak = 1597.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1410.96 (MB)
#Peak memory = 1597.63 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1422.32 (MB), peak = 1597.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.91 (MB), peak = 1597.63 (MB)
#Complete Detail Routing.
#Total wire length = 4436 um.
#Total half perimeter of net bounding box = 5563 um.
#Total wire length on LAYER li1 = 79 um.
#Total wire length on LAYER met1 = 2140 um.
#Total wire length on LAYER met2 = 1619 um.
#Total wire length on LAYER met3 = 598 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                26
# met1              144
# met2               20
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.66 (MB)
#Total memory = 1419.62 (MB)
#Peak memory = 1597.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.91 (MB), peak = 1597.63 (MB)
#
#Total wire length = 4436 um.
#Total half perimeter of net bounding box = 5563 um.
#Total wire length on LAYER li1 = 79 um.
#Total wire length on LAYER met1 = 2140 um.
#Total wire length on LAYER met2 = 1619 um.
#Total wire length on LAYER met3 = 598 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                26
# met1              144
# met2               20
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 4436 um.
#Total half perimeter of net bounding box = 5563 um.
#Total wire length on LAYER li1 = 79 um.
#Total wire length on LAYER met1 = 2140 um.
#Total wire length on LAYER met2 = 1619 um.
#Total wire length on LAYER met3 = 598 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                26
# met1              144
# met2               20
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.66 (MB)
#Total memory = 1419.62 (MB)
#Peak memory = 1597.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.80 (MB)
#Total memory = 1414.81 (MB)
#Peak memory = 1597.63 (MB)
#Number of warnings = 12
#Total number of warnings = 437
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:45 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1405.77 (MB), peak = 1597.63 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        170  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 171 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_7.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1719.6M).
#% Begin Load floorplan data ... (date=05/09 03:09:47, mem=1407.1M)
*info: reset 54 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.1M, current mem=1407.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1407.1M, current mem=1407.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:47 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:47 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 6
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 18
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 4
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 9
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 6
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 19
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 3
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 13
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 9
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 19
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 6
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 13
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 19
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 7
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 6
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 7
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 11
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 10
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 19
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 14
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 18
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 18
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 12
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1695.6M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 2 nets
5		: 2 nets
6     -	10	: 14 nets
11    -	15	: 7 nets
16    -	19	: 10 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.561e+03 (1.13e+03 4.32e+02)
              Est.  stn bbox = 1.617e+03 (1.16e+03 4.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.6M
Iteration  2: Total net bbox = 1.561e+03 (1.13e+03 4.32e+02)
              Est.  stn bbox = 1.617e+03 (1.16e+03 4.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.6M
Iteration  3: Total net bbox = 5.642e+02 (3.10e+02 2.55e+02)
              Est.  stn bbox = 6.097e+02 (3.24e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.6M
Iteration  4: Total net bbox = 5.769e+02 (2.74e+02 3.03e+02)
              Est.  stn bbox = 6.221e+02 (2.88e+02 3.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.6M
Iteration  5: Total net bbox = 6.949e+02 (2.96e+02 3.99e+02)
              Est.  stn bbox = 7.430e+02 (3.11e+02 4.32e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.6M
Iteration  6: Total net bbox = 1.439e+03 (8.87e+02 5.52e+02)
              Est.  stn bbox = 1.540e+03 (9.43e+02 5.97e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.6M
*** cost = 1.439e+03 (8.87e+02 5.52e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:14 mem=1715.8M) ***
Total net bbox length = 1.441e+03 (8.877e+02 5.528e+02) (ext = 6.612e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.21 um, max move: 171.20 um 
	Max move on inst (R21): (254.99, 55.28) --> (91.70, 47.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1715.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.21 um
Max displacement: 171.20 um (Instance: R21) (254.987, 55.276) -> (91.7, 47.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.393e+03 (2.328e+03 1.065e+03) (ext = 7.712e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1715.8MB
*** Finished refinePlace (0:01:14 mem=1715.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1703.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.527%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.055000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1703.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1703.84 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1703.84 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1703.84 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1703.84 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1703.84 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1703.84 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.267100e+02um, number of vias: 129
[NR-eGR]   met2  (3V) length: 7.032300e+02um, number of vias: 45
[NR-eGR]   met3  (4H) length: 1.147640e+03um, number of vias: 20
[NR-eGR]   met4  (5V) length: 3.782000e+02um, number of vias: 0
[NR-eGR] Total length: 3.155780e+03um, number of vias: 204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1703.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1703.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.60 (MB), peak = 1597.63 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1703.8M, init mem=1703.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1703.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1703.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:47 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1913.62 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1413.89 (MB), peak = 1597.63 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.29 (MB), peak = 1597.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.57 (MB), peak = 1597.63 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:47 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1420.57 (MB)
#Peak memory = 1597.63 (MB)
#
#
#Start global routing on Mon May  9 03:09:47 2022
#
#
#Start global routing initialization on Mon May  9 03:09:47 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:47 2022
#
#Start routing resource analysis on Mon May  9 03:09:47 2022
#
#Routing resource analysis is done on Mon May  9 03:09:47 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.29%
#  met1           H         601          10        1380     0.94%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.25%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:47 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.63 (MB), peak = 1597.63 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:47 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.63 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.76 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.76 (MB), peak = 1597.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2967 um.
#Total half perimeter of net bounding box = 4244 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1235 um.
#Total wire length on LAYER met2 = 1284 um.
#Total wire length on LAYER met3 = 448 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                38
# met1              120
# met2               16
#-----------------------
#                   174 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.59 (MB)
#Total memory = 1422.16 (MB)
#Peak memory = 1597.63 (MB)
#
#Finished global routing on Mon May  9 03:09:47 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.16 (MB), peak = 1597.63 (MB)
#Start Track Assignment.
#Done with 55 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3057 um.
#Total half perimeter of net bounding box = 4244 um.
#Total wire length on LAYER li1 = 12 um.
#Total wire length on LAYER met1 = 1279 um.
#Total wire length on LAYER met2 = 1302 um.
#Total wire length on LAYER met3 = 463 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                38
# met1              120
# met2               16
#-----------------------
#                   174 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.02 (MB), peak = 1597.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.64 (MB)
#Total memory = 1422.02 (MB)
#Peak memory = 1597.63 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1432.77 (MB), peak = 1597.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.45 (MB), peak = 1597.63 (MB)
#Complete Detail Routing.
#Total wire length = 2989 um.
#Total half perimeter of net bounding box = 4244 um.
#Total wire length on LAYER li1 = 88 um.
#Total wire length on LAYER met1 = 1246 um.
#Total wire length on LAYER met2 = 1135 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                29
# met1              134
# met2               34
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.14 (MB)
#Total memory = 1430.16 (MB)
#Peak memory = 1597.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.45 (MB), peak = 1597.63 (MB)
#
#Total wire length = 2989 um.
#Total half perimeter of net bounding box = 4244 um.
#Total wire length on LAYER li1 = 88 um.
#Total wire length on LAYER met1 = 1246 um.
#Total wire length on LAYER met2 = 1135 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                29
# met1              134
# met2               34
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2989 um.
#Total half perimeter of net bounding box = 4244 um.
#Total wire length on LAYER li1 = 88 um.
#Total wire length on LAYER met1 = 1246 um.
#Total wire length on LAYER met2 = 1135 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                29
# met1              134
# met2               34
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.14 (MB)
#Total memory = 1430.16 (MB)
#Peak memory = 1597.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.35 (MB)
#Total memory = 1427.39 (MB)
#Peak memory = 1597.63 (MB)
#Number of warnings = 12
#Total number of warnings = 452
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:48 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1419.46 (MB), peak = 1597.63 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        218  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 219 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_8.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1725.0M).
#% Begin Load floorplan data ... (date=05/09 03:09:50, mem=1420.1M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.1M, current mem=1420.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1420.1M, current mem=1420.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:50 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:50 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 12
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 2
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 13
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 8
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 11
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 8
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 3
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 20
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 5
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 17
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 18
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 12
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 9
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 7
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 3
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1709.0M)" ...
User-set net weight histogram:
3		: 3 nets
4		: 2 nets
5		: 2 nets
6     -	10	: 9 nets
11    -	15	: 9 nets
16    -	19	: 10 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.584e+03 (1.18e+03 4.02e+02)
              Est.  stn bbox = 1.628e+03 (1.21e+03 4.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.0M
Iteration  2: Total net bbox = 1.584e+03 (1.18e+03 4.02e+02)
              Est.  stn bbox = 1.628e+03 (1.21e+03 4.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.0M
Iteration  3: Total net bbox = 5.114e+02 (2.62e+02 2.50e+02)
              Est.  stn bbox = 5.478e+02 (2.75e+02 2.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.0M
Iteration  4: Total net bbox = 5.200e+02 (2.61e+02 2.59e+02)
              Est.  stn bbox = 5.570e+02 (2.75e+02 2.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.0M
Iteration  5: Total net bbox = 5.864e+02 (2.59e+02 3.28e+02)
              Est.  stn bbox = 6.303e+02 (2.74e+02 3.56e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.0M
Iteration  6: Total net bbox = 1.432e+03 (8.88e+02 5.44e+02)
              Est.  stn bbox = 1.532e+03 (9.47e+02 5.86e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.0M
*** cost = 1.432e+03 (8.88e+02 5.44e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:15 mem=1717.0M) ***
Total net bbox length = 1.434e+03 (8.881e+02 5.463e+02) (ext = 6.996e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.39 um, max move: 216.86 um 
	Max move on inst (R20/sub1): (250.42, 36.50) --> (119.63, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.39 um
Max displacement: 216.86 um (Instance: R20/sub1) (250.424, 36.497) -> (119.63, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.495e+03 (2.330e+03 1.165e+03) (ext = 6.338e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.0MB
*** Finished refinePlace (0:01:15 mem=1720.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1716.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.919%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.045600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1716.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1716.01 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1716.01 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1716.01 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1716.01 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1716.01 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1716.01 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.567900e+02um, number of vias: 133
[NR-eGR]   met2  (3V) length: 9.904600e+02um, number of vias: 41
[NR-eGR]   met3  (4H) length: 1.152990e+03um, number of vias: 11
[NR-eGR]   met4  (5V) length: 2.211400e+02um, number of vias: 0
[NR-eGR] Total length: 3.221380e+03um, number of vias: 195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1716.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1716.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.52 (MB), peak = 1597.63 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1716.0M, init mem=1716.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1716.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1716.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:50 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1926.79 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.55 (MB), peak = 1597.63 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:50 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.87 (MB), peak = 1597.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.15 (MB), peak = 1597.63 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:50 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1426.15 (MB)
#Peak memory = 1597.63 (MB)
#
#
#Start global routing on Mon May  9 03:09:50 2022
#
#
#Start global routing initialization on Mon May  9 03:09:50 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:50 2022
#
#Start routing resource analysis on Mon May  9 03:09:50 2022
#
#Routing resource analysis is done on Mon May  9 03:09:50 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.51%
#  met1           H         601          10        1380     0.65%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.23%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:50 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.07 (MB), peak = 1597.63 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:50 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.07 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.20 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.20 (MB), peak = 1597.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2788 um.
#Total half perimeter of net bounding box = 4143 um.
#Total wire length on LAYER li1 = 83 um.
#Total wire length on LAYER met1 = 904 um.
#Total wire length on LAYER met2 = 1173 um.
#Total wire length on LAYER met3 = 628 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                34
# met1              115
# met2               19
#-----------------------
#                   168 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.49 (MB)
#Total memory = 1428.64 (MB)
#Peak memory = 1597.63 (MB)
#
#Finished global routing on Mon May  9 03:09:50 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.64 (MB), peak = 1597.63 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2876 um.
#Total half perimeter of net bounding box = 4143 um.
#Total wire length on LAYER li1 = 84 um.
#Total wire length on LAYER met1 = 960 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 641 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                34
# met1              115
# met2               19
#-----------------------
#                   168 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.72 (MB), peak = 1597.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.68 (MB)
#Total memory = 1428.72 (MB)
#Peak memory = 1597.63 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1438.65 (MB), peak = 1597.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.31 (MB), peak = 1597.63 (MB)
#Complete Detail Routing.
#Total wire length = 2881 um.
#Total half perimeter of net bounding box = 4143 um.
#Total wire length on LAYER li1 = 161 um.
#Total wire length on LAYER met1 = 922 um.
#Total wire length on LAYER met2 = 1122 um.
#Total wire length on LAYER met3 = 675 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                29
# met1              117
# met2               33
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.31 (MB)
#Total memory = 1436.03 (MB)
#Peak memory = 1597.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.32 (MB), peak = 1597.63 (MB)
#
#Total wire length = 2881 um.
#Total half perimeter of net bounding box = 4143 um.
#Total wire length on LAYER li1 = 161 um.
#Total wire length on LAYER met1 = 922 um.
#Total wire length on LAYER met2 = 1122 um.
#Total wire length on LAYER met3 = 675 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                29
# met1              117
# met2               33
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2881 um.
#Total half perimeter of net bounding box = 4143 um.
#Total wire length on LAYER li1 = 161 um.
#Total wire length on LAYER met1 = 922 um.
#Total wire length on LAYER met2 = 1122 um.
#Total wire length on LAYER met3 = 675 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                29
# met1              117
# met2               33
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.31 (MB)
#Total memory = 1436.04 (MB)
#Peak memory = 1597.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.07 (MB)
#Total memory = 1433.26 (MB)
#Peak memory = 1597.63 (MB)
#Number of warnings = 12
#Total number of warnings = 467
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:51 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1424.54 (MB), peak = 1597.63 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        182  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 183 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_9.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1735.7M).
#% Begin Load floorplan data ... (date=05/09 03:09:52, mem=1425.8M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1425.8M, current mem=1425.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1425.8M, current mem=1425.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:52 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:52 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 6
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 10
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 19
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 12
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 6
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 18
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 17
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 17
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 13
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 5
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 7
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 11
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 19
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 10
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 13
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 10
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1727.7M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 1 nets
5		: 1 nets
6     -	10	: 16 nets
11    -	15	: 8 nets
16    -	19	: 6 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.571e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.622e+03 (1.18e+03 4.39e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.7M
Iteration  2: Total net bbox = 1.571e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.622e+03 (1.18e+03 4.39e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.7M
Iteration  3: Total net bbox = 5.396e+02 (2.91e+02 2.48e+02)
              Est.  stn bbox = 5.816e+02 (3.05e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.7M
Iteration  4: Total net bbox = 5.428e+02 (2.68e+02 2.75e+02)
              Est.  stn bbox = 5.853e+02 (2.82e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.7M
Iteration  5: Total net bbox = 5.511e+02 (2.59e+02 2.92e+02)
              Est.  stn bbox = 5.952e+02 (2.76e+02 3.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.7M
Iteration  6: Total net bbox = 1.422e+03 (8.94e+02 5.29e+02)
              Est.  stn bbox = 1.525e+03 (9.55e+02 5.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.7M
*** cost = 1.422e+03 (8.94e+02 5.29e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:17 mem=1739.9M) ***
Total net bbox length = 1.425e+03 (8.937e+02 5.311e+02) (ext = 7.187e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.49 um, max move: 194.00 um 
	Max move on inst (BGR_Core/R5/sub1): (263.48, 150.19) --> (79.45, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1739.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.49 um
Max displacement: 194.00 um (Instance: BGR_Core/R5/sub1) (263.482, 150.192) -> (79.45, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.232e+03 (2.226e+03 1.006e+03) (ext = 7.681e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1739.9MB
*** Finished refinePlace (0:01:17 mem=1739.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1727.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.351%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1727.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1727.91 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1727.91 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.91 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1727.91 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.91 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.91 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.168270e+03um, number of vias: 137
[NR-eGR]   met2  (3V) length: 9.400800e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 7.521000e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 8.540000e+01um, number of vias: 0
[NR-eGR] Total length: 2.945850e+03um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1727.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1727.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.93 (MB), peak = 1597.63 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1727.9M, init mem=1727.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1727.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1727.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:53 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vq is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1920.7 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1431.81 (MB), peak = 1597.63 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:53 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.11 (MB), peak = 1597.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.39 (MB), peak = 1597.63 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:53 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1438.39 (MB)
#Peak memory = 1597.63 (MB)
#
#
#Start global routing on Mon May  9 03:09:53 2022
#
#
#Start global routing initialization on Mon May  9 03:09:53 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:53 2022
#
#Start routing resource analysis on Mon May  9 03:09:53 2022
#
#Routing resource analysis is done on Mon May  9 03:09:53 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.49%
#  met1           H         601          10        1380     1.01%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.10%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:53 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.51 (MB), peak = 1597.63 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:53 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.51 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.51 (MB), peak = 1597.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.51 (MB), peak = 1597.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2629 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 14 um.
#Total wire length on LAYER met1 = 1076 um.
#Total wire length on LAYER met2 = 1277 um.
#Total wire length on LAYER met3 = 262 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                38
# met1              120
# met2               10
#-----------------------
#                   168 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.51 (MB)
#Total memory = 1439.89 (MB)
#Peak memory = 1597.63 (MB)
#
#Finished global routing on Mon May  9 03:09:53 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1439.89 (MB), peak = 1597.63 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 64 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2690 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 1107 um.
#Total wire length on LAYER met2 = 1284 um.
#Total wire length on LAYER met3 = 273 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                38
# met1              120
# met2               10
#-----------------------
#                   168 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1439.79 (MB), peak = 1597.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.49 (MB)
#Total memory = 1439.79 (MB)
#Peak memory = 1597.63 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1450.73 (MB), peak = 1608.71 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.84 (MB), peak = 1608.71 (MB)
#Complete Detail Routing.
#Total wire length = 2716 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1090 um.
#Total wire length on LAYER met2 = 1290 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                27
# met1              139
# met2               20
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.76 (MB)
#Total memory = 1448.55 (MB)
#Peak memory = 1608.71 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.84 (MB), peak = 1608.71 (MB)
#
#Total wire length = 2716 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1090 um.
#Total wire length on LAYER met2 = 1290 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                27
# met1              139
# met2               20
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2716 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1090 um.
#Total wire length on LAYER met2 = 1290 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                27
# met1              139
# met2               20
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.76 (MB)
#Total memory = 1448.55 (MB)
#Peak memory = 1608.71 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.18 (MB)
#Total memory = 1445.78 (MB)
#Peak memory = 1608.71 (MB)
#Number of warnings = 12
#Total number of warnings = 482
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:53 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1438.24 (MB), peak = 1608.71 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_10.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1753.5M).
#% Begin Load floorplan data ... (date=05/09 03:09:55, mem=1438.9M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1438.9M, current mem=1438.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1438.9M, current mem=1438.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:55 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:55 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 4
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 5
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 9
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 13
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 9
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 7
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 16
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 17
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 20
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 9
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 20
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 12
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 2
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 18
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 15
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 7
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 12
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 6
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 16
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 6
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 2
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 8
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 13
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 5
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 5
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 14
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 18
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1737.5M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 6 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.669e+03 (1.25e+03 4.19e+02)
              Est.  stn bbox = 1.711e+03 (1.27e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
Iteration  2: Total net bbox = 1.669e+03 (1.25e+03 4.19e+02)
              Est.  stn bbox = 1.711e+03 (1.27e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
Iteration  3: Total net bbox = 5.530e+02 (3.06e+02 2.47e+02)
              Est.  stn bbox = 5.904e+02 (3.19e+02 2.71e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
Iteration  4: Total net bbox = 5.161e+02 (2.57e+02 2.59e+02)
              Est.  stn bbox = 5.539e+02 (2.70e+02 2.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
Iteration  5: Total net bbox = 5.801e+02 (2.46e+02 3.34e+02)
              Est.  stn bbox = 6.232e+02 (2.60e+02 3.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
Iteration  6: Total net bbox = 1.434e+03 (8.81e+02 5.53e+02)
              Est.  stn bbox = 1.535e+03 (9.38e+02 5.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.5M
*** cost = 1.434e+03 (8.81e+02 5.53e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:19 mem=1754.6M) ***
Total net bbox length = 1.436e+03 (8.810e+02 5.549e+02) (ext = 6.972e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 83.52 um, max move: 219.33 um 
	Max move on inst (R17/sub1): (250.41, 29.97) --> (161.28, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1754.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 83.52 um
Max displacement: 219.33 um (Instance: R17/sub1) (250.414, 29.968) -> (161.28, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.722e+03 (2.350e+03 1.371e+03) (ext = 7.284e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1754.6MB
*** Finished refinePlace (0:01:19 mem=1754.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1745.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.331%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.327600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1745.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1745.62 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1745.62 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1745.62 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1745.62 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1745.62 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1745.62 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.090080e+03um, number of vias: 140
[NR-eGR]   met2  (3V) length: 9.974300e+02um, number of vias: 33
[NR-eGR]   met3  (4H) length: 9.319600e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 4.477400e+02um, number of vias: 0
[NR-eGR] Total length: 3.467210e+03um, number of vias: 199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1745.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1745.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.91 (MB), peak = 1608.71 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1745.6M, init mem=1745.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1745.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1745.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:55 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1955.4 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.00 (MB), peak = 1608.71 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:56 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.30 (MB), peak = 1608.71 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.58 (MB), peak = 1608.71 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:56 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1448.58 (MB)
#Peak memory = 1608.71 (MB)
#
#
#Start global routing on Mon May  9 03:09:56 2022
#
#
#Start global routing initialization on Mon May  9 03:09:56 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:56 2022
#
#Start routing resource analysis on Mon May  9 03:09:56 2022
#
#Routing resource analysis is done on Mon May  9 03:09:56 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.72%
#  met1           H         601          10        1380     0.94%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:56 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.63 (MB), peak = 1608.71 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:56 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.63 (MB), peak = 1608.71 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.76 (MB), peak = 1608.71 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.76 (MB), peak = 1608.71 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3105 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 41 um.
#Total wire length on LAYER met1 = 1166 um.
#Total wire length on LAYER met2 = 1511 um.
#Total wire length on LAYER met3 = 386 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.58 (MB)
#Total memory = 1450.16 (MB)
#Peak memory = 1608.71 (MB)
#
#Finished global routing on Mon May  9 03:09:56 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.16 (MB), peak = 1608.71 (MB)
#Start Track Assignment.
#Done with 54 horizontal wires in 1 hboxes and 61 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 41 um.
#Total wire length on LAYER met1 = 1192 um.
#Total wire length on LAYER met2 = 1539 um.
#Total wire length on LAYER met3 = 398 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.12 (MB), peak = 1608.71 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.62 (MB)
#Total memory = 1450.12 (MB)
#Peak memory = 1608.71 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1460.12 (MB), peak = 1620.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.91 (MB), peak = 1620.64 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.70 (MB), peak = 1620.64 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.35 (MB), peak = 1620.64 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.21 (MB), peak = 1620.64 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.27 (MB), peak = 1620.64 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.19 (MB), peak = 1620.64 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.16 (MB), peak = 1620.64 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.98 (MB), peak = 1620.64 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.55 (MB), peak = 1620.64 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.45 (MB), peak = 1620.64 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.42 (MB), peak = 1620.64 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.40 (MB), peak = 1620.64 (MB)
#start 13th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.45 (MB), peak = 1620.64 (MB)
#Complete Detail Routing.
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1118 um.
#Total wire length on LAYER met2 = 1537 um.
#Total wire length on LAYER met3 = 462 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              128
# met2               28
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.04 (MB)
#Total memory = 1457.16 (MB)
#Peak memory = 1620.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.45 (MB), peak = 1620.64 (MB)
#
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1118 um.
#Total wire length on LAYER met2 = 1537 um.
#Total wire length on LAYER met3 = 462 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              128
# met2               28
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1118 um.
#Total wire length on LAYER met2 = 1537 um.
#Total wire length on LAYER met3 = 462 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              128
# met2               28
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.05 (MB)
#Total memory = 1457.17 (MB)
#Peak memory = 1620.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 18.05 (MB)
#Total memory = 1454.39 (MB)
#Peak memory = 1620.64 (MB)
#Number of warnings = 12
#Total number of warnings = 497
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:57 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1446.45 (MB), peak = 1620.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        162  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 163 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_11.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1768.9M).
#% Begin Load floorplan data ... (date=05/09 03:09:58, mem=1447.7M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.7M, current mem=1447.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:09:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1447.7M, current mem=1447.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:09:58 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:09:58 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 10
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 18
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 14
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 5
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 3
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 19
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 18
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 7
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 4
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 15
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 11
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 18
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 18
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 5
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 19
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 11
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 20
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 5
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 5
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 14
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 14
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 20
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1760.9M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 1 nets
5		: 3 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 8 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.536e+03 (1.09e+03 4.51e+02)
              Est.  stn bbox = 1.608e+03 (1.12e+03 4.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.9M
Iteration  2: Total net bbox = 1.536e+03 (1.09e+03 4.51e+02)
              Est.  stn bbox = 1.608e+03 (1.12e+03 4.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.9M
Iteration  3: Total net bbox = 5.053e+02 (2.79e+02 2.26e+02)
              Est.  stn bbox = 5.526e+02 (2.94e+02 2.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.9M
Iteration  4: Total net bbox = 5.896e+02 (2.75e+02 3.15e+02)
              Est.  stn bbox = 6.417e+02 (2.90e+02 3.52e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.9M
Iteration  5: Total net bbox = 6.657e+02 (2.65e+02 4.01e+02)
              Est.  stn bbox = 7.238e+02 (2.80e+02 4.44e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.9M
Iteration  6: Total net bbox = 1.459e+03 (8.52e+02 6.07e+02)
              Est.  stn bbox = 1.577e+03 (9.07e+02 6.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.9M
*** cost = 1.459e+03 (8.52e+02 6.07e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:21 mem=1773.1M) ***
Total net bbox length = 1.460e+03 (8.522e+02 6.081e+02) (ext = 7.145e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.06 um, max move: 185.31 um 
	Max move on inst (BGR_Core/R1/sub1): (266.49, 157.00) --> (84.35, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1773.1MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.06 um
Max displacement: 185.31 um (Instance: BGR_Core/R1/sub1) (266.494, 156.997) -> (84.35, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.984e+03 (1.837e+03 1.147e+03) (ext = 8.225e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1773.1MB
*** Finished refinePlace (0:01:21 mem=1773.1M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1761.1M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.782%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.632000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1761.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1761.12 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1761.12 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1761.12 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1761.12 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1761.12 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1761.12 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.218650e+03um, number of vias: 138
[NR-eGR]   met2  (3V) length: 9.527400e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 3.833800e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 1.760800e+02um, number of vias: 0
[NR-eGR] Total length: 2.730850e+03um, number of vias: 192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1761.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1761.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1447.19 (MB), peak = 1620.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1761.1M, init mem=1761.1M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1761.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1761.1M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:09:59 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1969.91 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.68 (MB), peak = 1620.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:09:59 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1455.01 (MB), peak = 1620.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.29 (MB), peak = 1620.64 (MB)
#
#Finished routing data preparation on Mon May  9 03:09:59 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.12 (MB)
#Total memory = 1457.29 (MB)
#Peak memory = 1620.64 (MB)
#
#
#Start global routing on Mon May  9 03:09:59 2022
#
#
#Start global routing initialization on Mon May  9 03:09:59 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:09:59 2022
#
#Start routing resource analysis on Mon May  9 03:09:59 2022
#
#Routing resource analysis is done on Mon May  9 03:09:59 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.77%
#  met1           H         601          10        1380     1.09%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     4.97%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:09:59 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.74 (MB), peak = 1620.64 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:09:59 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.74 (MB), peak = 1620.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.87 (MB), peak = 1620.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.87 (MB), peak = 1620.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2346 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 938 um.
#Total wire length on LAYER met2 = 1270 um.
#Total wire length on LAYER met3 = 131 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                38
# met1              125
# met2                7
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.05 (MB)
#Total memory = 1459.34 (MB)
#Peak memory = 1620.64 (MB)
#
#Finished global routing on Mon May  9 03:09:59 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.34 (MB), peak = 1620.64 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 68 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2399 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 956 um.
#Total wire length on LAYER met2 = 1292 um.
#Total wire length on LAYER met3 = 141 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                38
# met1              125
# met2                7
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.43 (MB), peak = 1620.64 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.25 (MB)
#Total memory = 1459.43 (MB)
#Peak memory = 1620.64 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1469.59 (MB), peak = 1650.52 (MB)
#Complete Detail Routing.
#Total wire length = 2415 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 850 um.
#Total wire length on LAYER met2 = 1248 um.
#Total wire length on LAYER met3 = 229 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                32
# met1              145
# met2               17
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.88 (MB)
#Total memory = 1467.30 (MB)
#Peak memory = 1650.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.50 (MB), peak = 1650.52 (MB)
#
#Total wire length = 2415 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 850 um.
#Total wire length on LAYER met2 = 1248 um.
#Total wire length on LAYER met3 = 229 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                32
# met1              145
# met2               17
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2415 um.
#Total half perimeter of net bounding box = 3691 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 850 um.
#Total wire length on LAYER met2 = 1248 um.
#Total wire length on LAYER met3 = 229 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                32
# met1              145
# met2               17
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.79 (MB)
#Total memory = 1468.21 (MB)
#Peak memory = 1650.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.81 (MB)
#Total memory = 1465.44 (MB)
#Peak memory = 1650.52 (MB)
#Number of warnings = 12
#Total number of warnings = 512
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:09:59 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1457.64 (MB), peak = 1650.52 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        228  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 229 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_12.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1780.8M).
#% Begin Load floorplan data ... (date=05/09 03:10:01, mem=1458.3M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1458.3M, current mem=1458.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1458.3M, current mem=1458.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:01 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:01 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 5
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 11
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 19
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 19
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 11
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 16
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 4
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 14
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 9
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 7
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 3
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 10
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 6
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 6
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 4
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 19
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 8
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 20
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 20
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 17
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 12
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 5
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 17
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 20
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 12
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 9
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 2
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 10
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1772.8M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 3 nets
5		: 3 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 9 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.678e+03 (1.23e+03 4.51e+02)
              Est.  stn bbox = 1.731e+03 (1.25e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
Iteration  2: Total net bbox = 1.678e+03 (1.23e+03 4.51e+02)
              Est.  stn bbox = 1.731e+03 (1.25e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
Iteration  3: Total net bbox = 5.353e+02 (2.87e+02 2.48e+02)
              Est.  stn bbox = 5.784e+02 (3.00e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
Iteration  4: Total net bbox = 5.646e+02 (2.77e+02 2.88e+02)
              Est.  stn bbox = 6.094e+02 (2.91e+02 3.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
Iteration  5: Total net bbox = 5.907e+02 (2.31e+02 3.60e+02)
              Est.  stn bbox = 6.352e+02 (2.43e+02 3.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
Iteration  6: Total net bbox = 1.403e+03 (8.63e+02 5.39e+02)
              Est.  stn bbox = 1.505e+03 (9.20e+02 5.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.8M
*** cost = 1.403e+03 (8.63e+02 5.39e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:23 mem=1782.0M) ***
Total net bbox length = 1.405e+03 (8.633e+02 5.415e+02) (ext = 6.897e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.39 um, max move: 175.08 um 
	Max move on inst (BGR_Core/R1/sub2): (275.49, 158.57) --> (101.99, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1782.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.39 um
Max displacement: 175.08 um (Instance: BGR_Core/R1/sub2) (275.488, 158.574) -> (101.99, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.007e+03 (2.022e+03 9.854e+02) (ext = 7.529e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1782.0MB
*** Finished refinePlace (0:01:23 mem=1782.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1773.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 28.351%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.575600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1773.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1772.96 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1772.96 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.96 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1772.96 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.96 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.96 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.061550e+03um, number of vias: 128
[NR-eGR]   met2  (3V) length: 7.182300e+02um, number of vias: 34
[NR-eGR]   met3  (4H) length: 6.900000e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.665700e+02um, number of vias: 0
[NR-eGR] Total length: 2.736350e+03um, number of vias: 186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1773.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1773.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.20 (MB), peak = 1650.52 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1773.0M, init mem=1773.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1773.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1773.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:02 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1983.76 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.90 (MB), peak = 1650.52 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:02 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.17 (MB), peak = 1650.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.45 (MB), peak = 1650.52 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:02 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1470.45 (MB)
#Peak memory = 1650.52 (MB)
#
#
#Start global routing on Mon May  9 03:10:02 2022
#
#
#Start global routing initialization on Mon May  9 03:10:02 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:02 2022
#
#Start routing resource analysis on Mon May  9 03:10:02 2022
#
#Routing resource analysis is done on Mon May  9 03:10:02 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.29%
#  met1           H         601          10        1380     1.16%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.29%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:02 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.59 (MB), peak = 1650.52 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:02 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.59 (MB), peak = 1650.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.59 (MB), peak = 1650.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.59 (MB), peak = 1650.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   188.00    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2464 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 987 um.
#Total wire length on LAYER met2 = 1256 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                36
# met1              109
# met2               12
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1471.98 (MB)
#Peak memory = 1650.52 (MB)
#
#Finished global routing on Mon May  9 03:10:02 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.98 (MB), peak = 1650.52 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 11 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2482 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1000 um.
#Total wire length on LAYER met2 = 1247 um.
#Total wire length on LAYER met3 = 228 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                36
# met1              109
# met2               12
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.86 (MB), peak = 1650.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.47 (MB)
#Total memory = 1471.86 (MB)
#Peak memory = 1650.52 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1482.00 (MB), peak = 1650.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.72 (MB), peak = 1650.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.86 (MB), peak = 1650.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.38 (MB), peak = 1650.52 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.16 (MB), peak = 1650.52 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.02 (MB), peak = 1650.52 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.96 (MB), peak = 1650.52 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.85 (MB), peak = 1650.52 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.39 (MB), peak = 1650.52 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.95 (MB), peak = 1650.52 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.93 (MB), peak = 1650.52 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.91 (MB), peak = 1650.52 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.54 (MB), peak = 1650.52 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.49 (MB), peak = 1650.52 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.40 (MB), peak = 1650.52 (MB)
#start 15th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.67 (MB), peak = 1650.52 (MB)
#Complete Detail Routing.
#Total wire length = 2522 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 47 um.
#Total wire length on LAYER met1 = 1031 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 208 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                32
# met1              128
# met2               14
#-----------------------
#                   174 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.53 (MB)
#Total memory = 1477.39 (MB)
#Peak memory = 1650.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.67 (MB), peak = 1650.52 (MB)
#
#Total wire length = 2522 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 47 um.
#Total wire length on LAYER met1 = 1031 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 208 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                32
# met1              128
# met2               14
#-----------------------
#                   174 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2522 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 47 um.
#Total wire length on LAYER met1 = 1031 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 208 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 174
#Up-Via Summary (total 174):
#           
#-----------------------
# li1                32
# met1              128
# met2               14
#-----------------------
#                   174 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.53 (MB)
#Total memory = 1477.39 (MB)
#Peak memory = 1650.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 16.74 (MB)
#Total memory = 1474.62 (MB)
#Peak memory = 1650.52 (MB)
#Number of warnings = 12
#Total number of warnings = 527
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:03 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1467.48 (MB), peak = 1650.52 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        204  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 205 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_13.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1800.8M).
#% Begin Load floorplan data ... (date=05/09 03:10:04, mem=1468.1M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1468.1M, current mem=1468.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1468.1M, current mem=1468.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:04 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:04 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 7
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 15
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 6
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 9
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 3
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 2
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 5
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 13
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 5
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 8
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 3
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 5
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 10
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 9
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 4
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 11
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 13
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 7
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 18
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 5
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 13
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 20
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 7
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 8
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 3
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 7
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1792.8M)" ...
User-set net weight histogram:
3		: 6 nets
4		: 3 nets
5		: 4 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 4 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.779e+03 (1.30e+03 4.77e+02)
              Est.  stn bbox = 1.828e+03 (1.32e+03 5.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
Iteration  2: Total net bbox = 1.779e+03 (1.30e+03 4.77e+02)
              Est.  stn bbox = 1.828e+03 (1.32e+03 5.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
Iteration  3: Total net bbox = 5.185e+02 (2.67e+02 2.51e+02)
              Est.  stn bbox = 5.624e+02 (2.81e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
Iteration  4: Total net bbox = 5.962e+02 (2.89e+02 3.08e+02)
              Est.  stn bbox = 6.438e+02 (3.04e+02 3.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
Iteration  5: Total net bbox = 5.955e+02 (2.80e+02 3.15e+02)
              Est.  stn bbox = 6.470e+02 (3.00e+02 3.47e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
Iteration  6: Total net bbox = 1.498e+03 (9.13e+02 5.85e+02)
              Est.  stn bbox = 1.609e+03 (9.77e+02 6.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1792.8M
*** cost = 1.498e+03 (9.13e+02 5.85e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:25 mem=1805.0M) ***
Total net bbox length = 1.499e+03 (9.131e+02 5.861e+02) (ext = 7.434e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.63 um, max move: 196.53 um 
	Max move on inst (BGR_Core/R4/sub1): (257.27, 156.15) --> (75.53, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1805.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.63 um
Max displacement: 196.53 um (Instance: BGR_Core/R4/sub1) (257.273, 156.152) -> (75.53, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.131e+03 (2.148e+03 9.826e+02) (ext = 8.078e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1805.0MB
*** Finished refinePlace (0:01:25 mem=1805.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1793.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.641400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1793.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1793.00 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1793.00 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1793.00 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1793.00 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1793.00 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1793.00 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.155550e+03um, number of vias: 144
[NR-eGR]   met2  (3V) length: 9.144000e+02um, number of vias: 31
[NR-eGR]   met3  (4H) length: 6.545800e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 1.305400e+02um, number of vias: 0
[NR-eGR] Total length: 2.855070e+03um, number of vias: 197
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1793.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1793.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1465.16 (MB), peak = 1650.52 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1793.0M, init mem=1793.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1793.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1793.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:05 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2000.77 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.99 (MB), peak = 1650.52 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:05 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.27 (MB), peak = 1650.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.55 (MB), peak = 1650.52 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:05 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1475.55 (MB)
#Peak memory = 1650.52 (MB)
#
#
#Start global routing on Mon May  9 03:10:05 2022
#
#
#Start global routing initialization on Mon May  9 03:10:05 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:05 2022
#
#Start routing resource analysis on Mon May  9 03:10:05 2022
#
#Routing resource analysis is done on Mon May  9 03:10:05 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    22.83%
#  met1           H         601          10        1380     1.88%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     4.94%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:05 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.63 (MB), peak = 1650.52 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:05 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.63 (MB), peak = 1650.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.76 (MB), peak = 1650.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.76 (MB), peak = 1650.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2526 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1201 um.
#Total wire length on LAYER met2 = 1194 um.
#Total wire length on LAYER met3 = 131 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 151
#Up-Via Summary (total 151):
#           
#-----------------------
# li1                37
# met1              108
# met2                6
#-----------------------
#                   151 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.61 (MB)
#Total memory = 1477.16 (MB)
#Peak memory = 1650.52 (MB)
#
#Finished global routing on Mon May  9 03:10:05 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.16 (MB), peak = 1650.52 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 56 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2533 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 1206 um.
#Total wire length on LAYER met2 = 1179 um.
#Total wire length on LAYER met3 = 138 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 151
#Up-Via Summary (total 151):
#           
#-----------------------
# li1                37
# met1              108
# met2                6
#-----------------------
#                   151 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.25 (MB), peak = 1650.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.76 (MB)
#Total memory = 1477.25 (MB)
#Peak memory = 1650.52 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1487.44 (MB), peak = 1650.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.20 (MB), peak = 1650.52 (MB)
#Complete Detail Routing.
#Total wire length = 2635 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 67 um.
#Total wire length on LAYER met1 = 1278 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 98 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                36
# met1              135
# met2                4
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.67 (MB)
#Total memory = 1484.92 (MB)
#Peak memory = 1650.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.20 (MB), peak = 1650.52 (MB)
#
#Total wire length = 2635 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 67 um.
#Total wire length on LAYER met1 = 1278 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 98 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                36
# met1              135
# met2                4
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2635 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 67 um.
#Total wire length on LAYER met1 = 1278 um.
#Total wire length on LAYER met2 = 1192 um.
#Total wire length on LAYER met3 = 98 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                36
# met1              135
# met2                4
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.67 (MB)
#Total memory = 1484.92 (MB)
#Peak memory = 1650.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.52 (MB)
#Total memory = 1482.14 (MB)
#Peak memory = 1650.52 (MB)
#Number of warnings = 12
#Total number of warnings = 542
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:05 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1474.19 (MB), peak = 1650.52 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        216  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 217 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_14.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1814.6M).
#% Begin Load floorplan data ... (date=05/09 03:10:07, mem=1475.4M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1475.4M, current mem=1475.4M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1475.4M, current mem=1475.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:07 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:07 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 14
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 9
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 16
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 8
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 20
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 14
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 9
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 7
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 7
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 9
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 15
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 18
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 16
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 10
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 8
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 12
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 3
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 11
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 4
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 15
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 9
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 14
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 12
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 5
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1806.6M)" ...
User-set net weight histogram:
3		: 5 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 13 nets
11    -	15	: 8 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.575e+03 (1.15e+03 4.27e+02)
              Est.  stn bbox = 1.621e+03 (1.17e+03 4.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1806.6M
Iteration  2: Total net bbox = 1.575e+03 (1.15e+03 4.27e+02)
              Est.  stn bbox = 1.621e+03 (1.17e+03 4.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1806.6M
Iteration  3: Total net bbox = 5.546e+02 (2.92e+02 2.63e+02)
              Est.  stn bbox = 5.923e+02 (3.04e+02 2.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1806.6M
Iteration  4: Total net bbox = 5.377e+02 (2.60e+02 2.77e+02)
              Est.  stn bbox = 5.753e+02 (2.73e+02 3.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1806.6M
Iteration  5: Total net bbox = 6.241e+02 (2.88e+02 3.36e+02)
              Est.  stn bbox = 6.670e+02 (3.06e+02 3.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1806.6M
Iteration  6: Total net bbox = 1.431e+03 (9.14e+02 5.17e+02)
              Est.  stn bbox = 1.531e+03 (9.75e+02 5.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1806.6M
*** cost = 1.431e+03 (9.14e+02 5.17e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:27 mem=1815.8M) ***
Total net bbox length = 1.433e+03 (9.139e+02 5.195e+02) (ext = 6.933e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.88 um, max move: 184.84 um 
	Max move on inst (BGR_Core/R2/sub2): (275.35, 145.99) --> (95.13, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1815.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.88 um
Max displacement: 184.84 um (Instance: BGR_Core/R2/sub2) (275.35, 145.985) -> (95.13, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.434e+03 (2.215e+03 1.219e+03) (ext = 8.038e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1815.8MB
*** Finished refinePlace (0:01:27 mem=1815.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1806.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.762%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1806.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1806.79 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1806.79 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1806.79 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1806.79 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1806.79 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1806.79 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.706000e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 8.643700e+02um, number of vias: 32
[NR-eGR]   met3  (4H) length: 9.163200e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 3.495300e+02um, number of vias: 0
[NR-eGR] Total length: 3.100820e+03um, number of vias: 186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1806.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1806.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.41 (MB), peak = 1650.52 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1806.8M, init mem=1806.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1806.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1806.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:07 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1995.56 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.99 (MB), peak = 1650.52 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:08 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1485.30 (MB), peak = 1650.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.59 (MB), peak = 1650.52 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:08 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1487.59 (MB)
#Peak memory = 1650.52 (MB)
#
#
#Start global routing on Mon May  9 03:10:08 2022
#
#
#Start global routing initialization on Mon May  9 03:10:08 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:08 2022
#
#Start routing resource analysis on Mon May  9 03:10:08 2022
#
#Routing resource analysis is done on Mon May  9 03:10:08 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.91%
#  met1           H         601          10        1380     1.45%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.07%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.71 (MB), peak = 1650.52 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.71 (MB), peak = 1650.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.71 (MB), peak = 1650.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.71 (MB), peak = 1650.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2864 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1325 um.
#Total wire length on LAYER met2 = 1387 um.
#Total wire length on LAYER met3 = 145 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 148
#Up-Via Summary (total 148):
#           
#-----------------------
# li1                33
# met1              109
# met2                6
#-----------------------
#                   148 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.51 (MB)
#Total memory = 1489.10 (MB)
#Peak memory = 1650.52 (MB)
#
#Finished global routing on Mon May  9 03:10:08 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.10 (MB), peak = 1650.52 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2930 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1353 um.
#Total wire length on LAYER met2 = 1412 um.
#Total wire length on LAYER met3 = 154 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 148
#Up-Via Summary (total 148):
#           
#-----------------------
# li1                33
# met1              109
# met2                6
#-----------------------
#                   148 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.04 (MB), peak = 1650.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.55 (MB)
#Total memory = 1489.04 (MB)
#Peak memory = 1650.52 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1500.58 (MB), peak = 1662.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1500.27 (MB), peak = 1662.59 (MB)
#Complete Detail Routing.
#Total wire length = 2979 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 52 um.
#Total wire length on LAYER met1 = 1348 um.
#Total wire length on LAYER met2 = 1396 um.
#Total wire length on LAYER met3 = 183 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                24
# met1              136
# met2               10
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.95 (MB)
#Total memory = 1497.99 (MB)
#Peak memory = 1662.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1500.27 (MB), peak = 1662.59 (MB)
#
#Total wire length = 2979 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 52 um.
#Total wire length on LAYER met1 = 1348 um.
#Total wire length on LAYER met2 = 1396 um.
#Total wire length on LAYER met3 = 183 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                24
# met1              136
# met2               10
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2979 um.
#Total half perimeter of net bounding box = 4138 um.
#Total wire length on LAYER li1 = 52 um.
#Total wire length on LAYER met1 = 1348 um.
#Total wire length on LAYER met2 = 1396 um.
#Total wire length on LAYER met3 = 183 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                24
# met1              136
# met2               10
#-----------------------
#                   170 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.95 (MB)
#Total memory = 1497.99 (MB)
#Peak memory = 1662.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.17 (MB)
#Total memory = 1495.22 (MB)
#Peak memory = 1662.59 (MB)
#Number of warnings = 12
#Total number of warnings = 557
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:08 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1486.25 (MB), peak = 1662.59 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        222  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 223 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_15.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1833.5M).
#% Begin Load floorplan data ... (date=05/09 03:10:10, mem=1487.5M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1487.5M, current mem=1487.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1487.5M, current mem=1487.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:10 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:10 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 14
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 2
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 4
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 13
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 11
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 9
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 7
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 14
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 18
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 11
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 3
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 14
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 13
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 17
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 2
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 11
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 18
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 18
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 12
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 14
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 10
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 8
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 20
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 9
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1817.5M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 8 nets
11    -	15	: 12 nets
16    -	19	: 7 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.567e+03 (1.16e+03 4.09e+02)
              Est.  stn bbox = 1.607e+03 (1.18e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1817.5M
Iteration  2: Total net bbox = 1.567e+03 (1.16e+03 4.09e+02)
              Est.  stn bbox = 1.607e+03 (1.18e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1817.5M
Iteration  3: Total net bbox = 5.133e+02 (2.61e+02 2.52e+02)
              Est.  stn bbox = 5.493e+02 (2.73e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1817.5M
Iteration  4: Total net bbox = 5.120e+02 (2.57e+02 2.55e+02)
              Est.  stn bbox = 5.474e+02 (2.70e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1817.5M
Iteration  5: Total net bbox = 5.571e+02 (2.55e+02 3.02e+02)
              Est.  stn bbox = 5.972e+02 (2.69e+02 3.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1817.5M
Iteration  6: Total net bbox = 1.447e+03 (8.87e+02 5.61e+02)
              Est.  stn bbox = 1.546e+03 (9.45e+02 6.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1817.5M
*** cost = 1.447e+03 (8.87e+02 5.61e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:29 mem=1826.6M) ***
Total net bbox length = 1.449e+03 (8.867e+02 5.626e+02) (ext = 7.131e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.44 um, max move: 214.43 um 
	Max move on inst (R20/sub2): (250.28, 35.35) --> (123.06, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.44 um
Max displacement: 214.43 um (Instance: R20/sub2) (250.28, 35.347) -> (123.06, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.861e+03 (2.577e+03 1.284e+03) (ext = 8.004e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.6MB
*** Finished refinePlace (0:01:29 mem=1826.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1817.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.488%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.355800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1817.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1817.64 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1817.64 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.64 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1817.64 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.042100e+03um, number of vias: 126
[NR-eGR]   met2  (3V) length: 9.807200e+02um, number of vias: 40
[NR-eGR]   met3  (4H) length: 1.200600e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 3.117100e+02um, number of vias: 0
[NR-eGR] Total length: 3.535130e+03um, number of vias: 194
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1817.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1817.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1485.34 (MB), peak = 1662.59 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1817.6M, init mem=1817.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1817.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1817.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:10 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2026.42 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.95 (MB), peak = 1662.59 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1493.27 (MB), peak = 1662.59 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1495.55 (MB), peak = 1662.59 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:10 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1495.55 (MB)
#Peak memory = 1662.59 (MB)
#
#
#Start global routing on Mon May  9 03:10:10 2022
#
#
#Start global routing initialization on Mon May  9 03:10:10 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:10 2022
#
#Start routing resource analysis on Mon May  9 03:10:10 2022
#
#Routing resource analysis is done on Mon May  9 03:10:10 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.00%
#  met1           H         600          11        1380     0.43%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.09%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.64 (MB), peak = 1662.59 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.64 (MB), peak = 1662.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.77 (MB), peak = 1662.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.77 (MB), peak = 1662.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   188.00    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3305 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1525 um.
#Total wire length on LAYER met2 = 1436 um.
#Total wire length on LAYER met3 = 345 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                34
# met1              120
# met2               13
#-----------------------
#                   167 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.63 (MB)
#Total memory = 1497.18 (MB)
#Peak memory = 1662.59 (MB)
#
#Finished global routing on Mon May  9 03:10:10 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.18 (MB), peak = 1662.59 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3355 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 1 um.
#Total wire length on LAYER met1 = 1552 um.
#Total wire length on LAYER met2 = 1457 um.
#Total wire length on LAYER met3 = 346 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                34
# met1              120
# met2               13
#-----------------------
#                   167 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.25 (MB), peak = 1662.59 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.80 (MB)
#Total memory = 1497.25 (MB)
#Peak memory = 1662.59 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1508.05 (MB), peak = 1671.45 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1507.54 (MB), peak = 1671.45 (MB)
#Complete Detail Routing.
#Total wire length = 3403 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 44 um.
#Total wire length on LAYER met1 = 1507 um.
#Total wire length on LAYER met2 = 1440 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                20
# met1              134
# met2               29
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.01 (MB)
#Total memory = 1505.25 (MB)
#Peak memory = 1671.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1507.54 (MB), peak = 1671.45 (MB)
#
#Total wire length = 3403 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 44 um.
#Total wire length on LAYER met1 = 1507 um.
#Total wire length on LAYER met2 = 1440 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                20
# met1              134
# met2               29
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3403 um.
#Total half perimeter of net bounding box = 4544 um.
#Total wire length on LAYER li1 = 44 um.
#Total wire length on LAYER met1 = 1507 um.
#Total wire length on LAYER met2 = 1440 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                20
# met1              134
# met2               29
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.01 (MB)
#Total memory = 1505.25 (MB)
#Peak memory = 1671.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.70 (MB)
#Total memory = 1502.48 (MB)
#Peak memory = 1671.45 (MB)
#Number of warnings = 12
#Total number of warnings = 572
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:11 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1493.87 (MB), peak = 1671.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        190  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 191 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_16.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1838.2M).
#% Begin Load floorplan data ... (date=05/09 03:10:13, mem=1494.5M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.5M, current mem=1494.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1494.5M, current mem=1494.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:13 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:13 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 8
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 9
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 12
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 12
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 6
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 11
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 18
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 9
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 6
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 2
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 6
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 13
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 14
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 18
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 20
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 4
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 18
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 4
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 15
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 8
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 11
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 19
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 15
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 17
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 14
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 20
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 2
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 11
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1830.2M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 7 nets
11    -	15	: 11 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.612e+03 (1.16e+03 4.52e+02)
              Est.  stn bbox = 1.679e+03 (1.19e+03 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.2M
Iteration  2: Total net bbox = 1.612e+03 (1.16e+03 4.52e+02)
              Est.  stn bbox = 1.679e+03 (1.19e+03 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.2M
Iteration  3: Total net bbox = 5.091e+02 (2.83e+02 2.26e+02)
              Est.  stn bbox = 5.565e+02 (2.98e+02 2.58e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.2M
Iteration  4: Total net bbox = 5.678e+02 (2.68e+02 2.99e+02)
              Est.  stn bbox = 6.157e+02 (2.83e+02 3.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.2M
Iteration  5: Total net bbox = 6.672e+02 (2.85e+02 3.82e+02)
              Est.  stn bbox = 7.252e+02 (3.03e+02 4.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.2M
Iteration  6: Total net bbox = 1.438e+03 (8.49e+02 5.89e+02)
              Est.  stn bbox = 1.553e+03 (9.05e+02 6.48e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1830.2M
*** cost = 1.438e+03 (8.49e+02 5.89e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:31 mem=1842.4M) ***
Total net bbox length = 1.440e+03 (8.491e+02 5.907e+02) (ext = 7.064e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 74.25 um, max move: 193.47 um 
	Max move on inst (BGR_Core/R5/sub1): (258.92, 141.26) --> (84.35, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1842.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 74.25 um
Max displacement: 193.47 um (Instance: BGR_Core/R5/sub1) (258.915, 141.258) -> (84.35, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.124e+03 (1.799e+03 1.325e+03) (ext = 7.373e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1842.4MB
*** Finished refinePlace (0:01:31 mem=1842.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1830.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.017%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.829400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1830.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1830.39 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1830.39 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1830.39 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1830.39 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1830.39 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1830.39 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.431300e+02um, number of vias: 131
[NR-eGR]   met2  (3V) length: 8.868600e+02um, number of vias: 31
[NR-eGR]   met3  (4H) length: 7.231200e+02um, number of vias: 23
[NR-eGR]   met4  (5V) length: 4.380100e+02um, number of vias: 0
[NR-eGR] Total length: 2.891120e+03um, number of vias: 195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1830.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1830.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1494.56 (MB), peak = 1671.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1830.4M, init mem=1830.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1830.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1830.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:13 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2020.17 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1500.28 (MB), peak = 1671.45 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.57 (MB), peak = 1671.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.85 (MB), peak = 1671.45 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:13 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1506.85 (MB)
#Peak memory = 1671.45 (MB)
#
#
#Start global routing on Mon May  9 03:10:13 2022
#
#
#Start global routing initialization on Mon May  9 03:10:13 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:13 2022
#
#Start routing resource analysis on Mon May  9 03:10:13 2022
#
#Routing resource analysis is done on Mon May  9 03:10:13 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.20%
#  met1           H         601          10        1380     1.09%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.06%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:13 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.97 (MB), peak = 1671.45 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:13 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.97 (MB), peak = 1671.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.97 (MB), peak = 1671.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.97 (MB), peak = 1671.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2505 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 918 um.
#Total wire length on LAYER met2 = 1422 um.
#Total wire length on LAYER met3 = 166 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                33
# met1              124
# met2                6
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.51 (MB)
#Total memory = 1508.36 (MB)
#Peak memory = 1671.45 (MB)
#
#Finished global routing on Mon May  9 03:10:13 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.36 (MB), peak = 1671.45 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 66 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2575 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 4 um.
#Total wire length on LAYER met1 = 957 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 176 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                33
# met1              124
# met2                6
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.26 (MB), peak = 1671.45 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.49 (MB)
#Total memory = 1508.26 (MB)
#Peak memory = 1671.45 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1518.46 (MB), peak = 1671.45 (MB)
#Complete Detail Routing.
#Total wire length = 2576 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 908 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 245 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                23
# met1              128
# met2               24
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.92 (MB)
#Total memory = 1516.18 (MB)
#Peak memory = 1671.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1518.46 (MB), peak = 1671.45 (MB)
#
#Total wire length = 2576 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 908 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 245 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                23
# met1              128
# met2               24
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2576 um.
#Total half perimeter of net bounding box = 3852 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 908 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 245 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                23
# met1              128
# met2               24
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.92 (MB)
#Total memory = 1516.18 (MB)
#Peak memory = 1671.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.19 (MB)
#Total memory = 1513.41 (MB)
#Peak memory = 1671.45 (MB)
#Number of warnings = 12
#Total number of warnings = 587
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:14 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1506.27 (MB), peak = 1671.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        216  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 217 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_17.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1847.5M).
#% Begin Load floorplan data ... (date=05/09 03:10:15, mem=1506.9M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.9M, current mem=1506.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1506.9M, current mem=1506.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:15 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:15 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 8
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 11
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 2
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 6
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 10
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 17
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 13
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 4
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 12
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 6
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 8
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 20
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 15
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 13
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 11
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 13
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 4
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 4
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 18
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 20
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 3
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 6
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 15
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 14
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 17
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 12
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 3
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 11
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1839.5M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 14 nets
16    -	19	: 6 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.663e+03 (1.24e+03 4.22e+02)
              Est.  stn bbox = 1.705e+03 (1.26e+03 4.42e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.5M
Iteration  2: Total net bbox = 1.663e+03 (1.24e+03 4.22e+02)
              Est.  stn bbox = 1.705e+03 (1.26e+03 4.42e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.5M
Iteration  3: Total net bbox = 5.098e+02 (2.54e+02 2.56e+02)
              Est.  stn bbox = 5.461e+02 (2.67e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.5M
Iteration  4: Total net bbox = 5.304e+02 (2.60e+02 2.71e+02)
              Est.  stn bbox = 5.672e+02 (2.73e+02 2.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.5M
Iteration  5: Total net bbox = 6.121e+02 (2.54e+02 3.58e+02)
              Est.  stn bbox = 6.545e+02 (2.68e+02 3.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.5M
Iteration  6: Total net bbox = 1.426e+03 (8.83e+02 5.42e+02)
              Est.  stn bbox = 1.525e+03 (9.40e+02 5.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.5M
*** cost = 1.426e+03 (8.83e+02 5.42e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:33 mem=1851.8M) ***
Total net bbox length = 1.428e+03 (8.835e+02 5.448e+02) (ext = 6.940e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 81.63 um, max move: 199.22 um 
	Max move on inst (BGR_Core/R2/sub1): (269.76, 160.37) --> (108.36, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1851.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 81.63 um
Max displacement: 199.22 um (Instance: BGR_Core/R2/sub1) (269.763, 160.374) -> (108.36, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 4.096e+03 (2.762e+03 1.334e+03) (ext = 7.769e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1851.8MB
*** Finished refinePlace (0:01:33 mem=1851.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1839.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.841%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.581400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1839.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1839.75 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1839.75 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.75 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1839.75 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.75 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.75 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.348610e+03um, number of vias: 138
[NR-eGR]   met2  (3V) length: 1.041970e+03um, number of vias: 29
[NR-eGR]   met3  (4H) length: 1.084680e+03um, number of vias: 16
[NR-eGR]   met4  (5V) length: 3.416000e+02um, number of vias: 0
[NR-eGR] Total length: 3.816860e+03um, number of vias: 193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1839.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1839.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.43 (MB), peak = 1671.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1839.8M, init mem=1839.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1839.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1839.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:16 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2049.54 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.16 (MB), peak = 1671.45 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:16 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.45 (MB), peak = 1671.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.73 (MB), peak = 1671.45 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:16 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1514.73 (MB)
#Peak memory = 1671.45 (MB)
#
#
#Start global routing on Mon May  9 03:10:16 2022
#
#
#Start global routing initialization on Mon May  9 03:10:16 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:16 2022
#
#Start routing resource analysis on Mon May  9 03:10:16 2022
#
#Routing resource analysis is done on Mon May  9 03:10:16 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.51%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.09%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:16 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.80 (MB), peak = 1671.45 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:16 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.80 (MB), peak = 1671.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.93 (MB), peak = 1671.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.93 (MB), peak = 1671.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3471 um.
#Total half perimeter of net bounding box = 4689 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1525 um.
#Total wire length on LAYER met2 = 1636 um.
#Total wire length on LAYER met3 = 310 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 156
#Up-Via Summary (total 156):
#           
#-----------------------
# li1                34
# met1              114
# met2                8
#-----------------------
#                   156 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.61 (MB)
#Total memory = 1516.33 (MB)
#Peak memory = 1671.45 (MB)
#
#Finished global routing on Mon May  9 03:10:16 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.33 (MB), peak = 1671.45 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 65 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3528 um.
#Total half perimeter of net bounding box = 4689 um.
#Total wire length on LAYER li1 = 4 um.
#Total wire length on LAYER met1 = 1545 um.
#Total wire length on LAYER met2 = 1658 um.
#Total wire length on LAYER met3 = 321 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 156
#Up-Via Summary (total 156):
#           
#-----------------------
# li1                34
# met1              114
# met2                8
#-----------------------
#                   156 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.38 (MB), peak = 1671.45 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.71 (MB)
#Total memory = 1516.38 (MB)
#Peak memory = 1671.45 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1526.70 (MB), peak = 1671.45 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.03 (MB), peak = 1671.45 (MB)
#Complete Detail Routing.
#Total wire length = 3607 um.
#Total half perimeter of net bounding box = 4689 um.
#Total wire length on LAYER li1 = 96 um.
#Total wire length on LAYER met1 = 1605 um.
#Total wire length on LAYER met2 = 1601 um.
#Total wire length on LAYER met3 = 305 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                36
# met1              131
# met2               10
#-----------------------
#                   177 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.37 (MB)
#Total memory = 1523.75 (MB)
#Peak memory = 1671.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.03 (MB), peak = 1671.45 (MB)
#
#Total wire length = 3607 um.
#Total half perimeter of net bounding box = 4689 um.
#Total wire length on LAYER li1 = 96 um.
#Total wire length on LAYER met1 = 1605 um.
#Total wire length on LAYER met2 = 1601 um.
#Total wire length on LAYER met3 = 305 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                36
# met1              131
# met2               10
#-----------------------
#                   177 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3607 um.
#Total half perimeter of net bounding box = 4689 um.
#Total wire length on LAYER li1 = 96 um.
#Total wire length on LAYER met1 = 1605 um.
#Total wire length on LAYER met2 = 1601 um.
#Total wire length on LAYER met3 = 305 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 177
#Up-Via Summary (total 177):
#           
#-----------------------
# li1                36
# met1              131
# met2               10
#-----------------------
#                   177 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.37 (MB)
#Total memory = 1523.75 (MB)
#Peak memory = 1671.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.08 (MB)
#Total memory = 1520.97 (MB)
#Peak memory = 1671.45 (MB)
#Number of warnings = 12
#Total number of warnings = 602
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:16 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1513.38 (MB), peak = 1671.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        176  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 177 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_18.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1859.6M).
#% Begin Load floorplan data ... (date=05/09 03:10:18, mem=1514.0M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1514.0M, current mem=1514.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.0M, current mem=1514.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:18 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:18 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 20
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 13
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 4
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 8
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 13
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 10
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 9
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 17
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 13
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 17
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 6
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 7
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 17
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 3
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 15
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 4
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 5
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 17
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 19
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 19
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 9
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 17
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 9
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1851.6M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 3 nets
5		: 2 nets
6     -	10	: 13 nets
11    -	15	: 9 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.527e+03 (1.12e+03 4.03e+02)
              Est.  stn bbox = 1.570e+03 (1.15e+03 4.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.6M
Iteration  2: Total net bbox = 1.527e+03 (1.12e+03 4.03e+02)
              Est.  stn bbox = 1.570e+03 (1.15e+03 4.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.6M
Iteration  3: Total net bbox = 5.097e+02 (2.58e+02 2.52e+02)
              Est.  stn bbox = 5.459e+02 (2.71e+02 2.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.6M
Iteration  4: Total net bbox = 5.077e+02 (2.54e+02 2.53e+02)
              Est.  stn bbox = 5.432e+02 (2.67e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.6M
Iteration  5: Total net bbox = 6.527e+02 (3.30e+02 3.23e+02)
              Est.  stn bbox = 6.949e+02 (3.42e+02 3.52e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.6M
Iteration  6: Total net bbox = 1.473e+03 (9.51e+02 5.22e+02)
              Est.  stn bbox = 1.568e+03 (1.01e+03 5.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.6M
*** cost = 1.473e+03 (9.51e+02 5.22e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:34 mem=1860.8M) ***
Total net bbox length = 1.475e+03 (9.511e+02 5.243e+02) (ext = 6.614e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 78.56 um, max move: 197.49 um 
	Max move on inst (BGR_Core/R7/sub1): (194.63, 43.48) --> (275.45, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1860.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 78.56 um
Max displacement: 197.49 um (Instance: BGR_Core/R7/sub1) (194.634, 43.483) -> (275.45, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.931e+03 (1.819e+03 1.112e+03) (ext = 8.301e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1860.8MB
*** Finished refinePlace (0:01:34 mem=1860.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1851.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.154%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.397000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1851.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1851.78 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1851.78 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1851.78 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1851.78 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1851.78 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1851.78 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.048880e+03um, number of vias: 123
[NR-eGR]   met2  (3V) length: 8.976200e+02um, number of vias: 20
[NR-eGR]   met3  (4H) length: 4.604600e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.823900e+02um, number of vias: 0
[NR-eGR] Total length: 2.589350e+03um, number of vias: 163
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1851.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1851.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.78 (MB), peak = 1671.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1851.8M, init mem=1851.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1851.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1851.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:19 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2062.56 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.55 (MB), peak = 1671.45 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:19 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.84 (MB), peak = 1671.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.12 (MB), peak = 1671.45 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:19 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1524.12 (MB)
#Peak memory = 1671.45 (MB)
#
#
#Start global routing on Mon May  9 03:10:19 2022
#
#
#Start global routing initialization on Mon May  9 03:10:19 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:19 2022
#
#Start routing resource analysis on Mon May  9 03:10:19 2022
#
#Routing resource analysis is done on Mon May  9 03:10:19 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.42%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.13%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:19 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.22 (MB), peak = 1671.45 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:19 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.22 (MB), peak = 1671.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.22 (MB), peak = 1671.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.22 (MB), peak = 1671.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2519 um.
#Total half perimeter of net bounding box = 3716 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1021 um.
#Total wire length on LAYER met2 = 1339 um.
#Total wire length on LAYER met3 = 159 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                37
# met1              113
# met2               10
#-----------------------
#                   160 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 1525.62 (MB)
#Peak memory = 1671.45 (MB)
#
#Finished global routing on Mon May  9 03:10:19 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.62 (MB), peak = 1671.45 (MB)
#Start Track Assignment.
#Done with 54 horizontal wires in 1 hboxes and 62 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2567 um.
#Total half perimeter of net bounding box = 3716 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1042 um.
#Total wire length on LAYER met2 = 1350 um.
#Total wire length on LAYER met3 = 163 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                37
# met1              113
# met2               10
#-----------------------
#                   160 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.51 (MB), peak = 1671.45 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.47 (MB)
#Total memory = 1525.51 (MB)
#Peak memory = 1671.45 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1535.10 (MB), peak = 1679.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.34 (MB), peak = 1679.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.46 (MB), peak = 1679.66 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.17 (MB), peak = 1679.66 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.84 (MB), peak = 1679.66 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.88 (MB), peak = 1679.66 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.69 (MB), peak = 1679.66 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.70 (MB), peak = 1679.66 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.51 (MB), peak = 1679.66 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.29 (MB), peak = 1679.66 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.02 (MB), peak = 1679.66 (MB)
#Complete Detail Routing.
#Total wire length = 2553 um.
#Total half perimeter of net bounding box = 3716 um.
#Total wire length on LAYER li1 = 75 um.
#Total wire length on LAYER met1 = 999 um.
#Total wire length on LAYER met2 = 1289 um.
#Total wire length on LAYER met3 = 191 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 189
#Up-Via Summary (total 189):
#           
#-----------------------
# li1                33
# met1              132
# met2               24
#-----------------------
#                   189 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.23 (MB)
#Total memory = 1532.74 (MB)
#Peak memory = 1679.66 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.02 (MB), peak = 1679.66 (MB)
#
#Total wire length = 2553 um.
#Total half perimeter of net bounding box = 3716 um.
#Total wire length on LAYER li1 = 75 um.
#Total wire length on LAYER met1 = 999 um.
#Total wire length on LAYER met2 = 1289 um.
#Total wire length on LAYER met3 = 191 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 189
#Up-Via Summary (total 189):
#           
#-----------------------
# li1                33
# met1              132
# met2               24
#-----------------------
#                   189 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2553 um.
#Total half perimeter of net bounding box = 3716 um.
#Total wire length on LAYER li1 = 75 um.
#Total wire length on LAYER met1 = 999 um.
#Total wire length on LAYER met2 = 1289 um.
#Total wire length on LAYER met3 = 191 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 189
#Up-Via Summary (total 189):
#           
#-----------------------
# li1                33
# met1              132
# met2               24
#-----------------------
#                   189 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.23 (MB)
#Total memory = 1532.74 (MB)
#Peak memory = 1679.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 16.48 (MB)
#Total memory = 1529.96 (MB)
#Peak memory = 1679.66 (MB)
#Number of warnings = 12
#Total number of warnings = 617
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:20 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1522.67 (MB), peak = 1679.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        226  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 227 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_1_19.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1875.8M).
#% Begin Load floorplan data ... (date=05/09 03:10:27, mem=1523.9M)
*info: reset 54 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.9M, current mem=1523.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1523.9M, current mem=1523.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:27 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:27 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 9
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1867.8M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.8M
Iteration  2: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.8M
Iteration  3: Total net bbox = 5.305e+02 (2.74e+02 2.56e+02)
              Est.  stn bbox = 5.667e+02 (2.87e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.8M
Iteration  4: Total net bbox = 5.163e+02 (2.58e+02 2.58e+02)
              Est.  stn bbox = 5.519e+02 (2.71e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.8M
Iteration  5: Total net bbox = 6.303e+02 (2.75e+02 3.56e+02)
              Est.  stn bbox = 6.701e+02 (2.88e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.8M
Iteration  6: Total net bbox = 1.481e+03 (9.03e+02 5.78e+02)
              Est.  stn bbox = 1.575e+03 (9.59e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1867.8M
*** cost = 1.481e+03 (9.03e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:36 mem=1876.9M) ***
Total net bbox length = 1.483e+03 (9.028e+02 5.800e+02) (ext = 7.083e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.47 um, max move: 217.68 um 
	Max move on inst (R20/sub1): (256.74, 47.74) --> (151.48, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1876.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.47 um
Max displacement: 217.68 um (Instance: R20/sub1) (256.743, 47.743) -> (151.48, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.809e+03 (2.432e+03 1.377e+03) (ext = 6.808e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1876.9MB
*** Finished refinePlace (0:01:36 mem=1876.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1867.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.233%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.337000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1867.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1867.94 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1867.94 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1867.94 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1867.94 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1867.94 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1867.94 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.992600e+02um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.351400e+02um, number of vias: 39
[NR-eGR]   met3  (4H) length: 1.201760e+03um, number of vias: 23
[NR-eGR]   met4  (5V) length: 5.300900e+02um, number of vias: 0
[NR-eGR] Total length: 3.466250e+03um, number of vias: 201
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1867.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1867.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.63 (MB), peak = 1679.66 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1867.9M, init mem=1867.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1867.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1867.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:27 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2057.7 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.96 (MB), peak = 1679.66 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:27 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1529.28 (MB), peak = 1679.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1531.56 (MB), peak = 1679.66 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:27 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1531.56 (MB)
#Peak memory = 1679.66 (MB)
#
#
#Start global routing on Mon May  9 03:10:27 2022
#
#
#Start global routing initialization on Mon May  9 03:10:27 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:27 2022
#
#Start routing resource analysis on Mon May  9 03:10:27 2022
#
#Routing resource analysis is done on Mon May  9 03:10:28 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.42%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.13%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:28 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.64 (MB), peak = 1679.66 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:28 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.64 (MB), peak = 1679.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.77 (MB), peak = 1679.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.77 (MB), peak = 1679.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3333 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1477 um.
#Total wire length on LAYER met3 = 310 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.62 (MB)
#Total memory = 1533.18 (MB)
#Peak memory = 1679.66 (MB)
#
#Finished global routing on Mon May  9 03:10:28 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.18 (MB), peak = 1679.66 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3341 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1538 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 313 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.23 (MB), peak = 1679.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.77 (MB)
#Total memory = 1533.23 (MB)
#Peak memory = 1679.66 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1543.03 (MB), peak = 1688.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1543.15 (MB), peak = 1688.27 (MB)
#Complete Detail Routing.
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.64 (MB)
#Total memory = 1540.87 (MB)
#Peak memory = 1688.27 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1543.15 (MB), peak = 1688.27 (MB)
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.64 (MB)
#Total memory = 1540.87 (MB)
#Peak memory = 1688.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.03 (MB)
#Total memory = 1538.10 (MB)
#Peak memory = 1688.27 (MB)
#Number of warnings = 12
#Total number of warnings = 632
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:28 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1529.81 (MB), peak = 1688.27 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        232  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 233 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1885.3M).
#% Begin Load floorplan data ... (date=05/09 03:10:30, mem=1531.0M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1531.0M, current mem=1531.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1531.0M, current mem=1531.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:30 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:30 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1877.3M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1877.3M
Iteration  2: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1877.3M
Iteration  3: Total net bbox = 5.305e+02 (2.74e+02 2.56e+02)
              Est.  stn bbox = 5.667e+02 (2.87e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1877.3M
Iteration  4: Total net bbox = 5.163e+02 (2.58e+02 2.58e+02)
              Est.  stn bbox = 5.519e+02 (2.71e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1877.3M
Iteration  5: Total net bbox = 6.303e+02 (2.75e+02 3.56e+02)
              Est.  stn bbox = 6.701e+02 (2.88e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1877.3M
Iteration  6: Total net bbox = 1.481e+03 (9.03e+02 5.78e+02)
              Est.  stn bbox = 1.575e+03 (9.59e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1877.3M
*** cost = 1.481e+03 (9.03e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:38 mem=1886.5M) ***
Total net bbox length = 1.483e+03 (9.028e+02 5.800e+02) (ext = 7.083e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.47 um, max move: 217.68 um 
	Max move on inst (R20/sub1): (256.74, 47.74) --> (151.48, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1886.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.47 um
Max displacement: 217.68 um (Instance: R20/sub1) (256.743, 47.743) -> (151.48, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.809e+03 (2.432e+03 1.377e+03) (ext = 6.808e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1886.5MB
*** Finished refinePlace (0:01:38 mem=1886.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1877.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.233%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.337000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1877.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1877.48 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1877.48 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.48 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1877.48 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1877.48 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1877.48 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.992600e+02um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.351400e+02um, number of vias: 39
[NR-eGR]   met3  (4H) length: 1.201760e+03um, number of vias: 23
[NR-eGR]   met4  (5V) length: 5.300900e+02um, number of vias: 0
[NR-eGR] Total length: 3.466250e+03um, number of vias: 201
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1877.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1877.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.90 (MB), peak = 1688.27 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1877.5M, init mem=1877.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1877.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1877.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:30 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2088.26 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.67 (MB), peak = 1688.27 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:30 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1540.96 (MB), peak = 1688.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1543.25 (MB), peak = 1688.27 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:30 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1543.25 (MB)
#Peak memory = 1688.27 (MB)
#
#
#Start global routing on Mon May  9 03:10:30 2022
#
#
#Start global routing initialization on Mon May  9 03:10:30 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:30 2022
#
#Start routing resource analysis on Mon May  9 03:10:30 2022
#
#Routing resource analysis is done on Mon May  9 03:10:30 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.42%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.13%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:30 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.35 (MB), peak = 1688.27 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:30 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.35 (MB), peak = 1688.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.35 (MB), peak = 1688.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.35 (MB), peak = 1688.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3333 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1477 um.
#Total wire length on LAYER met3 = 310 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.49 (MB)
#Total memory = 1544.73 (MB)
#Peak memory = 1688.27 (MB)
#
#Finished global routing on Mon May  9 03:10:30 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.73 (MB), peak = 1688.27 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3341 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1538 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 313 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.61 (MB), peak = 1688.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.44 (MB)
#Total memory = 1544.61 (MB)
#Peak memory = 1688.27 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1554.88 (MB), peak = 1691.70 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.88 (MB), peak = 1691.70 (MB)
#Complete Detail Routing.
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.00 (MB)
#Total memory = 1552.60 (MB)
#Peak memory = 1691.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.88 (MB), peak = 1691.70 (MB)
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.00 (MB)
#Total memory = 1552.60 (MB)
#Peak memory = 1691.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.28 (MB)
#Total memory = 1549.83 (MB)
#Peak memory = 1691.70 (MB)
#Number of warnings = 12
#Total number of warnings = 647
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:31 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1541.34 (MB), peak = 1691.70 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        232  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 233 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1896.1M).
#% Begin Load floorplan data ... (date=05/09 03:10:32, mem=1542.6M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1542.6M, current mem=1542.6M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1542.6M, current mem=1542.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:32 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:32 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1888.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
Iteration  2: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
Iteration  3: Total net bbox = 5.317e+02 (2.95e+02 2.37e+02)
              Est.  stn bbox = 5.787e+02 (3.10e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
Iteration  4: Total net bbox = 6.017e+02 (2.81e+02 3.21e+02)
              Est.  stn bbox = 6.495e+02 (2.95e+02 3.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
Iteration  5: Total net bbox = 7.182e+02 (2.75e+02 4.43e+02)
              Est.  stn bbox = 7.769e+02 (2.92e+02 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
Iteration  6: Total net bbox = 1.506e+03 (8.39e+02 6.67e+02)
              Est.  stn bbox = 1.621e+03 (8.95e+02 7.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.1M
*** cost = 1.506e+03 (8.39e+02 6.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:40 mem=1902.4M) ***
Total net bbox length = 1.511e+03 (8.422e+02 6.693e+02) (ext = 6.935e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.98 um, max move: 184.52 um 
	Max move on inst (BGR_Core/R1/sub1): (265.91, 109.30) --> (124.53, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1902.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.98 um
Max displacement: 184.52 um (Instance: BGR_Core/R1/sub1) (265.912, 109.298) -> (124.53, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.032e+03 (1.918e+03 1.113e+03) (ext = 7.563e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1902.4MB
*** Finished refinePlace (0:01:40 mem=1902.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1889.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.650800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1889.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1889.36 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1889.36 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.36 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1889.36 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.053700e+02um, number of vias: 130
[NR-eGR]   met2  (3V) length: 8.271300e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 7.902000e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 2.293600e+02um, number of vias: 0
[NR-eGR] Total length: 2.752060e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1889.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1889.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1540.18 (MB), peak = 1691.70 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1889.4M, init mem=1889.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1889.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1889.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:33 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2100.16 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.84 (MB), peak = 1691.70 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.12 (MB), peak = 1691.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.40 (MB), peak = 1691.70 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:33 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1552.40 (MB)
#Peak memory = 1691.70 (MB)
#
#
#Start global routing on Mon May  9 03:10:33 2022
#
#
#Start global routing initialization on Mon May  9 03:10:33 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:33 2022
#
#Start routing resource analysis on Mon May  9 03:10:33 2022
#
#Routing resource analysis is done on Mon May  9 03:10:33 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.36%
#  met1           H         601          10        1380     1.30%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:33 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.48 (MB), peak = 1691.70 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:33 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.48 (MB), peak = 1691.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.61 (MB), peak = 1691.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.61 (MB), peak = 1691.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2277 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 179 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.61 (MB)
#Total memory = 1554.01 (MB)
#Peak memory = 1691.70 (MB)
#
#Finished global routing on Mon May  9 03:10:33 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.01 (MB), peak = 1691.70 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2349 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 964 um.
#Total wire length on LAYER met2 = 1183 um.
#Total wire length on LAYER met3 = 190 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.10 (MB), peak = 1691.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.77 (MB)
#Total memory = 1554.10 (MB)
#Peak memory = 1691.70 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1563.87 (MB), peak = 1716.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.90 (MB), peak = 1716.89 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.04 (MB), peak = 1716.89 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.47 (MB), peak = 1716.89 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.31 (MB), peak = 1716.89 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.14 (MB), peak = 1716.89 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.34 (MB), peak = 1716.89 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.59 (MB), peak = 1716.89 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.55 (MB), peak = 1716.89 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.64 (MB), peak = 1716.89 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.76 (MB), peak = 1716.89 (MB)
#Complete Detail Routing.
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.38 (MB)
#Total memory = 1561.48 (MB)
#Peak memory = 1716.89 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.76 (MB), peak = 1716.89 (MB)
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.38 (MB)
#Total memory = 1561.48 (MB)
#Peak memory = 1716.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 19.07 (MB)
#Total memory = 1558.70 (MB)
#Peak memory = 1716.89 (MB)
#Number of warnings = 12
#Total number of warnings = 662
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:34 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1551.29 (MB), peak = 1716.89 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1915.7M).
#% Begin Load floorplan data ... (date=05/09 03:10:35, mem=1551.9M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1551.9M, current mem=1551.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1551.9M, current mem=1551.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:35 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:35 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 8
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1907.7M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 12 nets
11    -	15	: 10 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.608e+03 (1.18e+03 4.27e+02)
              Est.  stn bbox = 1.649e+03 (1.20e+03 4.48e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1907.7M
Iteration  2: Total net bbox = 1.608e+03 (1.18e+03 4.27e+02)
              Est.  stn bbox = 1.649e+03 (1.20e+03 4.48e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1907.7M
Iteration  3: Total net bbox = 5.599e+02 (2.98e+02 2.62e+02)
              Est.  stn bbox = 5.959e+02 (3.10e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1907.7M
Iteration  4: Total net bbox = 5.263e+02 (2.62e+02 2.64e+02)
              Est.  stn bbox = 5.618e+02 (2.75e+02 2.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1907.7M
Iteration  5: Total net bbox = 5.913e+02 (2.75e+02 3.16e+02)
              Est.  stn bbox = 6.309e+02 (2.87e+02 3.44e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1907.7M
Iteration  6: Total net bbox = 1.453e+03 (9.08e+02 5.44e+02)
              Est.  stn bbox = 1.550e+03 (9.64e+02 5.86e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1907.7M
*** cost = 1.453e+03 (9.08e+02 5.44e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:42 mem=1916.9M) ***
Total net bbox length = 1.454e+03 (9.084e+02 5.459e+02) (ext = 7.211e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 72.60 um, max move: 173.53 um 
	Max move on inst (R19/sub2): (250.28, 36.15) --> (84.35, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1916.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 72.60 um
Max displacement: 173.53 um (Instance: R19/sub2) (250.283, 36.153) -> (84.35, 28.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.093e+03 (2.033e+03 1.060e+03) (ext = 7.779e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1916.9MB
*** Finished refinePlace (0:01:42 mem=1916.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1907.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1907.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1907.86 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1907.86 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1907.86 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1907.86 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1907.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1907.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.005320e+03um, number of vias: 135
[NR-eGR]   met2  (3V) length: 7.384400e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 7.659000e+02um, number of vias: 22
[NR-eGR]   met4  (5V) length: 3.611200e+02um, number of vias: 0
[NR-eGR] Total length: 2.870780e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1907.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1907.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.80 (MB), peak = 1716.89 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1907.9M, init mem=1907.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1907.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1907.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:36 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2116.62 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.45 (MB), peak = 1716.89 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:36 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1559.72 (MB), peak = 1716.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.00 (MB), peak = 1716.89 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:36 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1562.00 (MB)
#Peak memory = 1716.89 (MB)
#
#
#Start global routing on Mon May  9 03:10:36 2022
#
#
#Start global routing initialization on Mon May  9 03:10:36 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:36 2022
#
#Start routing resource analysis on Mon May  9 03:10:36 2022
#
#Routing resource analysis is done on Mon May  9 03:10:36 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.86%
#  met1           H         601          10        1380     0.51%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.07%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.13 (MB), peak = 1716.89 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.13 (MB), peak = 1716.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.13 (MB), peak = 1716.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.13 (MB), peak = 1716.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2636 um.
#Total half perimeter of net bounding box = 3803 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1256 um.
#Total wire length on LAYER met2 = 1249 um.
#Total wire length on LAYER met3 = 97 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 171
#Up-Via Summary (total 171):
#           
#-----------------------
# li1                45
# met1              118
# met2                8
#-----------------------
#                   171 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1563.52 (MB)
#Peak memory = 1716.89 (MB)
#
#Finished global routing on Mon May  9 03:10:36 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.52 (MB), peak = 1716.89 (MB)
#Start Track Assignment.
#Done with 49 horizontal wires in 1 hboxes and 66 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2695 um.
#Total half perimeter of net bounding box = 3803 um.
#Total wire length on LAYER li1 = 43 um.
#Total wire length on LAYER met1 = 1266 um.
#Total wire length on LAYER met2 = 1280 um.
#Total wire length on LAYER met3 = 106 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 171
#Up-Via Summary (total 171):
#           
#-----------------------
# li1                45
# met1              118
# met2                8
#-----------------------
#                   171 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.37 (MB), peak = 1716.89 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.43 (MB)
#Total memory = 1563.37 (MB)
#Peak memory = 1716.89 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1574.95 (MB), peak = 1720.19 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.88 (MB), peak = 1720.19 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.77 (MB), peak = 1720.19 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.00 (MB), peak = 1720.19 (MB)
#Complete Detail Routing.
#Total wire length = 2714 um.
#Total half perimeter of net bounding box = 3803 um.
#Total wire length on LAYER li1 = 108 um.
#Total wire length on LAYER met1 = 1249 um.
#Total wire length on LAYER met2 = 1256 um.
#Total wire length on LAYER met3 = 101 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 181
#Up-Via Summary (total 181):
#           
#-----------------------
# li1                25
# met1              146
# met2               10
#-----------------------
#                   181 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.34 (MB)
#Total memory = 1572.71 (MB)
#Peak memory = 1720.19 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.00 (MB), peak = 1720.19 (MB)
#
#Total wire length = 2714 um.
#Total half perimeter of net bounding box = 3803 um.
#Total wire length on LAYER li1 = 108 um.
#Total wire length on LAYER met1 = 1249 um.
#Total wire length on LAYER met2 = 1256 um.
#Total wire length on LAYER met3 = 101 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 181
#Up-Via Summary (total 181):
#           
#-----------------------
# li1                25
# met1              146
# met2               10
#-----------------------
#                   181 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2714 um.
#Total half perimeter of net bounding box = 3803 um.
#Total wire length on LAYER li1 = 108 um.
#Total wire length on LAYER met1 = 1249 um.
#Total wire length on LAYER met2 = 1256 um.
#Total wire length on LAYER met3 = 101 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 181
#Up-Via Summary (total 181):
#           
#-----------------------
# li1                25
# met1              146
# met2               10
#-----------------------
#                   181 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.35 (MB)
#Total memory = 1572.72 (MB)
#Peak memory = 1720.19 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.50 (MB)
#Total memory = 1569.95 (MB)
#Peak memory = 1720.19 (MB)
#Number of warnings = 12
#Total number of warnings = 677
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:36 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1562.08 (MB), peak = 1720.19 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        166  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 167 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1932.9M).
#% Begin Load floorplan data ... (date=05/09 03:10:38, mem=1562.7M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1562.7M, current mem=1562.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1562.7M, current mem=1562.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:38 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:38 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 16
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 2
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 15
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 8
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 8
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 10
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 5
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 4
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 5
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 6
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 10
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 3
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 13
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 3
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1924.9M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 9 nets
11    -	15	: 8 nets
16    -	19	: 8 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1924.9M
Iteration  2: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1924.9M
Iteration  3: Total net bbox = 5.208e+02 (2.72e+02 2.49e+02)
              Est.  stn bbox = 5.570e+02 (2.85e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1924.9M
Iteration  4: Total net bbox = 5.150e+02 (2.61e+02 2.54e+02)
              Est.  stn bbox = 5.508e+02 (2.74e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1924.9M
Iteration  5: Total net bbox = 5.679e+02 (2.88e+02 2.80e+02)
              Est.  stn bbox = 6.078e+02 (3.05e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1924.9M
Iteration  6: Total net bbox = 1.448e+03 (9.22e+02 5.26e+02)
              Est.  stn bbox = 1.546e+03 (9.82e+02 5.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1924.9M
*** cost = 1.448e+03 (9.22e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:44 mem=1934.0M) ***
Total net bbox length = 1.450e+03 (9.217e+02 5.282e+02) (ext = 7.207e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.83 um, max move: 215.81 um 
	Max move on inst (R18/sub2): (250.46, 34.14) --> (123.06, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1934.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.83 um
Max displacement: 215.81 um (Instance: R18/sub2) (250.456, 34.144) -> (123.06, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.906e+03 (2.467e+03 1.439e+03) (ext = 8.480e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1934.0MB
*** Finished refinePlace (0:01:44 mem=1934.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1925.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.978%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.431000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1925.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1925.03 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1925.03 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1925.03 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1925.03 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1925.03 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1925.03 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.086320e+03um, number of vias: 137
[NR-eGR]   met2  (3V) length: 1.076380e+03um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.020280e+03um, number of vias: 20
[NR-eGR]   met4  (5V) length: 4.093100e+02um, number of vias: 0
[NR-eGR] Total length: 3.592290e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1925.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1925.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1560.17 (MB), peak = 1720.19 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1925.0M, init mem=1925.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1925.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1925.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:38 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2131.8 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.04 (MB), peak = 1720.19 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:38 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1570.35 (MB), peak = 1720.19 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.63 (MB), peak = 1720.19 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:38 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1572.63 (MB)
#Peak memory = 1720.19 (MB)
#
#
#Start global routing on Mon May  9 03:10:38 2022
#
#
#Start global routing initialization on Mon May  9 03:10:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:38 2022
#
#Start routing resource analysis on Mon May  9 03:10:38 2022
#
#Routing resource analysis is done on Mon May  9 03:10:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.35%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.70 (MB), peak = 1720.19 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.70 (MB), peak = 1720.19 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.83 (MB), peak = 1720.19 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.83 (MB), peak = 1720.19 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3250 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1111 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 593 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.63 (MB)
#Total memory = 1574.26 (MB)
#Peak memory = 1720.19 (MB)
#
#Finished global routing on Mon May  9 03:10:39 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.26 (MB), peak = 1720.19 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 54 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3317 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1135 um.
#Total wire length on LAYER met2 = 1546 um.
#Total wire length on LAYER met3 = 607 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.34 (MB), peak = 1720.19 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.78 (MB)
#Total memory = 1574.34 (MB)
#Peak memory = 1720.19 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1584.36 (MB), peak = 1726.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1584.04 (MB), peak = 1726.79 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.76 (MB), peak = 1726.79 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.63 (MB), peak = 1726.79 (MB)
#Complete Detail Routing.
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.01 (MB)
#Total memory = 1581.35 (MB)
#Peak memory = 1726.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.63 (MB), peak = 1726.79 (MB)
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.01 (MB)
#Total memory = 1581.35 (MB)
#Peak memory = 1726.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.96 (MB)
#Total memory = 1578.58 (MB)
#Peak memory = 1726.79 (MB)
#Number of warnings = 12
#Total number of warnings = 692
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:39 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1571.32 (MB), peak = 1726.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        148  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 149 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_4.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1938.0M).
#% Begin Load floorplan data ... (date=05/09 03:10:41, mem=1571.9M)
*info: reset 48 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1571.9M, current mem=1571.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1571.9M, current mem=1571.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:41 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:41 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 16
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 2
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 15
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 8
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 8
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 10
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 5
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 4
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 5
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 6
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 10
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 3
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 13
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 3
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1922.0M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 9 nets
11    -	15	: 8 nets
16    -	19	: 8 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1930.0M
Iteration  2: Total net bbox = 1.504e+03 (1.11e+03 3.96e+02)
              Est.  stn bbox = 1.545e+03 (1.13e+03 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1930.0M
Iteration  3: Total net bbox = 5.208e+02 (2.72e+02 2.49e+02)
              Est.  stn bbox = 5.570e+02 (2.85e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
Iteration  4: Total net bbox = 5.150e+02 (2.61e+02 2.54e+02)
              Est.  stn bbox = 5.508e+02 (2.74e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
Iteration  5: Total net bbox = 5.679e+02 (2.88e+02 2.80e+02)
              Est.  stn bbox = 6.078e+02 (3.05e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
Iteration  6: Total net bbox = 1.448e+03 (9.22e+02 5.26e+02)
              Est.  stn bbox = 1.546e+03 (9.82e+02 5.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
*** cost = 1.448e+03 (9.22e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:46 mem=1940.6M) ***
Total net bbox length = 1.450e+03 (9.217e+02 5.282e+02) (ext = 7.207e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.83 um, max move: 215.81 um 
	Max move on inst (R18/sub2): (250.46, 34.14) --> (123.06, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1940.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.83 um
Max displacement: 215.81 um (Instance: R18/sub2) (250.456, 34.144) -> (123.06, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.906e+03 (2.467e+03 1.439e+03) (ext = 8.480e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1940.6MB
*** Finished refinePlace (0:01:46 mem=1940.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1931.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.978%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.431000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1931.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1931.61 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1931.61 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1931.61 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1931.61 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1931.61 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1931.61 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.086320e+03um, number of vias: 137
[NR-eGR]   met2  (3V) length: 1.076380e+03um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.020280e+03um, number of vias: 20
[NR-eGR]   met4  (5V) length: 4.093100e+02um, number of vias: 0
[NR-eGR] Total length: 3.592290e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1931.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1931.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1571.76 (MB), peak = 1726.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1931.6M, init mem=1931.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1931.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1931.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:41 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2122.4 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1577.60 (MB), peak = 1726.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.87 (MB), peak = 1726.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1584.15 (MB), peak = 1726.79 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:41 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1584.15 (MB)
#Peak memory = 1726.79 (MB)
#
#
#Start global routing on Mon May  9 03:10:41 2022
#
#
#Start global routing initialization on Mon May  9 03:10:41 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:41 2022
#
#Start routing resource analysis on Mon May  9 03:10:41 2022
#
#Routing resource analysis is done on Mon May  9 03:10:41 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.35%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:41 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.27 (MB), peak = 1726.79 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:41 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.27 (MB), peak = 1726.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.27 (MB), peak = 1726.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.27 (MB), peak = 1726.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3250 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1111 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 593 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 1585.65 (MB)
#Peak memory = 1726.79 (MB)
#
#Finished global routing on Mon May  9 03:10:41 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.65 (MB), peak = 1726.79 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 54 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3317 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1135 um.
#Total wire length on LAYER met2 = 1546 um.
#Total wire length on LAYER met3 = 607 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 172
#Up-Via Summary (total 172):
#           
#-----------------------
# li1                35
# met1              114
# met2               23
#-----------------------
#                   172 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.52 (MB), peak = 1726.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.43 (MB)
#Total memory = 1585.52 (MB)
#Peak memory = 1726.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1596.47 (MB), peak = 1737.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1596.07 (MB), peak = 1737.88 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1595.56 (MB), peak = 1737.88 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.77 (MB), peak = 1737.88 (MB)
#Complete Detail Routing.
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.96 (MB)
#Total memory = 1592.48 (MB)
#Peak memory = 1737.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.77 (MB), peak = 1737.88 (MB)
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3310 um.
#Total half perimeter of net bounding box = 4496 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1513 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                29
# met1              116
# met2               24
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.96 (MB)
#Total memory = 1592.48 (MB)
#Peak memory = 1737.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.30 (MB)
#Total memory = 1589.71 (MB)
#Peak memory = 1737.88 (MB)
#Number of warnings = 12
#Total number of warnings = 707
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:42 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1582.70 (MB), peak = 1737.88 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        148  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 149 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_5.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1958.3M).
#% Begin Load floorplan data ... (date=05/09 03:10:43, mem=1583.3M)
*info: reset 48 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1583.3M, current mem=1583.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1583.3M, current mem=1583.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:43 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:43 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 10
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 15
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 14
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 7
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 6
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 9
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 11
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 12
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 3
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 17
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 4
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 13
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 14
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 3
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 17
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 3
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 6
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 12
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 19
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 8
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 5
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 14
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 18
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 8
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 3
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1950.3M)" ...
User-set net weight histogram:
3		: 7 nets
4		: 1 nets
5		: 5 nets
6     -	10	: 8 nets
11    -	15	: 9 nets
16    -	19	: 7 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.539e+03 (1.13e+03 4.08e+02)
              Est.  stn bbox = 1.579e+03 (1.15e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.3M
Iteration  2: Total net bbox = 1.539e+03 (1.13e+03 4.08e+02)
              Est.  stn bbox = 1.579e+03 (1.15e+03 4.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.3M
Iteration  3: Total net bbox = 5.310e+02 (2.69e+02 2.62e+02)
              Est.  stn bbox = 5.672e+02 (2.82e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.3M
Iteration  4: Total net bbox = 5.345e+02 (2.64e+02 2.70e+02)
              Est.  stn bbox = 5.702e+02 (2.77e+02 2.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.3M
Iteration  5: Total net bbox = 5.971e+02 (2.87e+02 3.10e+02)
              Est.  stn bbox = 6.363e+02 (3.00e+02 3.36e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.3M
Iteration  6: Total net bbox = 1.465e+03 (9.15e+02 5.50e+02)
              Est.  stn bbox = 1.560e+03 (9.71e+02 5.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1950.3M
*** cost = 1.465e+03 (9.15e+02 5.50e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:48 mem=1962.5M) ***
Total net bbox length = 1.467e+03 (9.146e+02 5.524e+02) (ext = 7.127e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 71.77 um, max move: 196.18 um 
	Max move on inst (BGR_Core/R4/sub2): (265.48, 152.94) --> (76.51, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1962.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 71.77 um
Max displacement: 196.18 um (Instance: BGR_Core/R4/sub2) (265.476, 152.944) -> (76.51, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.860e+03 (2.514e+03 1.346e+03) (ext = 7.540e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1962.5MB
*** Finished refinePlace (0:01:48 mem=1962.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1950.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.743%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.346400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1950.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1950.48 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1950.48 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1950.48 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1950.48 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1950.48 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1950.48 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.065600e+02um, number of vias: 135
[NR-eGR]   met2  (3V) length: 8.771500e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 1.288460e+03um, number of vias: 17
[NR-eGR]   met4  (5V) length: 4.562800e+02um, number of vias: 0
[NR-eGR] Total length: 3.528450e+03um, number of vias: 190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1950.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1950.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1580.87 (MB), peak = 1737.88 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1950.5M, init mem=1950.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1950.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1950.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:44 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2159.26 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1584.37 (MB), peak = 1737.88 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:44 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.68 (MB), peak = 1737.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1590.96 (MB), peak = 1737.88 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:44 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1590.96 (MB)
#Peak memory = 1737.88 (MB)
#
#
#Start global routing on Mon May  9 03:10:44 2022
#
#
#Start global routing initialization on Mon May  9 03:10:44 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:44 2022
#
#Start routing resource analysis on Mon May  9 03:10:44 2022
#
#Routing resource analysis is done on Mon May  9 03:10:44 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.64%
#  met1           H         600          11        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     5.07%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.10 (MB), peak = 1737.88 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.10 (MB), peak = 1737.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.23 (MB), peak = 1737.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.23 (MB), peak = 1737.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3278 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1421 um.
#Total wire length on LAYER met2 = 1518 um.
#Total wire length on LAYER met3 = 338 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                32
# met1              116
# met2               12
#-----------------------
#                   160 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.68 (MB)
#Total memory = 1592.65 (MB)
#Peak memory = 1737.88 (MB)
#
#Finished global routing on Mon May  9 03:10:44 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.65 (MB), peak = 1737.88 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 1 hboxes and 61 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3296 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 1 um.
#Total wire length on LAYER met1 = 1427 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 343 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                32
# met1              116
# met2               12
#-----------------------
#                   160 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.69 (MB), peak = 1737.88 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.83 (MB)
#Total memory = 1592.69 (MB)
#Peak memory = 1737.88 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1602.14 (MB), peak = 1743.43 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.20 (MB), peak = 1743.43 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.90 (MB), peak = 1743.43 (MB)
#Complete Detail Routing.
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.93 (MB)
#Total memory = 1599.62 (MB)
#Peak memory = 1743.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.90 (MB), peak = 1743.43 (MB)
#
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3348 um.
#Total half perimeter of net bounding box = 4531 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 350 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                24
# met1              125
# met2               16
#-----------------------
#                   165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.93 (MB)
#Total memory = 1599.62 (MB)
#Peak memory = 1743.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.51 (MB)
#Total memory = 1596.85 (MB)
#Peak memory = 1743.43 (MB)
#Number of warnings = 12
#Total number of warnings = 722
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:44 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1588.70 (MB), peak = 1743.43 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        166  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 167 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_6.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1973.0M).
#% Begin Load floorplan data ... (date=05/09 03:10:46, mem=1589.9M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:46 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:46 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 10
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 15
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 14
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 7
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 9
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 11
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 12
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 3
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 15
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 4
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 13
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 14
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 3
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 17
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 3
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 6
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 12
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 19
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 8
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 5
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 14
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 18
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 8
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 3
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1965.0M)" ...
User-set net weight histogram:
3		: 7 nets
4		: 1 nets
5		: 5 nets
6     -	10	: 7 nets
11    -	15	: 9 nets
16    -	19	: 8 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.552e+03 (1.15e+03 4.07e+02)
              Est.  stn bbox = 1.592e+03 (1.16e+03 4.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.0M
Iteration  2: Total net bbox = 1.552e+03 (1.15e+03 4.07e+02)
              Est.  stn bbox = 1.592e+03 (1.16e+03 4.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.0M
Iteration  3: Total net bbox = 5.287e+02 (2.67e+02 2.62e+02)
              Est.  stn bbox = 5.649e+02 (2.80e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.0M
Iteration  4: Total net bbox = 5.388e+02 (2.66e+02 2.73e+02)
              Est.  stn bbox = 5.744e+02 (2.79e+02 2.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.0M
Iteration  5: Total net bbox = 6.583e+02 (2.78e+02 3.81e+02)
              Est.  stn bbox = 6.993e+02 (2.91e+02 4.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.0M
Iteration  6: Total net bbox = 1.425e+03 (9.04e+02 5.21e+02)
              Est.  stn bbox = 1.521e+03 (9.61e+02 5.60e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.0M
*** cost = 1.425e+03 (9.04e+02 5.21e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:50 mem=1977.2M) ***
Total net bbox length = 1.427e+03 (9.040e+02 5.230e+02) (ext = 6.878e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.41 um, max move: 173.81 um 
	Max move on inst (BGR_Core/R4/sub2): (275.50, 146.87) --> (126.00, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1977.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.41 um
Max displacement: 173.81 um (Instance: BGR_Core/R4/sub2) (275.5, 146.869) -> (126, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.939e+03 (2.603e+03 1.336e+03) (ext = 6.322e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1977.2MB
*** Finished refinePlace (0:01:50 mem=1977.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1965.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 28.076%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.515600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1965.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1965.17 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1965.17 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1965.17 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1965.17 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1965.17 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1965.17 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.799600e+02um, number of vias: 118
[NR-eGR]   met2  (3V) length: 1.102140e+03um, number of vias: 40
[NR-eGR]   met3  (4H) length: 1.342280e+03um, number of vias: 12
[NR-eGR]   met4  (5V) length: 2.793800e+02um, number of vias: 0
[NR-eGR] Total length: 3.703760e+03um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1965.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1965.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.91 (MB), peak = 1743.43 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1965.2M, init mem=1965.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1965.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1965.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:46 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2154.94 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.61 (MB), peak = 1743.43 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.90 (MB), peak = 1743.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.18 (MB), peak = 1743.43 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:47 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1600.18 (MB)
#Peak memory = 1743.43 (MB)
#
#
#Start global routing on Mon May  9 03:10:47 2022
#
#
#Start global routing initialization on Mon May  9 03:10:47 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:47 2022
#
#Start routing resource analysis on Mon May  9 03:10:47 2022
#
#Routing resource analysis is done on Mon May  9 03:10:47 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.43%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.23%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:47 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.28 (MB), peak = 1743.43 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:47 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.28 (MB), peak = 1743.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.28 (MB), peak = 1743.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.28 (MB), peak = 1743.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3561 um.
#Total half perimeter of net bounding box = 4796 um.
#Total wire length on LAYER li1 = 90 um.
#Total wire length on LAYER met1 = 1449 um.
#Total wire length on LAYER met2 = 1615 um.
#Total wire length on LAYER met3 = 407 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 161
#Up-Via Summary (total 161):
#           
#-----------------------
# li1                36
# met1              115
# met2               10
#-----------------------
#                   161 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 1601.68 (MB)
#Peak memory = 1743.43 (MB)
#
#Finished global routing on Mon May  9 03:10:47 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.68 (MB), peak = 1743.43 (MB)
#Start Track Assignment.
#Done with 49 horizontal wires in 1 hboxes and 64 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3623 um.
#Total half perimeter of net bounding box = 4796 um.
#Total wire length on LAYER li1 = 98 um.
#Total wire length on LAYER met1 = 1474 um.
#Total wire length on LAYER met2 = 1636 um.
#Total wire length on LAYER met3 = 416 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 161
#Up-Via Summary (total 161):
#           
#-----------------------
# li1                36
# met1              115
# met2               10
#-----------------------
#                   161 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.55 (MB), peak = 1743.43 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1601.55 (MB)
#Peak memory = 1743.43 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	li1           3        3
#	Totals        3        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1612.80 (MB), peak = 1743.43 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.23 (MB), peak = 1743.43 (MB)
#Complete Detail Routing.
#Total wire length = 3643 um.
#Total half perimeter of net bounding box = 4796 um.
#Total wire length on LAYER li1 = 142 um.
#Total wire length on LAYER met1 = 1461 um.
#Total wire length on LAYER met2 = 1625 um.
#Total wire length on LAYER met3 = 415 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 185
#Up-Via Summary (total 185):
#           
#-----------------------
# li1                29
# met1              138
# met2               18
#-----------------------
#                   185 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.40 (MB)
#Total memory = 1609.95 (MB)
#Peak memory = 1743.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.23 (MB), peak = 1743.43 (MB)
#
#Total wire length = 3643 um.
#Total half perimeter of net bounding box = 4796 um.
#Total wire length on LAYER li1 = 142 um.
#Total wire length on LAYER met1 = 1461 um.
#Total wire length on LAYER met2 = 1625 um.
#Total wire length on LAYER met3 = 415 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 185
#Up-Via Summary (total 185):
#           
#-----------------------
# li1                29
# met1              138
# met2               18
#-----------------------
#                   185 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3643 um.
#Total half perimeter of net bounding box = 4796 um.
#Total wire length on LAYER li1 = 142 um.
#Total wire length on LAYER met1 = 1461 um.
#Total wire length on LAYER met2 = 1625 um.
#Total wire length on LAYER met3 = 415 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 185
#Up-Via Summary (total 185):
#           
#-----------------------
# li1                29
# met1              138
# met2               18
#-----------------------
#                   185 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.40 (MB)
#Total memory = 1609.95 (MB)
#Peak memory = 1743.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.61 (MB)
#Total memory = 1607.18 (MB)
#Peak memory = 1743.43 (MB)
#Number of warnings = 12
#Total number of warnings = 737
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:47 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1599.56 (MB), peak = 1743.43 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        172  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 173 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_7.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1981.3M).
#% Begin Load floorplan data ... (date=05/09 03:10:49, mem=1600.2M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1600.2M, current mem=1600.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1600.2M, current mem=1600.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:49 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:49 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 15
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 10
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1965.3M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1973.3M
Iteration  2: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1973.3M
Iteration  3: Total net bbox = 6.331e+02 (3.47e+02 2.86e+02)
              Est.  stn bbox = 6.683e+02 (3.58e+02 3.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1973.3M
Iteration  4: Total net bbox = 5.700e+02 (2.82e+02 2.88e+02)
              Est.  stn bbox = 6.049e+02 (2.94e+02 3.11e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1973.3M
Iteration  5: Total net bbox = 6.569e+02 (3.17e+02 3.40e+02)
              Est.  stn bbox = 6.968e+02 (3.29e+02 3.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1973.3M
Iteration  6: Total net bbox = 1.501e+03 (9.43e+02 5.59e+02)
              Est.  stn bbox = 1.598e+03 (9.99e+02 6.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1973.3M
*** cost = 1.501e+03 (9.43e+02 5.59e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:51 mem=1985.5M) ***
Total net bbox length = 1.503e+03 (9.426e+02 5.607e+02) (ext = 7.407e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 72.61 um, max move: 237.54 um 
	Max move on inst (R19/sub1): (251.02, 37.00) --> (99.05, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1985.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 72.61 um
Max displacement: 237.54 um (Instance: R19/sub1) (251.024, 36.997) -> (99.05, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.494e+03 (2.422e+03 1.072e+03) (ext = 6.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1985.5MB
*** Finished refinePlace (0:01:52 mem=1985.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1973.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.527%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1973.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1973.50 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1973.50 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1973.50 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1973.50 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1973.50 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1973.50 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.271610e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.969500e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 8.418000e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.964200e+02um, number of vias: 0
[NR-eGR] Total length: 3.206780e+03um, number of vias: 176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1973.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1973.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.82 (MB), peak = 1743.43 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1973.5M, init mem=1973.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1973.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1973.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:49 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2184.28 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.24 (MB), peak = 1743.43 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:49 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.55 (MB), peak = 1743.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.84 (MB), peak = 1743.43 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:49 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1607.84 (MB)
#Peak memory = 1743.43 (MB)
#
#
#Start global routing on Mon May  9 03:10:49 2022
#
#
#Start global routing initialization on Mon May  9 03:10:49 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:49 2022
#
#Start routing resource analysis on Mon May  9 03:10:49 2022
#
#Routing resource analysis is done on Mon May  9 03:10:49 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.96 (MB), peak = 1743.43 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.96 (MB), peak = 1743.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.09 (MB), peak = 1743.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.09 (MB), peak = 1743.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          2(0.14%)   (0.14%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.03% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2857 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1063 um.
#Total wire length on LAYER met2 = 1229 um.
#Total wire length on LAYER met3 = 566 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.66 (MB)
#Total memory = 1609.50 (MB)
#Peak memory = 1743.43 (MB)
#
#Finished global routing on Mon May  9 03:10:49 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.50 (MB), peak = 1743.43 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2917 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 1084 um.
#Total wire length on LAYER met2 = 1241 um.
#Total wire length on LAYER met3 = 577 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.59 (MB), peak = 1743.43 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.86 (MB)
#Total memory = 1609.59 (MB)
#Peak memory = 1743.43 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1620.04 (MB), peak = 1775.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.55 (MB), peak = 1775.04 (MB)
#Complete Detail Routing.
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.68 (MB)
#Total memory = 1617.27 (MB)
#Peak memory = 1775.04 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.55 (MB), peak = 1775.04 (MB)
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.68 (MB)
#Total memory = 1617.27 (MB)
#Peak memory = 1775.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.98 (MB)
#Total memory = 1614.49 (MB)
#Peak memory = 1775.04 (MB)
#Number of warnings = 12
#Total number of warnings = 752
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:50 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.83 (MB), peak = 1775.04 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        156  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 157 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_8.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1995.2M).
#% Begin Load floorplan data ... (date=05/09 03:10:52, mem=1607.4M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1607.5M, current mem=1607.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1607.5M, current mem=1607.4M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:52 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:52 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 6
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 10
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 19
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 12
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 6
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 18
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 17
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 17
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 13
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 5
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 10
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 7
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 11
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 19
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 10
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 13
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 10
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1987.2M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 1 nets
5		: 1 nets
6     -	10	: 16 nets
11    -	15	: 8 nets
16    -	19	: 6 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.571e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.622e+03 (1.18e+03 4.39e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1987.2M
Iteration  2: Total net bbox = 1.571e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.622e+03 (1.18e+03 4.39e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1987.2M
Iteration  3: Total net bbox = 5.396e+02 (2.91e+02 2.48e+02)
              Est.  stn bbox = 5.816e+02 (3.05e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1988.6M
Iteration  4: Total net bbox = 5.428e+02 (2.68e+02 2.75e+02)
              Est.  stn bbox = 5.853e+02 (2.82e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1988.6M
Iteration  5: Total net bbox = 5.511e+02 (2.59e+02 2.92e+02)
              Est.  stn bbox = 5.952e+02 (2.76e+02 3.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1988.6M
Iteration  6: Total net bbox = 1.422e+03 (8.94e+02 5.29e+02)
              Est.  stn bbox = 1.525e+03 (9.55e+02 5.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1988.6M
*** cost = 1.422e+03 (8.94e+02 5.29e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:53 mem=2000.9M) ***
Total net bbox length = 1.425e+03 (8.937e+02 5.311e+02) (ext = 7.187e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.49 um, max move: 194.00 um 
	Max move on inst (BGR_Core/R5/sub1): (263.48, 150.19) --> (79.45, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2000.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.49 um
Max displacement: 194.00 um (Instance: BGR_Core/R5/sub1) (263.482, 150.192) -> (79.45, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.232e+03 (2.226e+03 1.006e+03) (ext = 7.681e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2000.9MB
*** Finished refinePlace (0:01:53 mem=2000.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1986.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.351%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1986.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1986.87 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1986.87 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.87 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1986.87 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.168270e+03um, number of vias: 137
[NR-eGR]   met2  (3V) length: 9.400800e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 7.521000e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 8.540000e+01um, number of vias: 0
[NR-eGR] Total length: 2.945850e+03um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1986.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1986.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.29 (MB), peak = 1775.04 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1986.9M, init mem=1986.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1986.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1986.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:52 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vq is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2180.66 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.08 (MB), peak = 1775.04 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:52 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1617.35 (MB), peak = 1775.04 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.63 (MB), peak = 1775.04 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:52 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1619.63 (MB)
#Peak memory = 1775.04 (MB)
#
#
#Start global routing on Mon May  9 03:10:52 2022
#
#
#Start global routing initialization on Mon May  9 03:10:52 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:52 2022
#
#Start routing resource analysis on Mon May  9 03:10:52 2022
#
#Routing resource analysis is done on Mon May  9 03:10:52 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.49%
#  met1           H         601          10        1380     1.01%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.10%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:52 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.74 (MB), peak = 1775.04 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:52 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.74 (MB), peak = 1775.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.74 (MB), peak = 1775.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.74 (MB), peak = 1775.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2629 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 14 um.
#Total wire length on LAYER met1 = 1076 um.
#Total wire length on LAYER met2 = 1277 um.
#Total wire length on LAYER met3 = 262 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                38
# met1              120
# met2               10
#-----------------------
#                   168 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 1621.13 (MB)
#Peak memory = 1775.04 (MB)
#
#Finished global routing on Mon May  9 03:10:52 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.13 (MB), peak = 1775.04 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 64 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2690 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 1107 um.
#Total wire length on LAYER met2 = 1284 um.
#Total wire length on LAYER met3 = 273 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                38
# met1              120
# met2               10
#-----------------------
#                   168 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.01 (MB), peak = 1775.04 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.44 (MB)
#Total memory = 1621.01 (MB)
#Peak memory = 1775.04 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1630.77 (MB), peak = 1785.05 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.54 (MB), peak = 1785.05 (MB)
#Complete Detail Routing.
#Total wire length = 2716 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1090 um.
#Total wire length on LAYER met2 = 1290 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                27
# met1              139
# met2               20
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.25 (MB)
#Total memory = 1628.26 (MB)
#Peak memory = 1785.05 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.54 (MB), peak = 1785.05 (MB)
#
#Total wire length = 2716 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1090 um.
#Total wire length on LAYER met2 = 1290 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                27
# met1              139
# met2               20
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2716 um.
#Total half perimeter of net bounding box = 3899 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1090 um.
#Total wire length on LAYER met2 = 1290 um.
#Total wire length on LAYER met3 = 300 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                27
# met1              139
# met2               20
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.25 (MB)
#Total memory = 1628.26 (MB)
#Peak memory = 1785.05 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.46 (MB)
#Total memory = 1625.48 (MB)
#Peak memory = 1785.05 (MB)
#Number of warnings = 12
#Total number of warnings = 767
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:53 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1618.51 (MB), peak = 1785.05 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_9.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2014.8M).
#% Begin Load floorplan data ... (date=05/09 03:10:54, mem=1619.1M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1619.1M, current mem=1619.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1619.1M, current mem=1619.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:54 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:54 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 19
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 20
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 13
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 4
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 8
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 13
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 10
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 9
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 17
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 13
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 17
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 5
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 7
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 17
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 3
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 15
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 4
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 5
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 17
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 19
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 19
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 9
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 17
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 9
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2006.8M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 3 nets
5		: 3 nets
6     -	10	: 12 nets
11    -	15	: 9 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.530e+03 (1.13e+03 4.03e+02)
              Est.  stn bbox = 1.573e+03 (1.15e+03 4.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.8M
Iteration  2: Total net bbox = 1.530e+03 (1.13e+03 4.03e+02)
              Est.  stn bbox = 1.573e+03 (1.15e+03 4.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.8M
Iteration  3: Total net bbox = 5.381e+02 (2.85e+02 2.53e+02)
              Est.  stn bbox = 5.740e+02 (2.98e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.8M
Iteration  4: Total net bbox = 5.093e+02 (2.57e+02 2.52e+02)
              Est.  stn bbox = 5.447e+02 (2.70e+02 2.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.8M
Iteration  5: Total net bbox = 6.272e+02 (2.91e+02 3.36e+02)
              Est.  stn bbox = 6.672e+02 (3.04e+02 3.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.8M
Iteration  6: Total net bbox = 1.446e+03 (9.19e+02 5.26e+02)
              Est.  stn bbox = 1.540e+03 (9.75e+02 5.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.8M
*** cost = 1.446e+03 (9.19e+02 5.26e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:55 mem=2016.0M) ***
Total net bbox length = 1.448e+03 (9.195e+02 5.284e+02) (ext = 6.993e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 73.05 um, max move: 193.82 um 
	Max move on inst (R21): (261.08, 53.16) --> (99.05, 84.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2016.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 73.05 um
Max displacement: 193.82 um (Instance: R21) (261.076, 53.162) -> (99.05, 84.96)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.827e+03 (1.667e+03 1.161e+03) (ext = 8.182e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2016.0MB
*** Finished refinePlace (0:01:55 mem=2016.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=2007.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.115%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.359400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         3( 0.40%)   ( 0.40%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.10%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2007.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2006.95 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2006.95 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2006.95 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2006.95 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2006.95 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2006.95 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.026140e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 9.413600e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 3.615600e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 1.799500e+02um, number of vias: 0
[NR-eGR] Total length: 2.509010e+03um, number of vias: 179
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2007.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 2007.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.35 (MB), peak = 1785.05 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2007.0M, init mem=2007.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2007.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2007.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:55 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2213.72 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.97 (MB), peak = 1785.05 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:55 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.27 (MB), peak = 1785.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.55 (MB), peak = 1785.05 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:55 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.09 (MB)
#Total memory = 1628.55 (MB)
#Peak memory = 1785.05 (MB)
#
#
#Start global routing on Mon May  9 03:10:55 2022
#
#
#Start global routing initialization on Mon May  9 03:10:55 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:55 2022
#
#Start routing resource analysis on Mon May  9 03:10:55 2022
#
#Routing resource analysis is done on Mon May  9 03:10:55 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.13%
#  met1           H         601          10        1380     0.94%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:55 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.62 (MB), peak = 1785.05 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:55 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.62 (MB), peak = 1785.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.75 (MB), peak = 1785.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.75 (MB), peak = 1785.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2388 um.
#Total half perimeter of net bounding box = 3521 um.
#Total wire length on LAYER li1 = 14 um.
#Total wire length on LAYER met1 = 828 um.
#Total wire length on LAYER met2 = 1373 um.
#Total wire length on LAYER met3 = 172 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                35
# met1              120
# met2                8
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.61 (MB)
#Total memory = 1630.16 (MB)
#Peak memory = 1785.05 (MB)
#
#Finished global routing on Mon May  9 03:10:55 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.16 (MB), peak = 1785.05 (MB)
#Start Track Assignment.
#Done with 48 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2445 um.
#Total half perimeter of net bounding box = 3521 um.
#Total wire length on LAYER li1 = 16 um.
#Total wire length on LAYER met1 = 848 um.
#Total wire length on LAYER met2 = 1395 um.
#Total wire length on LAYER met3 = 185 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                35
# met1              120
# met2                8
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.24 (MB), peak = 1785.05 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.78 (MB)
#Total memory = 1630.24 (MB)
#Peak memory = 1785.05 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1641.35 (MB), peak = 1794.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.38 (MB), peak = 1794.21 (MB)
#Complete Detail Routing.
#Total wire length = 2409 um.
#Total half perimeter of net bounding box = 3521 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 743 um.
#Total wire length on LAYER met2 = 1350 um.
#Total wire length on LAYER met3 = 268 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 192
#Up-Via Summary (total 192):
#           
#-----------------------
# li1                30
# met1              131
# met2               31
#-----------------------
#                   192 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.86 (MB)
#Total memory = 1639.10 (MB)
#Peak memory = 1794.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.38 (MB), peak = 1794.21 (MB)
#
#Total wire length = 2409 um.
#Total half perimeter of net bounding box = 3521 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 743 um.
#Total wire length on LAYER met2 = 1350 um.
#Total wire length on LAYER met3 = 268 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 192
#Up-Via Summary (total 192):
#           
#-----------------------
# li1                30
# met1              131
# met2               31
#-----------------------
#                   192 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2409 um.
#Total half perimeter of net bounding box = 3521 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 743 um.
#Total wire length on LAYER met2 = 1350 um.
#Total wire length on LAYER met3 = 268 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 192
#Up-Via Summary (total 192):
#           
#-----------------------
# li1                30
# met1              131
# met2               31
#-----------------------
#                   192 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.86 (MB)
#Total memory = 1639.10 (MB)
#Peak memory = 1794.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.51 (MB)
#Total memory = 1636.32 (MB)
#Peak memory = 1794.21 (MB)
#Number of warnings = 12
#Total number of warnings = 782
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:55 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1627.92 (MB), peak = 1794.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        198  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 199 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_10.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2027.1M).
#% Begin Load floorplan data ... (date=05/09 03:10:57, mem=1628.5M)
*info: reset 54 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.5M, current mem=1628.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:10:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1628.5M, current mem=1628.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:10:57 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:10:57 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 10
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 20
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 4
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 18
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 15
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 16
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 2
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 12
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 4
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 13
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 5
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 13
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 13
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 13
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2019.1M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 6 nets
5		: 2 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.663e+03 (1.21e+03 4.58e+02)
              Est.  stn bbox = 1.722e+03 (1.23e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.1M
Iteration  2: Total net bbox = 1.663e+03 (1.21e+03 4.58e+02)
              Est.  stn bbox = 1.722e+03 (1.23e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.1M
Iteration  3: Total net bbox = 5.151e+02 (2.74e+02 2.41e+02)
              Est.  stn bbox = 5.625e+02 (2.89e+02 2.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.1M
Iteration  4: Total net bbox = 6.028e+02 (2.87e+02 3.16e+02)
              Est.  stn bbox = 6.496e+02 (3.01e+02 3.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.1M
Iteration  5: Total net bbox = 7.111e+02 (2.71e+02 4.41e+02)
              Est.  stn bbox = 7.651e+02 (2.85e+02 4.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.1M
Iteration  6: Total net bbox = 1.465e+03 (8.55e+02 6.10e+02)
              Est.  stn bbox = 1.571e+03 (9.10e+02 6.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.1M
*** cost = 1.465e+03 (8.55e+02 6.10e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:57 mem=2031.4M) ***
Total net bbox length = 1.467e+03 (8.551e+02 6.119e+02) (ext = 6.543e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 73.91 um, max move: 166.77 um 
	Max move on inst (R20/sub2): (258.82, 58.67) --> (99.54, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2031.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 73.91 um
Max displacement: 166.77 um (Instance: R20/sub2) (258.821, 58.668) -> (99.54, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.162e+03 (1.940e+03 1.222e+03) (ext = 7.303e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2031.4MB
*** Finished refinePlace (0:01:57 mem=2031.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2019.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.762%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2019.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2019.37 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2019.37 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2019.37 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2019.37 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2019.37 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2019.37 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.246700e+02um, number of vias: 131
[NR-eGR]   met2  (3V) length: 7.862200e+02um, number of vias: 42
[NR-eGR]   met3  (4H) length: 7.339600e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 3.934500e+02um, number of vias: 0
[NR-eGR] Total length: 2.838300e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2019.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2019.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.35 (MB), peak = 1794.21 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2019.4M, init mem=2019.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2019.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2019.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:10:57 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2226.13 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1632.14 (MB), peak = 1794.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:10:57 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1636.42 (MB), peak = 1794.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.70 (MB), peak = 1794.21 (MB)
#
#Finished routing data preparation on Mon May  9 03:10:58 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1638.70 (MB)
#Peak memory = 1794.21 (MB)
#
#
#Start global routing on Mon May  9 03:10:58 2022
#
#
#Start global routing initialization on Mon May  9 03:10:58 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:10:58 2022
#
#Start routing resource analysis on Mon May  9 03:10:58 2022
#
#Routing resource analysis is done on Mon May  9 03:10:58 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.13%
#  met1           H         601          10        1380     1.67%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:10:58 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.84 (MB), peak = 1794.21 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:10:58 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.84 (MB), peak = 1794.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.84 (MB), peak = 1794.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.84 (MB), peak = 1794.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2747 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1283 um.
#Total wire length on LAYER met2 = 1380 um.
#Total wire length on LAYER met3 = 55 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                35
# met1              119
# met2                4
#-----------------------
#                   158 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1640.22 (MB)
#Peak memory = 1794.21 (MB)
#
#Finished global routing on Mon May  9 03:10:58 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.22 (MB), peak = 1794.21 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2782 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 29 um.
#Total wire length on LAYER met1 = 1302 um.
#Total wire length on LAYER met2 = 1390 um.
#Total wire length on LAYER met3 = 60 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                35
# met1              119
# met2                4
#-----------------------
#                   158 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.09 (MB), peak = 1794.21 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 1640.09 (MB)
#Peak memory = 1794.21 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1650.12 (MB), peak = 1794.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.93 (MB), peak = 1794.21 (MB)
#Complete Detail Routing.
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.56 (MB)
#Total memory = 1647.65 (MB)
#Peak memory = 1794.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.93 (MB), peak = 1794.21 (MB)
#
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.56 (MB)
#Total memory = 1647.65 (MB)
#Peak memory = 1794.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.87 (MB)
#Total memory = 1644.88 (MB)
#Peak memory = 1794.21 (MB)
#Number of warnings = 12
#Total number of warnings = 797
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:10:58 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1637.30 (MB), peak = 1794.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        230  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 231 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_11.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2042.2M).
#% Begin Load floorplan data ... (date=05/09 03:11:00, mem=1637.9M)
*info: reset 49 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1637.9M, current mem=1637.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1637.9M, current mem=1637.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:00 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:00 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 9
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 6
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 12
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 13
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2034.2M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 4 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.558e+03 (1.13e+03 4.24e+02)
              Est.  stn bbox = 1.600e+03 (1.16e+03 4.45e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2034.2M
Iteration  2: Total net bbox = 1.558e+03 (1.13e+03 4.24e+02)
              Est.  stn bbox = 1.600e+03 (1.16e+03 4.45e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2034.2M
Iteration  3: Total net bbox = 5.848e+02 (3.18e+02 2.67e+02)
              Est.  stn bbox = 6.211e+02 (3.30e+02 2.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2034.2M
Iteration  4: Total net bbox = 5.462e+02 (2.75e+02 2.71e+02)
              Est.  stn bbox = 5.822e+02 (2.87e+02 2.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2034.2M
Iteration  5: Total net bbox = 6.043e+02 (2.82e+02 3.22e+02)
              Est.  stn bbox = 6.440e+02 (2.94e+02 3.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2034.2M
Iteration  6: Total net bbox = 1.464e+03 (9.13e+02 5.51e+02)
              Est.  stn bbox = 1.561e+03 (9.68e+02 5.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2034.2M
*** cost = 1.464e+03 (9.13e+02 5.51e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:01:59 mem=2043.4M) ***
Total net bbox length = 1.465e+03 (9.126e+02 5.528e+02) (ext = 7.214e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 71.15 um, max move: 175.77 um 
	Max move on inst (BGR_Core/R3/sub1): (249.12, 163.28) --> (132.86, 103.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2043.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 71.15 um
Max displacement: 175.77 um (Instance: BGR_Core/R3/sub1) (249.115, 163.279) -> (132.86, 103.76)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.819e+03 (1.899e+03 9.200e+02) (ext = 8.971e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2043.4MB
*** Finished refinePlace (0:01:59 mem=2043.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2033.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.488%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.284200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2033.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2033.38 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2033.38 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2033.38 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2033.38 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2033.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2033.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.668100e+02um, number of vias: 117
[NR-eGR]   met2  (3V) length: 6.273800e+02um, number of vias: 32
[NR-eGR]   met3  (4H) length: 7.488800e+02um, number of vias: 22
[NR-eGR]   met4  (5V) length: 2.738900e+02um, number of vias: 0
[NR-eGR] Total length: 2.416960e+03um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2033.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2033.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1637.50 (MB), peak = 1794.21 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2033.4M, init mem=2033.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2033.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2033.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:00 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2241.16 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.64 (MB), peak = 1794.21 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:00 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.05 (MB), peak = 1794.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.34 (MB), peak = 1794.21 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:00 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1647.34 (MB)
#Peak memory = 1794.21 (MB)
#
#
#Start global routing on Mon May  9 03:11:00 2022
#
#
#Start global routing initialization on Mon May  9 03:11:00 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:00 2022
#
#Start routing resource analysis on Mon May  9 03:11:00 2022
#
#Routing resource analysis is done on Mon May  9 03:11:00 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.43%
#  met1           H         601          10        1380     0.58%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.20%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.47 (MB), peak = 1794.21 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.47 (MB), peak = 1794.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.60 (MB), peak = 1794.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.60 (MB), peak = 1794.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2215 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 883 um.
#Total wire length on LAYER met2 = 1077 um.
#Total wire length on LAYER met3 = 255 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                37
# met1              105
# met2               11
#-----------------------
#                   153 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.69 (MB)
#Total memory = 1649.02 (MB)
#Peak memory = 1794.21 (MB)
#
#Finished global routing on Mon May  9 03:11:00 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.02 (MB), peak = 1794.21 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 51 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2257 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 882 um.
#Total wire length on LAYER met2 = 1096 um.
#Total wire length on LAYER met3 = 269 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                37
# met1              105
# met2               11
#-----------------------
#                   153 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.11 (MB), peak = 1794.21 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.84 (MB)
#Total memory = 1649.11 (MB)
#Peak memory = 1794.21 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1659.72 (MB), peak = 1798.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.42 (MB), peak = 1798.39 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.98 (MB), peak = 1798.39 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.45 (MB), peak = 1798.39 (MB)
#Complete Detail Routing.
#Total wire length = 2228 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 95 um.
#Total wire length on LAYER met1 = 876 um.
#Total wire length on LAYER met2 = 1024 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
# li1                28
# met1              118
# met2               18
#-----------------------
#                   164 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.05 (MB)
#Total memory = 1656.16 (MB)
#Peak memory = 1798.39 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.45 (MB), peak = 1798.39 (MB)
#
#Total wire length = 2228 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 95 um.
#Total wire length on LAYER met1 = 876 um.
#Total wire length on LAYER met2 = 1024 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
# li1                28
# met1              118
# met2               18
#-----------------------
#                   164 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2228 um.
#Total half perimeter of net bounding box = 3406 um.
#Total wire length on LAYER li1 = 95 um.
#Total wire length on LAYER met1 = 876 um.
#Total wire length on LAYER met2 = 1024 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
# li1                28
# met1              118
# met2               18
#-----------------------
#                   164 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.05 (MB)
#Total memory = 1656.16 (MB)
#Peak memory = 1798.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.23 (MB)
#Total memory = 1653.39 (MB)
#Peak memory = 1798.39 (MB)
#Number of warnings = 12
#Total number of warnings = 812
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:01 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1645.76 (MB), peak = 1798.39 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        178  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 179 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_12.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2055.4M).
#% Begin Load floorplan data ... (date=05/09 03:11:02, mem=1647.0M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1647.0M, current mem=1647.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=1647.0M, current mem=1647.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:03 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:03 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 15
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 17
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 18
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 11
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 17
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 3
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 9
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 11
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 16
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 12
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 15
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 6
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 7
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 13
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2047.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 11 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2047.4M
Iteration  2: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2047.4M
Iteration  3: Total net bbox = 5.469e+02 (2.76e+02 2.71e+02)
              Est.  stn bbox = 5.826e+02 (2.88e+02 2.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2047.4M
Iteration  4: Total net bbox = 5.424e+02 (2.66e+02 2.76e+02)
              Est.  stn bbox = 5.783e+02 (2.79e+02 3.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2047.4M
Iteration  5: Total net bbox = 5.801e+02 (2.56e+02 3.24e+02)
              Est.  stn bbox = 6.212e+02 (2.70e+02 3.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2047.4M
Iteration  6: Total net bbox = 1.453e+03 (8.86e+02 5.67e+02)
              Est.  stn bbox = 1.552e+03 (9.44e+02 6.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2047.4M
*** cost = 1.453e+03 (8.86e+02 5.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:01 mem=2056.5M) ***
Total net bbox length = 1.454e+03 (8.862e+02 5.680e+02) (ext = 7.155e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.56 um, max move: 181.19 um 
	Max move on inst (BGR_Core/R4/sub1): (267.45, 155.94) --> (119.63, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2056.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.56 um
Max displacement: 181.19 um (Instance: BGR_Core/R4/sub1) (267.449, 155.935) -> (119.63, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.891e+03 (1.903e+03 9.876e+02) (ext = 8.352e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2056.5MB
*** Finished refinePlace (0:02:01 mem=2056.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2047.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.566%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.368800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2047.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2047.53 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2047.53 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2047.53 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2047.53 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2047.53 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2047.53 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.185510e+03um, number of vias: 131
[NR-eGR]   met2  (3V) length: 8.161900e+02um, number of vias: 26
[NR-eGR]   met3  (4H) length: 3.509800e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.939800e+02um, number of vias: 0
[NR-eGR] Total length: 2.546660e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2047.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2047.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.86 (MB), peak = 1798.39 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2047.5M, init mem=2047.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2047.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2047.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:03 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2256.3 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.63 (MB), peak = 1798.39 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1654.95 (MB), peak = 1798.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.23 (MB), peak = 1798.39 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:03 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1657.23 (MB)
#Peak memory = 1798.39 (MB)
#
#
#Start global routing on Mon May  9 03:11:03 2022
#
#
#Start global routing initialization on Mon May  9 03:11:03 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:03 2022
#
#Start routing resource analysis on Mon May  9 03:11:03 2022
#
#Routing resource analysis is done on Mon May  9 03:11:03 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.14%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.17%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:03 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.34 (MB), peak = 1798.39 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:03 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.34 (MB), peak = 1798.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.34 (MB), peak = 1798.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.34 (MB), peak = 1798.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2333 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 794 um.
#Total wire length on LAYER met2 = 1166 um.
#Total wire length on LAYER met3 = 352 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 1658.73 (MB)
#Peak memory = 1798.39 (MB)
#
#Finished global routing on Mon May  9 03:11:03 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.73 (MB), peak = 1798.39 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2382 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 817 um.
#Total wire length on LAYER met2 = 1179 um.
#Total wire length on LAYER met3 = 360 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.61 (MB), peak = 1798.39 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.48 (MB)
#Total memory = 1658.61 (MB)
#Peak memory = 1798.39 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1669.45 (MB), peak = 1804.18 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.07 (MB), peak = 1804.18 (MB)
#Complete Detail Routing.
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.18 (MB)
#Total memory = 1666.79 (MB)
#Peak memory = 1804.18 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.07 (MB), peak = 1804.18 (MB)
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.18 (MB)
#Total memory = 1666.79 (MB)
#Peak memory = 1804.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.48 (MB)
#Total memory = 1664.02 (MB)
#Peak memory = 1804.18 (MB)
#Number of warnings = 12
#Total number of warnings = 827
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:04 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1656.34 (MB), peak = 1804.18 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_13.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2068.7M).
#% Begin Load floorplan data ... (date=05/09 03:11:05, mem=1657.0M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1657.0M, current mem=1657.0M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1657.0M, current mem=1657.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:05 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:05 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 12
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 6
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 19
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 15
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 9
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 6
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 5
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 20
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 7
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 18
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 11
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 13
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 9
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 7
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 11
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 5
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 18
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 18
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 14
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 18
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2060.7M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 3 nets
6     -	10	: 14 nets
11    -	15	: 8 nets
16    -	19	: 10 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.549e+03 (1.14e+03 4.09e+02)
              Est.  stn bbox = 1.593e+03 (1.16e+03 4.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.7M
Iteration  2: Total net bbox = 1.549e+03 (1.14e+03 4.09e+02)
              Est.  stn bbox = 1.593e+03 (1.16e+03 4.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.7M
Iteration  3: Total net bbox = 5.591e+02 (2.93e+02 2.66e+02)
              Est.  stn bbox = 5.956e+02 (3.06e+02 2.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.7M
Iteration  4: Total net bbox = 5.283e+02 (2.57e+02 2.71e+02)
              Est.  stn bbox = 5.650e+02 (2.70e+02 2.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.7M
Iteration  5: Total net bbox = 5.822e+02 (2.51e+02 3.31e+02)
              Est.  stn bbox = 6.239e+02 (2.64e+02 3.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.7M
Iteration  6: Total net bbox = 1.428e+03 (8.79e+02 5.49e+02)
              Est.  stn bbox = 1.526e+03 (9.36e+02 5.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.7M
*** cost = 1.428e+03 (8.79e+02 5.49e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:03 mem=2072.9M) ***
Total net bbox length = 1.430e+03 (8.787e+02 5.517e+02) (ext = 7.009e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 88.09 um, max move: 206.09 um 
	Max move on inst (R20/sub2): (250.86, 37.59) --> (148.54, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2072.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 88.09 um
Max displacement: 206.09 um (Instance: R20/sub2) (250.86, 37.585) -> (148.54, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.693e+03 (2.318e+03 1.375e+03) (ext = 7.794e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2072.9MB
*** Finished refinePlace (0:02:03 mem=2072.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2058.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.468%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.243000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2058.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2058.90 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2058.90 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2058.90 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2058.90 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2058.90 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2058.90 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.527600e+02um, number of vias: 120
[NR-eGR]   met2  (3V) length: 7.164800e+02um, number of vias: 37
[NR-eGR]   met3  (4H) length: 1.247520e+03um, number of vias: 26
[NR-eGR]   met4  (5V) length: 6.374500e+02um, number of vias: 0
[NR-eGR] Total length: 3.354210e+03um, number of vias: 193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2058.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 2058.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.51 (MB), peak = 1804.18 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2058.9M, init mem=2058.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2058.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2058.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:06 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2251.69 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.90 (MB), peak = 1804.18 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1662.18 (MB), peak = 1804.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.46 (MB), peak = 1804.18 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:06 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1664.46 (MB)
#Peak memory = 1804.18 (MB)
#
#
#Start global routing on Mon May  9 03:11:06 2022
#
#
#Start global routing initialization on Mon May  9 03:11:06 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:06 2022
#
#Start routing resource analysis on Mon May  9 03:11:06 2022
#
#Routing resource analysis is done on Mon May  9 03:11:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.36%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.06%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.57 (MB), peak = 1804.18 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.57 (MB), peak = 1804.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.70 (MB), peak = 1804.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.70 (MB), peak = 1804.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              2.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3043 um.
#Total half perimeter of net bounding box = 4394 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1063 um.
#Total wire length on LAYER met2 = 1574 um.
#Total wire length on LAYER met3 = 407 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                32
# met1              121
# met2               12
#-----------------------
#                   165 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:-1
#Increased memory = 1.67 (MB)
#Total memory = 1666.13 (MB)
#Peak memory = 1804.18 (MB)
#
#Finished global routing on Mon May  9 03:11:05 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.13 (MB), peak = 1804.18 (MB)
#Start Track Assignment.
#Done with 53 horizontal wires in 1 hboxes and 61 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3102 um.
#Total half perimeter of net bounding box = 4394 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1099 um.
#Total wire length on LAYER met2 = 1579 um.
#Total wire length on LAYER met3 = 414 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                32
# met1              121
# met2               12
#-----------------------
#                   165 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.22 (MB), peak = 1804.18 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:-1
#Increased memory = 7.82 (MB)
#Total memory = 1666.22 (MB)
#Peak memory = 1804.18 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1676.79 (MB), peak = 1816.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.53 (MB), peak = 1816.07 (MB)
#Complete Detail Routing.
#Total wire length = 3135 um.
#Total half perimeter of net bounding box = 4394 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1128 um.
#Total wire length on LAYER met2 = 1552 um.
#Total wire length on LAYER met3 = 404 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                26
# met1              137
# met2               16
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.03 (MB)
#Total memory = 1674.25 (MB)
#Peak memory = 1816.07 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.53 (MB), peak = 1816.07 (MB)
#
#Total wire length = 3135 um.
#Total half perimeter of net bounding box = 4394 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1128 um.
#Total wire length on LAYER met2 = 1552 um.
#Total wire length on LAYER met3 = 404 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                26
# met1              137
# met2               16
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3135 um.
#Total half perimeter of net bounding box = 4394 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1128 um.
#Total wire length on LAYER met2 = 1552 um.
#Total wire length on LAYER met3 = 404 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                26
# met1              137
# met2               16
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.03 (MB)
#Total memory = 1674.25 (MB)
#Peak memory = 1816.07 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 15.35 (MB)
#Total memory = 1671.48 (MB)
#Peak memory = 1816.07 (MB)
#Number of warnings = 12
#Total number of warnings = 842
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:06 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1662.84 (MB), peak = 1816.07 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        152  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 153 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_14.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2082.0M).
#% Begin Load floorplan data ... (date=05/09 03:11:07, mem=1664.1M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1664.1M, current mem=1664.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1664.1M, current mem=1664.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:07 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:07 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 6
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 13
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 9
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 9
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 3
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 13
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 12
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 3
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 19
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 7
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 7
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 11
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 17
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 3
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 16
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 13
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 3
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2073.0M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 8 nets
11    -	15	: 10 nets
16    -	19	: 10 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.570e+03 (1.13e+03 4.40e+02)
              Est.  stn bbox = 1.641e+03 (1.17e+03 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.0M
Iteration  2: Total net bbox = 1.570e+03 (1.13e+03 4.40e+02)
              Est.  stn bbox = 1.641e+03 (1.17e+03 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.0M
Iteration  3: Total net bbox = 5.240e+02 (2.94e+02 2.30e+02)
              Est.  stn bbox = 5.715e+02 (3.10e+02 2.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.0M
Iteration  4: Total net bbox = 5.804e+02 (2.74e+02 3.07e+02)
              Est.  stn bbox = 6.284e+02 (2.88e+02 3.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.0M
Iteration  5: Total net bbox = 6.826e+02 (2.55e+02 4.27e+02)
              Est.  stn bbox = 7.344e+02 (2.70e+02 4.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.0M
Iteration  6: Total net bbox = 1.450e+03 (8.84e+02 5.66e+02)
              Est.  stn bbox = 1.560e+03 (9.43e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.0M
*** cost = 1.450e+03 (8.84e+02 5.66e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:04 mem=2085.2M) ***
Total net bbox length = 1.451e+03 (8.839e+02 5.667e+02) (ext = 6.781e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.96 um, max move: 197.31 um 
	Max move on inst (BGR_Core/R1/sub1): (275.50, 156.65) --> (112.28, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.96 um
Max displacement: 197.31 um (Instance: BGR_Core/R1/sub1) (275.5, 156.645) -> (112.28, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.640e+03 (2.362e+03 1.278e+03) (ext = 7.717e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.2MB
*** Finished refinePlace (0:02:04 mem=2085.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2073.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.821%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.186600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2073.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2073.18 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2073.18 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2073.18 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2073.18 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2073.18 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2073.18 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.622300e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 8.614400e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.105840e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 4.270000e+02um, number of vias: 0
[NR-eGR] Total length: 3.356510e+03um, number of vias: 196
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2073.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2073.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.42 (MB), peak = 1816.07 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2073.2M, init mem=2073.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2073.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2073.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:08 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2282.97 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.18 (MB), peak = 1816.07 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:08 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.45 (MB), peak = 1816.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1678.73 (MB), peak = 1816.07 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:08 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1678.73 (MB)
#Peak memory = 1816.07 (MB)
#
#
#Start global routing on Mon May  9 03:11:08 2022
#
#
#Start global routing initialization on Mon May  9 03:11:08 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:08 2022
#
#Start routing resource analysis on Mon May  9 03:11:08 2022
#
#Routing resource analysis is done on Mon May  9 03:11:08 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     2.10%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.23%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.86 (MB), peak = 1816.07 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.86 (MB), peak = 1816.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.86 (MB), peak = 1816.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.86 (MB), peak = 1816.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3195 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1649 um.
#Total wire length on LAYER met2 = 1498 um.
#Total wire length on LAYER met3 = 28 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                32
# met1              119
# met2                2
#-----------------------
#                   153 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.51 (MB)
#Total memory = 1680.24 (MB)
#Peak memory = 1816.07 (MB)
#
#Finished global routing on Mon May  9 03:11:08 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.24 (MB), peak = 1816.07 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 72 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3244 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 23 um.
#Total wire length on LAYER met1 = 1666 um.
#Total wire length on LAYER met2 = 1522 um.
#Total wire length on LAYER met3 = 34 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                32
# met1              119
# met2                2
#-----------------------
#                   153 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.14 (MB), peak = 1816.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.47 (MB)
#Total memory = 1680.14 (MB)
#Peak memory = 1816.07 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1689.22 (MB), peak = 1819.46 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.18 (MB), peak = 1819.46 (MB)
#Complete Detail Routing.
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.75 (MB)
#Total memory = 1686.89 (MB)
#Peak memory = 1819.46 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.18 (MB), peak = 1819.46 (MB)
#
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.75 (MB)
#Total memory = 1686.89 (MB)
#Peak memory = 1819.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.91 (MB)
#Total memory = 1684.12 (MB)
#Peak memory = 1819.46 (MB)
#Number of warnings = 12
#Total number of warnings = 857
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:08 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1676.98 (MB), peak = 1819.46 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        236  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 237 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_15.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2093.4M).
#% Begin Load floorplan data ... (date=05/09 03:11:10, mem=1677.6M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1677.6M, current mem=1677.6M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1677.6M, current mem=1677.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:10 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:10 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 4
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 5
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 9
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 13
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 9
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 7
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 16
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 17
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 20
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 4
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 9
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 20
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 12
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 2
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 18
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 15
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 7
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 10
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 12
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 6
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 16
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 6
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 2
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 8
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 13
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 5
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 5
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 14
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 18
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2077.4M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 6 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.669e+03 (1.25e+03 4.19e+02)
              Est.  stn bbox = 1.711e+03 (1.27e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.4M
Iteration  2: Total net bbox = 1.669e+03 (1.25e+03 4.19e+02)
              Est.  stn bbox = 1.711e+03 (1.27e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.4M
Iteration  3: Total net bbox = 5.530e+02 (3.06e+02 2.47e+02)
              Est.  stn bbox = 5.904e+02 (3.19e+02 2.71e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.4M
Iteration  4: Total net bbox = 5.161e+02 (2.57e+02 2.59e+02)
              Est.  stn bbox = 5.539e+02 (2.70e+02 2.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.4M
Iteration  5: Total net bbox = 5.801e+02 (2.46e+02 3.34e+02)
              Est.  stn bbox = 6.232e+02 (2.60e+02 3.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.4M
Iteration  6: Total net bbox = 1.434e+03 (8.81e+02 5.53e+02)
              Est.  stn bbox = 1.535e+03 (9.38e+02 5.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2085.4M
*** cost = 1.434e+03 (8.81e+02 5.53e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:06 mem=2094.6M) ***
Total net bbox length = 1.436e+03 (8.810e+02 5.549e+02) (ext = 6.972e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 83.52 um, max move: 219.33 um 
	Max move on inst (R17/sub1): (250.41, 29.97) --> (161.28, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2094.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 83.52 um
Max displacement: 219.33 um (Instance: R17/sub1) (250.414, 29.968) -> (161.28, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.722e+03 (2.350e+03 1.371e+03) (ext = 7.284e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2094.6MB
*** Finished refinePlace (0:02:06 mem=2094.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2085.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.331%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.327600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2085.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2085.59 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2085.59 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.59 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2085.59 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.090080e+03um, number of vias: 140
[NR-eGR]   met2  (3V) length: 9.974300e+02um, number of vias: 33
[NR-eGR]   met3  (4H) length: 9.319600e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 4.477400e+02um, number of vias: 0
[NR-eGR] Total length: 3.467210e+03um, number of vias: 199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2085.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2085.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1677.32 (MB), peak = 1819.46 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2085.6M, init mem=2085.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2085.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2085.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:10 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2294.38 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1683.07 (MB), peak = 1819.46 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.39 (MB), peak = 1819.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.67 (MB), peak = 1819.46 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:10 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1689.67 (MB)
#Peak memory = 1819.46 (MB)
#
#
#Start global routing on Mon May  9 03:11:10 2022
#
#
#Start global routing initialization on Mon May  9 03:11:10 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:10 2022
#
#Start routing resource analysis on Mon May  9 03:11:10 2022
#
#Routing resource analysis is done on Mon May  9 03:11:10 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.72%
#  met1           H         601          10        1380     0.94%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.80 (MB), peak = 1819.46 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:10 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.80 (MB), peak = 1819.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.80 (MB), peak = 1819.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.80 (MB), peak = 1819.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3105 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 41 um.
#Total wire length on LAYER met1 = 1166 um.
#Total wire length on LAYER met2 = 1511 um.
#Total wire length on LAYER met3 = 386 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1691.19 (MB)
#Peak memory = 1819.46 (MB)
#
#Finished global routing on Mon May  9 03:11:10 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.19 (MB), peak = 1819.46 (MB)
#Start Track Assignment.
#Done with 54 horizontal wires in 1 hboxes and 61 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 41 um.
#Total wire length on LAYER met1 = 1192 um.
#Total wire length on LAYER met2 = 1539 um.
#Total wire length on LAYER met3 = 398 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.03 (MB), peak = 1819.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1691.03 (MB)
#Peak memory = 1819.46 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1702.83 (MB), peak = 1845.72 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1702.14 (MB), peak = 1845.72 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.80 (MB), peak = 1845.72 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.06 (MB), peak = 1845.72 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.99 (MB), peak = 1845.72 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.75 (MB), peak = 1845.72 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.77 (MB), peak = 1845.72 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.66 (MB), peak = 1845.72 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.57 (MB), peak = 1845.72 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.17 (MB), peak = 1845.72 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.77 (MB), peak = 1845.72 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.76 (MB), peak = 1845.72 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.40 (MB), peak = 1845.72 (MB)
#start 13th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.06 (MB), peak = 1845.72 (MB)
#Complete Detail Routing.
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1118 um.
#Total wire length on LAYER met2 = 1537 um.
#Total wire length on LAYER met3 = 462 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              128
# met2               28
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.75 (MB)
#Total memory = 1698.78 (MB)
#Peak memory = 1845.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.06 (MB), peak = 1845.72 (MB)
#
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1118 um.
#Total wire length on LAYER met2 = 1537 um.
#Total wire length on LAYER met3 = 462 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              128
# met2               28
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3170 um.
#Total half perimeter of net bounding box = 4395 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1118 um.
#Total wire length on LAYER met2 = 1537 um.
#Total wire length on LAYER met3 = 462 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              128
# met2               28
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.75 (MB)
#Total memory = 1698.78 (MB)
#Peak memory = 1845.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 18.02 (MB)
#Total memory = 1694.98 (MB)
#Peak memory = 1845.72 (MB)
#Number of warnings = 12
#Total number of warnings = 872
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:11 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1685.94 (MB), peak = 1845.72 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        162  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 163 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_16.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2113.5M).
#% Begin Load floorplan data ... (date=05/09 03:11:13, mem=1687.1M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1687.2M, current mem=1687.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1687.2M, current mem=1687.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:13 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:13 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 9
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 13
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 15
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 15
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 12
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 16
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 17
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 5
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 19
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 16
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 14
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 7
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 9
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 12
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 18
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 6
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 13
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 4
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 16
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 19
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 6
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 17
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 17
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 9
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2105.5M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 7 nets
11    -	15	: 12 nets
16    -	19	: 12 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.520e+03 (1.13e+03 3.87e+02)
              Est.  stn bbox = 1.560e+03 (1.15e+03 4.07e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.5M
Iteration  2: Total net bbox = 1.520e+03 (1.13e+03 3.87e+02)
              Est.  stn bbox = 1.560e+03 (1.15e+03 4.07e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.5M
Iteration  3: Total net bbox = 5.007e+02 (2.52e+02 2.48e+02)
              Est.  stn bbox = 5.370e+02 (2.65e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.5M
Iteration  4: Total net bbox = 5.121e+02 (2.58e+02 2.54e+02)
              Est.  stn bbox = 5.476e+02 (2.71e+02 2.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.5M
Iteration  5: Total net bbox = 5.813e+02 (2.94e+02 2.87e+02)
              Est.  stn bbox = 6.218e+02 (3.10e+02 3.12e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.5M
Iteration  6: Total net bbox = 1.461e+03 (9.25e+02 5.36e+02)
              Est.  stn bbox = 1.559e+03 (9.84e+02 5.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.5M
*** cost = 1.461e+03 (9.25e+02 5.36e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:08 mem=2111.6M) ***
Total net bbox length = 1.464e+03 (9.247e+02 5.388e+02) (ext = 7.228e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 84.36 um, max move: 203.01 um 
	Max move on inst (R17/sub1): (250.22, 30.05) --> (139.72, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2111.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 84.36 um
Max displacement: 203.01 um (Instance: R17/sub1) (250.224, 30.055) -> (139.72, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 4.084e+03 (2.872e+03 1.212e+03) (ext = 8.079e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2111.6MB
*** Finished refinePlace (0:02:08 mem=2111.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2105.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.390%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.619000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2105.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2105.58 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2105.58 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2105.58 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2105.58 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2105.58 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2105.58 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.254530e+03um, number of vias: 151
[NR-eGR]   met2  (3V) length: 9.695700e+02um, number of vias: 30
[NR-eGR]   met3  (4H) length: 1.288460e+03um, number of vias: 12
[NR-eGR]   met4  (5V) length: 3.342800e+02um, number of vias: 0
[NR-eGR] Total length: 3.846840e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2105.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2105.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.20 (MB), peak = 1845.72 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2105.6M, init mem=2105.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2105.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2105.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:13 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2312.34 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1690.90 (MB), peak = 1845.72 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1695.28 (MB), peak = 1845.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1697.56 (MB), peak = 1845.72 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:13 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.16 (MB)
#Total memory = 1697.56 (MB)
#Peak memory = 1845.72 (MB)
#
#
#Start global routing on Mon May  9 03:11:13 2022
#
#
#Start global routing initialization on Mon May  9 03:11:13 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:13 2022
#
#Start routing resource analysis on Mon May  9 03:11:13 2022
#
#Routing resource analysis is done on Mon May  9 03:11:13 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     1.01%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.01%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:13 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.61 (MB), peak = 1845.72 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:13 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.61 (MB), peak = 1845.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.74 (MB), peak = 1845.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.74 (MB), peak = 1845.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3575 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1318 um.
#Total wire length on LAYER met2 = 1456 um.
#Total wire length on LAYER met3 = 800 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                32
# met1              116
# met2               22
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.58 (MB)
#Total memory = 1699.14 (MB)
#Peak memory = 1845.72 (MB)
#
#Finished global routing on Mon May  9 03:11:13 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.14 (MB), peak = 1845.72 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3657 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1360 um.
#Total wire length on LAYER met2 = 1464 um.
#Total wire length on LAYER met3 = 822 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                32
# met1              116
# met2               22
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.05 (MB), peak = 1845.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.65 (MB)
#Total memory = 1699.05 (MB)
#Peak memory = 1845.72 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1709.11 (MB), peak = 1845.72 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.88 (MB), peak = 1845.72 (MB)
#Complete Detail Routing.
#Total wire length = 3699 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 1322 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 852 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                26
# met1              130
# met2               32
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.55 (MB)
#Total memory = 1706.60 (MB)
#Peak memory = 1845.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.88 (MB), peak = 1845.72 (MB)
#
#Total wire length = 3699 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 1322 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 852 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                26
# met1              130
# met2               32
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3699 um.
#Total half perimeter of net bounding box = 4839 um.
#Total wire length on LAYER li1 = 87 um.
#Total wire length on LAYER met1 = 1322 um.
#Total wire length on LAYER met2 = 1438 um.
#Total wire length on LAYER met3 = 852 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                26
# met1              130
# met2               32
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.55 (MB)
#Total memory = 1706.60 (MB)
#Peak memory = 1845.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.95 (MB)
#Total memory = 1703.82 (MB)
#Peak memory = 1845.72 (MB)
#Number of warnings = 12
#Total number of warnings = 887
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:14 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1695.64 (MB), peak = 1845.72 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        196  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 197 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_17.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2123.7M).
#% Begin Load floorplan data ... (date=05/09 03:11:16, mem=1696.9M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1696.9M, current mem=1696.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1696.9M, current mem=1696.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:16 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:16 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 12
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 9
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 7
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 10
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 14
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 4
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 14
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 5
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 5
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 6
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 3
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 20
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 12
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 14
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 8
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 3
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 15
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 11
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 18
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 5
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 18
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 5
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 19
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 11
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 19
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 17
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 8
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 5
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 14
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2115.7M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 5 nets
6     -	10	: 9 nets
11    -	15	: 8 nets
16    -	19	: 10 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.547e+03 (1.14e+03 4.09e+02)
              Est.  stn bbox = 1.593e+03 (1.16e+03 4.31e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.7M
Iteration  2: Total net bbox = 1.547e+03 (1.14e+03 4.09e+02)
              Est.  stn bbox = 1.593e+03 (1.16e+03 4.31e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.7M
Iteration  3: Total net bbox = 5.328e+02 (2.65e+02 2.68e+02)
              Est.  stn bbox = 5.685e+02 (2.78e+02 2.91e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.7M
Iteration  4: Total net bbox = 5.374e+02 (2.62e+02 2.75e+02)
              Est.  stn bbox = 5.740e+02 (2.75e+02 2.99e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.7M
Iteration  5: Total net bbox = 5.958e+02 (2.78e+02 3.18e+02)
              Est.  stn bbox = 6.399e+02 (2.94e+02 3.46e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.7M
Iteration  6: Total net bbox = 1.453e+03 (9.01e+02 5.52e+02)
              Est.  stn bbox = 1.555e+03 (9.62e+02 5.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2115.7M
*** cost = 1.453e+03 (9.01e+02 5.52e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:10 mem=2128.0M) ***
Total net bbox length = 1.455e+03 (9.014e+02 5.540e+02) (ext = 7.108e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.80 um, max move: 166.75 um 
	Max move on inst (BGR_Core/R4/sub1): (265.42, 153.91) --> (104.93, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2128.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.80 um
Max displacement: 166.75 um (Instance: BGR_Core/R4/sub1) (265.423, 153.906) -> (104.93, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.223e+03 (2.119e+03 1.104e+03) (ext = 8.095e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2128.0MB
*** Finished refinePlace (0:02:10 mem=2128.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2116.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.272%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.735400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2116.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2115.95 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2115.95 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2115.95 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2115.95 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2115.95 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2115.95 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.009980e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 7.445700e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 7.771700e+02um, number of vias: 15
[NR-eGR]   met4  (5V) length: 3.342800e+02um, number of vias: 0
[NR-eGR] Total length: 2.866000e+03um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2116.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2116.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.03 (MB), peak = 1845.72 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2116.0M, init mem=2116.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2116.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2116.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:16 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2324.73 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.73 (MB), peak = 1845.72 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:16 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.00 (MB), peak = 1845.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.29 (MB), peak = 1845.72 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:16 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1708.29 (MB)
#Peak memory = 1845.72 (MB)
#
#
#Start global routing on Mon May  9 03:11:16 2022
#
#
#Start global routing initialization on Mon May  9 03:11:16 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:16 2022
#
#Start routing resource analysis on Mon May  9 03:11:16 2022
#
#Routing resource analysis is done on Mon May  9 03:11:16 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.14%
#  met1           H         601          10        1380     0.80%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.19%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:16 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.39 (MB), peak = 1845.72 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:16 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.39 (MB), peak = 1845.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.39 (MB), peak = 1845.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.39 (MB), peak = 1845.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2657 um.
#Total half perimeter of net bounding box = 3904 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1180 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 110 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 149
#Up-Via Summary (total 149):
#           
#-----------------------
# li1                37
# met1              106
# met2                6
#-----------------------
#                   149 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.49 (MB)
#Total memory = 1709.78 (MB)
#Peak memory = 1845.72 (MB)
#
#Finished global routing on Mon May  9 03:11:16 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1709.78 (MB), peak = 1845.72 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2715 um.
#Total half perimeter of net bounding box = 3904 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 1216 um.
#Total wire length on LAYER met2 = 1368 um.
#Total wire length on LAYER met3 = 119 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 149
#Up-Via Summary (total 149):
#           
#-----------------------
# li1                37
# met1              106
# met2                6
#-----------------------
#                   149 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1709.69 (MB), peak = 1845.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.47 (MB)
#Total memory = 1709.69 (MB)
#Peak memory = 1845.72 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1720.84 (MB), peak = 1851.86 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.40 (MB), peak = 1851.86 (MB)
#Complete Detail Routing.
#Total wire length = 2675 um.
#Total half perimeter of net bounding box = 3904 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 1153 um.
#Total wire length on LAYER met2 = 1322 um.
#Total wire length on LAYER met3 = 114 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              136
# met2                8
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.43 (MB)
#Total memory = 1718.12 (MB)
#Peak memory = 1851.86 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.40 (MB), peak = 1851.86 (MB)
#
#Total wire length = 2675 um.
#Total half perimeter of net bounding box = 3904 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 1153 um.
#Total wire length on LAYER met2 = 1322 um.
#Total wire length on LAYER met3 = 114 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              136
# met2                8
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2675 um.
#Total half perimeter of net bounding box = 3904 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 1153 um.
#Total wire length on LAYER met2 = 1322 um.
#Total wire length on LAYER met3 = 114 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              136
# met2                8
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.43 (MB)
#Total memory = 1718.12 (MB)
#Peak memory = 1851.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.61 (MB)
#Total memory = 1715.35 (MB)
#Peak memory = 1851.86 (MB)
#Number of warnings = 12
#Total number of warnings = 902
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:17 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.09 (MB), peak = 1851.86 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        176  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 177 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_18.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2133.6M).
#% Begin Load floorplan data ... (date=05/09 03:11:18, mem=1707.7M)
*info: reset 54 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.7M, current mem=1707.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1707.7M, current mem=1707.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:18 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:18 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 10
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 4
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 2
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 8
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 11
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 20
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 12
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 13
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 9
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 12
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 3
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 8
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 4
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 19
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 5
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 17
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 18
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 12
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 8
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 9
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 9
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 4
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 14
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 19
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2124.6M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 5 nets
5		: 2 nets
6     -	10	: 7 nets
11    -	15	: 8 nets
16    -	19	: 12 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.550e+03 (1.10e+03 4.46e+02)
              Est.  stn bbox = 1.615e+03 (1.14e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2124.6M
Iteration  2: Total net bbox = 1.550e+03 (1.10e+03 4.46e+02)
              Est.  stn bbox = 1.615e+03 (1.14e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2124.6M
Iteration  3: Total net bbox = 4.924e+02 (2.58e+02 2.34e+02)
              Est.  stn bbox = 5.398e+02 (2.73e+02 2.67e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2124.6M
Iteration  4: Total net bbox = 5.921e+02 (2.83e+02 3.09e+02)
              Est.  stn bbox = 6.426e+02 (2.98e+02 3.44e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2124.6M
Iteration  5: Total net bbox = 6.722e+02 (2.64e+02 4.09e+02)
              Est.  stn bbox = 7.297e+02 (2.78e+02 4.52e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2124.6M
Iteration  6: Total net bbox = 1.466e+03 (8.56e+02 6.10e+02)
              Est.  stn bbox = 1.583e+03 (9.10e+02 6.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2124.6M
*** cost = 1.466e+03 (8.56e+02 6.10e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:12 mem=2137.8M) ***
Total net bbox length = 1.467e+03 (8.556e+02 6.118e+02) (ext = 7.123e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.99 um, max move: 201.16 um 
	Max move on inst (BGR_Core/R1/sub2): (268.02, 162.28) --> (87.78, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2137.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.99 um
Max displacement: 201.16 um (Instance: BGR_Core/R1/sub2) (268.016, 162.283) -> (87.78, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.068e+03 (1.866e+03 1.203e+03) (ext = 8.095e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2137.8MB
*** Finished refinePlace (0:02:12 mem=2137.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2124.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.449%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.603800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2124.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2124.84 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2124.84 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2124.84 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2124.84 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2124.84 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2124.84 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.479800e+02um, number of vias: 117
[NR-eGR]   met2  (3V) length: 9.495000e+02um, number of vias: 32
[NR-eGR]   met3  (4H) length: 7.238700e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.043500e+02um, number of vias: 0
[NR-eGR] Total length: 2.725700e+03um, number of vias: 173
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2124.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2124.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1704.62 (MB), peak = 1851.86 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2124.8M, init mem=2124.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2124.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2124.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:19 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2335.62 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.26 (MB), peak = 1851.86 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:19 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.61 (MB), peak = 1851.86 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.89 (MB), peak = 1851.86 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:19 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.11 (MB)
#Total memory = 1712.89 (MB)
#Peak memory = 1851.86 (MB)
#
#
#Start global routing on Mon May  9 03:11:19 2022
#
#
#Start global routing initialization on Mon May  9 03:11:19 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:19 2022
#
#Start routing resource analysis on Mon May  9 03:11:19 2022
#
#Routing resource analysis is done on Mon May  9 03:11:19 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.99%
#  met1           H         601          10        1380     1.30%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.06%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:19 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.97 (MB), peak = 1851.86 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:19 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.97 (MB), peak = 1851.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.10 (MB), peak = 1851.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.10 (MB), peak = 1851.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2615 um.
#Total half perimeter of net bounding box = 3855 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 945 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 304 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                38
# met1              122
# met2               10
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.62 (MB)
#Total memory = 1714.51 (MB)
#Peak memory = 1851.86 (MB)
#
#Finished global routing on Mon May  9 03:11:19 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.51 (MB), peak = 1851.86 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 67 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2657 um.
#Total half perimeter of net bounding box = 3855 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 957 um.
#Total wire length on LAYER met2 = 1374 um.
#Total wire length on LAYER met3 = 314 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                38
# met1              122
# met2               10
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.40 (MB), peak = 1851.86 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.62 (MB)
#Total memory = 1714.40 (MB)
#Peak memory = 1851.86 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1724.07 (MB), peak = 1871.67 (MB)
#Complete Detail Routing.
#Total wire length = 2627 um.
#Total half perimeter of net bounding box = 3855 um.
#Total wire length on LAYER li1 = 100 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1239 um.
#Total wire length on LAYER met3 = 377 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                34
# met1              129
# met2               27
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.39 (MB)
#Total memory = 1721.79 (MB)
#Peak memory = 1871.67 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.07 (MB), peak = 1871.67 (MB)
#
#Total wire length = 2627 um.
#Total half perimeter of net bounding box = 3855 um.
#Total wire length on LAYER li1 = 100 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1239 um.
#Total wire length on LAYER met3 = 377 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                34
# met1              129
# met2               27
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2627 um.
#Total half perimeter of net bounding box = 3855 um.
#Total wire length on LAYER li1 = 100 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1239 um.
#Total wire length on LAYER met3 = 377 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                34
# met1              129
# met2               27
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.39 (MB)
#Total memory = 1721.79 (MB)
#Peak memory = 1871.67 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.93 (MB)
#Total memory = 1719.02 (MB)
#Peak memory = 1871.67 (MB)
#Number of warnings = 12
#Total number of warnings = 917
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:19 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1711.66 (MB), peak = 1871.67 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        208  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 209 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_2_19.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2151.3M).
#% Begin Load floorplan data ... (date=05/09 03:11:27, mem=1712.3M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1712.3M, current mem=1712.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1712.3M, current mem=1712.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:27 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:27 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 15
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 10
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2142.3M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.3M
Iteration  2: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.3M
Iteration  3: Total net bbox = 6.331e+02 (3.47e+02 2.86e+02)
              Est.  stn bbox = 6.683e+02 (3.58e+02 3.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.3M
Iteration  4: Total net bbox = 5.700e+02 (2.82e+02 2.88e+02)
              Est.  stn bbox = 6.049e+02 (2.94e+02 3.11e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.3M
Iteration  5: Total net bbox = 6.569e+02 (3.17e+02 3.40e+02)
              Est.  stn bbox = 6.968e+02 (3.29e+02 3.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.3M
Iteration  6: Total net bbox = 1.501e+03 (9.43e+02 5.59e+02)
              Est.  stn bbox = 1.598e+03 (9.99e+02 6.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.3M
*** cost = 1.501e+03 (9.43e+02 5.59e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:14 mem=2154.5M) ***
Total net bbox length = 1.503e+03 (9.426e+02 5.607e+02) (ext = 7.407e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 72.61 um, max move: 237.54 um 
	Max move on inst (R19/sub1): (251.02, 37.00) --> (99.05, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2154.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 72.61 um
Max displacement: 237.54 um (Instance: R19/sub1) (251.024, 36.997) -> (99.05, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.494e+03 (2.422e+03 1.072e+03) (ext = 6.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2154.5MB
*** Finished refinePlace (0:02:14 mem=2154.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2142.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.527%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2142.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2142.51 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2142.51 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.51 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2142.51 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.51 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.51 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.271610e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.969500e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 8.418000e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.964200e+02um, number of vias: 0
[NR-eGR] Total length: 3.206780e+03um, number of vias: 176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2142.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2142.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.25 (MB), peak = 1871.67 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2142.5M, init mem=2142.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2142.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2142.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:27 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2355.3 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1718.00 (MB), peak = 1871.67 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:27 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.28 (MB), peak = 1871.67 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.56 (MB), peak = 1871.67 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:27 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1724.56 (MB)
#Peak memory = 1871.67 (MB)
#
#
#Start global routing on Mon May  9 03:11:27 2022
#
#
#Start global routing initialization on Mon May  9 03:11:27 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:27 2022
#
#Start routing resource analysis on Mon May  9 03:11:27 2022
#
#Routing resource analysis is done on Mon May  9 03:11:27 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:27 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.69 (MB), peak = 1871.67 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:27 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.69 (MB), peak = 1871.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.69 (MB), peak = 1871.67 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.69 (MB), peak = 1871.67 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          2(0.14%)   (0.14%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.03% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2857 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1063 um.
#Total wire length on LAYER met2 = 1229 um.
#Total wire length on LAYER met3 = 566 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1726.08 (MB)
#Peak memory = 1871.67 (MB)
#
#Finished global routing on Mon May  9 03:11:27 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.08 (MB), peak = 1871.67 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2917 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 1084 um.
#Total wire length on LAYER met2 = 1241 um.
#Total wire length on LAYER met3 = 577 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.95 (MB), peak = 1871.67 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 1725.95 (MB)
#Peak memory = 1871.67 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1736.98 (MB), peak = 1883.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.68 (MB), peak = 1883.29 (MB)
#Complete Detail Routing.
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.45 (MB)
#Total memory = 1734.40 (MB)
#Peak memory = 1883.29 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.68 (MB), peak = 1883.29 (MB)
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.45 (MB)
#Total memory = 1734.40 (MB)
#Peak memory = 1883.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.69 (MB)
#Total memory = 1731.63 (MB)
#Peak memory = 1883.29 (MB)
#Number of warnings = 12
#Total number of warnings = 932
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:28 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1722.49 (MB), peak = 1883.29 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        156  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 157 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2168.2M).
#% Begin Load floorplan data ... (date=05/09 03:11:29, mem=1723.7M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.7M, current mem=1723.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:30, total cpu=0:00:00.1, real=0:00:01.0, peak res=1723.7M, current mem=1723.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:30 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:30 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 15
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 10
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2152.2M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2160.2M
Iteration  2: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2160.2M
Iteration  3: Total net bbox = 6.331e+02 (3.47e+02 2.86e+02)
              Est.  stn bbox = 6.683e+02 (3.58e+02 3.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2160.2M
Iteration  4: Total net bbox = 5.700e+02 (2.82e+02 2.88e+02)
              Est.  stn bbox = 6.049e+02 (2.94e+02 3.11e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2160.2M
Iteration  5: Total net bbox = 6.569e+02 (3.17e+02 3.40e+02)
              Est.  stn bbox = 6.968e+02 (3.29e+02 3.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2160.2M
Iteration  6: Total net bbox = 1.501e+03 (9.43e+02 5.59e+02)
              Est.  stn bbox = 1.598e+03 (9.99e+02 6.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2160.2M
*** cost = 1.501e+03 (9.43e+02 5.59e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:16 mem=2172.4M) ***
Total net bbox length = 1.503e+03 (9.426e+02 5.607e+02) (ext = 7.407e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 72.61 um, max move: 237.54 um 
	Max move on inst (R19/sub1): (251.02, 37.00) --> (99.05, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2172.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 72.61 um
Max displacement: 237.54 um (Instance: R19/sub1) (251.024, 36.997) -> (99.05, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.494e+03 (2.422e+03 1.072e+03) (ext = 6.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2172.4MB
*** Finished refinePlace (0:02:16 mem=2172.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2158.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.527%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2158.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2158.40 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2158.40 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2158.40 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2158.40 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2158.40 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2158.40 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.271610e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.969500e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 8.418000e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.964200e+02um, number of vias: 0
[NR-eGR] Total length: 3.206780e+03um, number of vias: 176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2158.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2158.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.30 (MB), peak = 1883.29 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2158.4M, init mem=2158.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2158.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2158.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:30 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2368.17 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.16 (MB), peak = 1883.29 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:30 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.44 (MB), peak = 1883.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.72 (MB), peak = 1883.29 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:30 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1735.72 (MB)
#Peak memory = 1883.29 (MB)
#
#
#Start global routing on Mon May  9 03:11:30 2022
#
#
#Start global routing initialization on Mon May  9 03:11:30 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:30 2022
#
#Start routing resource analysis on Mon May  9 03:11:30 2022
#
#Routing resource analysis is done on Mon May  9 03:11:30 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:30 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.80 (MB), peak = 1883.29 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:30 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.80 (MB), peak = 1883.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.80 (MB), peak = 1883.29 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.80 (MB), peak = 1883.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          2(0.14%)   (0.14%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.03% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2857 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1063 um.
#Total wire length on LAYER met2 = 1229 um.
#Total wire length on LAYER met3 = 566 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.46 (MB)
#Total memory = 1737.18 (MB)
#Peak memory = 1883.29 (MB)
#
#Finished global routing on Mon May  9 03:11:30 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.18 (MB), peak = 1883.29 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2917 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 1084 um.
#Total wire length on LAYER met2 = 1241 um.
#Total wire length on LAYER met3 = 577 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.00 (MB), peak = 1883.29 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.34 (MB)
#Total memory = 1737.00 (MB)
#Peak memory = 1883.29 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1748.27 (MB), peak = 1895.49 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.35 (MB), peak = 1895.49 (MB)
#Complete Detail Routing.
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.07 (MB)
#Total memory = 1745.07 (MB)
#Peak memory = 1895.49 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.35 (MB), peak = 1895.49 (MB)
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.07 (MB)
#Total memory = 1745.07 (MB)
#Peak memory = 1895.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.33 (MB)
#Total memory = 1742.30 (MB)
#Peak memory = 1895.49 (MB)
#Number of warnings = 12
#Total number of warnings = 947
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:31 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1734.02 (MB), peak = 1895.49 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        156  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 157 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2179.8M).
#% Begin Load floorplan data ... (date=05/09 03:11:32, mem=1735.2M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1735.3M, current mem=1735.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1735.3M, current mem=1735.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:32 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:32 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 6
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 13
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 9
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 9
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 3
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 13
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 12
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 3
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 19
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 7
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 7
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 11
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 17
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 3
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 16
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 13
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 3
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2171.8M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 8 nets
11    -	15	: 10 nets
16    -	19	: 10 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.570e+03 (1.13e+03 4.40e+02)
              Est.  stn bbox = 1.641e+03 (1.17e+03 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2171.8M
Iteration  2: Total net bbox = 1.570e+03 (1.13e+03 4.40e+02)
              Est.  stn bbox = 1.641e+03 (1.17e+03 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2171.8M
Iteration  3: Total net bbox = 5.240e+02 (2.94e+02 2.30e+02)
              Est.  stn bbox = 5.715e+02 (3.10e+02 2.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.2M
Iteration  4: Total net bbox = 5.804e+02 (2.74e+02 3.07e+02)
              Est.  stn bbox = 6.284e+02 (2.88e+02 3.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.2M
Iteration  5: Total net bbox = 6.826e+02 (2.55e+02 4.27e+02)
              Est.  stn bbox = 7.344e+02 (2.70e+02 4.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.2M
Iteration  6: Total net bbox = 1.450e+03 (8.84e+02 5.66e+02)
              Est.  stn bbox = 1.560e+03 (9.43e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.2M
*** cost = 1.450e+03 (8.84e+02 5.66e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:18 mem=2185.4M) ***
Total net bbox length = 1.451e+03 (8.839e+02 5.667e+02) (ext = 6.781e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.96 um, max move: 197.31 um 
	Max move on inst (BGR_Core/R1/sub1): (275.50, 156.65) --> (112.28, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2185.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.96 um
Max displacement: 197.31 um (Instance: BGR_Core/R1/sub1) (275.5, 156.645) -> (112.28, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.640e+03 (2.362e+03 1.278e+03) (ext = 7.717e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2185.4MB
*** Finished refinePlace (0:02:18 mem=2185.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=2173.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.821%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.186600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2173.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2173.41 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2173.41 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.41 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2173.41 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.622300e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 8.614400e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.105840e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 4.270000e+02um, number of vias: 0
[NR-eGR] Total length: 3.356510e+03um, number of vias: 196
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2173.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 2173.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.93 (MB), peak = 1895.49 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2173.4M, init mem=2173.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2173.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2173.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:33 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2385.2 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.85 (MB), peak = 1895.49 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.12 (MB), peak = 1895.49 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.41 (MB), peak = 1895.49 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:33 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1744.41 (MB)
#Peak memory = 1895.49 (MB)
#
#
#Start global routing on Mon May  9 03:11:33 2022
#
#
#Start global routing initialization on Mon May  9 03:11:33 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:33 2022
#
#Start routing resource analysis on Mon May  9 03:11:33 2022
#
#Routing resource analysis is done on Mon May  9 03:11:33 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     2.10%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.23%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:33 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.47 (MB), peak = 1895.49 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:33 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.47 (MB), peak = 1895.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.60 (MB), peak = 1895.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.60 (MB), peak = 1895.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3195 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1649 um.
#Total wire length on LAYER met2 = 1498 um.
#Total wire length on LAYER met3 = 28 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                32
# met1              119
# met2                2
#-----------------------
#                   153 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.59 (MB)
#Total memory = 1746.00 (MB)
#Peak memory = 1895.49 (MB)
#
#Finished global routing on Mon May  9 03:11:33 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.00 (MB), peak = 1895.49 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 72 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3244 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 23 um.
#Total wire length on LAYER met1 = 1666 um.
#Total wire length on LAYER met2 = 1522 um.
#Total wire length on LAYER met3 = 34 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                32
# met1              119
# met2                2
#-----------------------
#                   153 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.92 (MB), peak = 1895.49 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.57 (MB)
#Total memory = 1745.92 (MB)
#Peak memory = 1895.49 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1755.66 (MB), peak = 1895.49 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.32 (MB), peak = 1895.49 (MB)
#Complete Detail Routing.
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.12 (MB)
#Total memory = 1753.04 (MB)
#Peak memory = 1895.49 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.32 (MB), peak = 1895.49 (MB)
#
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.12 (MB)
#Total memory = 1753.04 (MB)
#Peak memory = 1895.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.89 (MB)
#Total memory = 1750.27 (MB)
#Peak memory = 1895.49 (MB)
#Number of warnings = 12
#Total number of warnings = 962
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:33 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1742.32 (MB), peak = 1895.49 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        236  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 237 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2195.4M).
#% Begin Load floorplan data ... (date=05/09 03:11:35, mem=1743.5M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1743.5M, current mem=1743.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1743.5M, current mem=1743.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:35 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:35 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 12
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 11
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 19
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 19
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 15
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 9
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 18
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 3
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 5
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 20
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 13
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 19
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 11
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 18
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 11
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 12
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 9
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 13
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 19
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 18
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 12
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 13
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2187.4M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 1 nets
5		: 4 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 10 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.541e+03 (1.13e+03 4.07e+02)
              Est.  stn bbox = 1.584e+03 (1.16e+03 4.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2187.4M
Iteration  2: Total net bbox = 1.541e+03 (1.13e+03 4.07e+02)
              Est.  stn bbox = 1.584e+03 (1.16e+03 4.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2187.4M
Iteration  3: Total net bbox = 5.477e+02 (2.82e+02 2.66e+02)
              Est.  stn bbox = 5.842e+02 (2.95e+02 2.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2187.4M
Iteration  4: Total net bbox = 5.331e+02 (2.62e+02 2.71e+02)
              Est.  stn bbox = 5.698e+02 (2.75e+02 2.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2187.4M
Iteration  5: Total net bbox = 5.836e+02 (2.53e+02 3.30e+02)
              Est.  stn bbox = 6.257e+02 (2.67e+02 3.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2187.4M
Iteration  6: Total net bbox = 1.439e+03 (8.79e+02 5.60e+02)
              Est.  stn bbox = 1.537e+03 (9.36e+02 6.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2187.4M
*** cost = 1.439e+03 (8.79e+02 5.60e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:19 mem=2199.6M) ***
Total net bbox length = 1.441e+03 (8.791e+02 5.621e+02) (ext = 7.067e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.75 um, max move: 219.09 um 
	Max move on inst (R20/sub1): (250.53, 36.69) --> (154.91, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.75 um
Max displacement: 219.09 um (Instance: R20/sub1) (250.535, 36.691) -> (154.91, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.869e+03 (2.395e+03 1.475e+03) (ext = 7.805e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.6MB
*** Finished refinePlace (0:02:19 mem=2199.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2187.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.272%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.449800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2187.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2187.59 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2187.59 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2187.59 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2187.59 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2187.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2187.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.948300e+02um, number of vias: 125
[NR-eGR]   met2  (3V) length: 9.590500e+02um, number of vias: 35
[NR-eGR]   met3  (4H) length: 1.155980e+03um, number of vias: 22
[NR-eGR]   met4  (5V) length: 5.563200e+02um, number of vias: 0
[NR-eGR] Total length: 3.566180e+03um, number of vias: 192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2187.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2187.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.15 (MB), peak = 1895.49 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2187.6M, init mem=2187.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2187.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2187.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:35 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2398.37 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.84 (MB), peak = 1895.49 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:35 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.16 (MB), peak = 1895.49 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.44 (MB), peak = 1895.49 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:36 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1755.44 (MB)
#Peak memory = 1895.49 (MB)
#
#
#Start global routing on Mon May  9 03:11:36 2022
#
#
#Start global routing initialization on Mon May  9 03:11:36 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:36 2022
#
#Start routing resource analysis on Mon May  9 03:11:36 2022
#
#Routing resource analysis is done on Mon May  9 03:11:36 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.72%
#  met1           H         601          10        1380     0.36%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.22%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.59 (MB), peak = 1895.49 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:36 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.59 (MB), peak = 1895.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.59 (MB), peak = 1895.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.59 (MB), peak = 1895.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3478 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1760 um.
#Total wire length on LAYER met3 = 152 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 159
#Up-Via Summary (total 159):
#           
#-----------------------
# li1                35
# met1              120
# met2                4
#-----------------------
#                   159 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.55 (MB)
#Total memory = 1756.99 (MB)
#Peak memory = 1895.49 (MB)
#
#Finished global routing on Mon May  9 03:11:36 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1756.99 (MB), peak = 1895.49 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3519 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 33 um.
#Total wire length on LAYER met1 = 1568 um.
#Total wire length on LAYER met2 = 1759 um.
#Total wire length on LAYER met3 = 159 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 159
#Up-Via Summary (total 159):
#           
#-----------------------
# li1                35
# met1              120
# met2                4
#-----------------------
#                   159 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1756.82 (MB), peak = 1895.49 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.48 (MB)
#Total memory = 1756.82 (MB)
#Peak memory = 1895.49 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.19 (MB), peak = 1907.72 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.00 (MB), peak = 1907.72 (MB)
#Complete Detail Routing.
#Total wire length = 3542 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 1532 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              130
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.90 (MB)
#Total memory = 1764.71 (MB)
#Peak memory = 1907.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.00 (MB), peak = 1907.72 (MB)
#
#Total wire length = 3542 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 1532 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              130
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3542 um.
#Total half perimeter of net bounding box = 4735 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 1532 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 221 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              130
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.90 (MB)
#Total memory = 1764.71 (MB)
#Peak memory = 1907.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.93 (MB)
#Total memory = 1761.74 (MB)
#Peak memory = 1907.72 (MB)
#Number of warnings = 12
#Total number of warnings = 977
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:36 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1753.66 (MB), peak = 1907.72 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2210.1M).
#% Begin Load floorplan data ... (date=05/09 03:11:37, mem=1754.9M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1754.9M, current mem=1754.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1754.9M, current mem=1754.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:37 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:37 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 20
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 2
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 13
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 4
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 8
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 10
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 13
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 12
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 9
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 17
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 8
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 17
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 6
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 7
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 17
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 3
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 16
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 15
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 4
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 5
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 9
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 17
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 18
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 19
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 15
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 9
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 17
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 9
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 6
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2194.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 14 nets
11    -	15	: 8 nets
16    -	19	: 8 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.599e+03 (1.14e+03 4.58e+02)
              Est.  stn bbox = 1.661e+03 (1.17e+03 4.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2202.1M
Iteration  2: Total net bbox = 1.599e+03 (1.14e+03 4.58e+02)
              Est.  stn bbox = 1.661e+03 (1.17e+03 4.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2202.1M
Iteration  3: Total net bbox = 5.140e+02 (2.79e+02 2.35e+02)
              Est.  stn bbox = 5.611e+02 (2.93e+02 2.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2202.1M
Iteration  4: Total net bbox = 5.768e+02 (2.79e+02 2.97e+02)
              Est.  stn bbox = 6.238e+02 (2.93e+02 3.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2202.1M
Iteration  5: Total net bbox = 6.384e+02 (2.83e+02 3.55e+02)
              Est.  stn bbox = 6.951e+02 (3.02e+02 3.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2202.1M
Iteration  6: Total net bbox = 1.418e+03 (8.41e+02 5.78e+02)
              Est.  stn bbox = 1.526e+03 (8.97e+02 6.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2202.1M
*** cost = 1.418e+03 (8.41e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:21 mem=2214.3M) ***
Total net bbox length = 1.420e+03 (8.410e+02 5.792e+02) (ext = 6.657e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 62.53 um, max move: 180.88 um 
	Max move on inst (BGR_Core/R3/sub2): (250.57, 133.42) --> (118.16, 84.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2214.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 62.53 um
Max displacement: 180.88 um (Instance: BGR_Core/R3/sub2) (250.572, 133.424) -> (118.16, 84.96)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.219e+03 (2.136e+03 1.083e+03) (ext = 7.854e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2214.3MB
*** Finished refinePlace (0:02:21 mem=2214.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2202.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.821%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.820000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2202.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2202.33 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2202.33 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2202.33 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2202.33 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2202.33 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2202.33 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.187030e+03um, number of vias: 136
[NR-eGR]   met2  (3V) length: 8.513700e+02um, number of vias: 28
[NR-eGR]   met3  (4H) length: 6.909200e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 1.866600e+02um, number of vias: 0
[NR-eGR] Total length: 2.915980e+03um, number of vias: 186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2202.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 2202.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.93 (MB), peak = 1907.72 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2202.3M, init mem=2202.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2202.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2202.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:38 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2391.1 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.87 (MB), peak = 1907.72 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:38 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.27 (MB), peak = 1907.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.55 (MB), peak = 1907.72 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:38 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 1765.55 (MB)
#Peak memory = 1907.72 (MB)
#
#
#Start global routing on Mon May  9 03:11:38 2022
#
#
#Start global routing initialization on Mon May  9 03:11:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:38 2022
#
#Start routing resource analysis on Mon May  9 03:11:38 2022
#
#Routing resource analysis is done on Mon May  9 03:11:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.22%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.29%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.60 (MB), peak = 1907.72 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.60 (MB), peak = 1907.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.73 (MB), peak = 1907.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.73 (MB), peak = 1907.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2581 um.
#Total half perimeter of net bounding box = 3897 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 973 um.
#Total wire length on LAYER met2 = 1277 um.
#Total wire length on LAYER met3 = 331 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                35
# met1              115
# met2               10
#-----------------------
#                   160 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.57 (MB)
#Total memory = 1767.12 (MB)
#Peak memory = 1907.72 (MB)
#
#Finished global routing on Mon May  9 03:11:38 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.12 (MB), peak = 1907.72 (MB)
#Start Track Assignment.
#Done with 44 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2650 um.
#Total half perimeter of net bounding box = 3897 um.
#Total wire length on LAYER li1 = 16 um.
#Total wire length on LAYER met1 = 980 um.
#Total wire length on LAYER met2 = 1307 um.
#Total wire length on LAYER met3 = 347 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                35
# met1              115
# met2               10
#-----------------------
#                   160 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.99 (MB), peak = 1907.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.62 (MB)
#Total memory = 1766.99 (MB)
#Peak memory = 1907.72 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1777.95 (MB), peak = 1914.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.92 (MB), peak = 1914.98 (MB)
#Complete Detail Routing.
#Total wire length = 2571 um.
#Total half perimeter of net bounding box = 3897 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 970 um.
#Total wire length on LAYER met2 = 1185 um.
#Total wire length on LAYER met3 = 375 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                29
# met1              131
# met2               24
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.65 (MB)
#Total memory = 1775.64 (MB)
#Peak memory = 1914.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.92 (MB), peak = 1914.98 (MB)
#
#Total wire length = 2571 um.
#Total half perimeter of net bounding box = 3897 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 970 um.
#Total wire length on LAYER met2 = 1185 um.
#Total wire length on LAYER met3 = 375 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                29
# met1              131
# met2               24
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2571 um.
#Total half perimeter of net bounding box = 3897 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 970 um.
#Total wire length on LAYER met2 = 1185 um.
#Total wire length on LAYER met3 = 375 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                29
# met1              131
# met2               24
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.65 (MB)
#Total memory = 1775.64 (MB)
#Peak memory = 1914.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.50 (MB)
#Total memory = 1772.86 (MB)
#Peak memory = 1914.98 (MB)
#Number of warnings = 12
#Total number of warnings = 992
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:38 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1763.84 (MB), peak = 1914.98 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        236  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 237 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_4.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2227.2M).
#% Begin Load floorplan data ... (date=05/09 03:11:40, mem=1765.1M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1765.1M, current mem=1765.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1765.1M, current mem=1765.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:40 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:40 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 7
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 13
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 12
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 10
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 7
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 3
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 5
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 12
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 15
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 18
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 3
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 20
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 7
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 9
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 7
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 9
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 3
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 19
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 5
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2219.2M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 11 nets
11    -	15	: 9 nets
16    -	19	: 7 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.533e+03 (1.14e+03 3.89e+02)
              Est.  stn bbox = 1.576e+03 (1.17e+03 4.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2219.2M
Iteration  2: Total net bbox = 1.533e+03 (1.14e+03 3.89e+02)
              Est.  stn bbox = 1.576e+03 (1.17e+03 4.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2219.2M
Iteration  3: Total net bbox = 5.066e+02 (2.56e+02 2.51e+02)
              Est.  stn bbox = 5.428e+02 (2.69e+02 2.74e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2219.2M
Iteration  4: Total net bbox = 5.132e+02 (2.54e+02 2.60e+02)
              Est.  stn bbox = 5.488e+02 (2.66e+02 2.83e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2219.2M
Iteration  5: Total net bbox = 5.936e+02 (2.42e+02 3.52e+02)
              Est.  stn bbox = 6.340e+02 (2.54e+02 3.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2219.2M
Iteration  6: Total net bbox = 1.451e+03 (8.74e+02 5.77e+02)
              Est.  stn bbox = 1.548e+03 (9.30e+02 6.18e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2219.2M
*** cost = 1.451e+03 (8.74e+02 5.77e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:23 mem=2225.3M) ***
Total net bbox length = 1.453e+03 (8.739e+02 5.791e+02) (ext = 6.929e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 85.31 um, max move: 183.47 um 
	Max move on inst (R20/sub2): (250.60, 38.70) --> (150.99, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2225.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 85.31 um
Max displacement: 183.47 um (Instance: R20/sub2) (250.6, 38.696) -> (150.99, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.822e+03 (2.334e+03 1.488e+03) (ext = 6.006e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2225.3MB
*** Finished refinePlace (0:02:23 mem=2225.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2219.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 28.625%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.412200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2219.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2219.34 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2219.34 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2219.34 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2219.34 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2219.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2219.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.008220e+03um, number of vias: 139
[NR-eGR]   met2  (3V) length: 1.028420e+03um, number of vias: 31
[NR-eGR]   met3  (4H) length: 1.044200e+03um, number of vias: 19
[NR-eGR]   met4  (5V) length: 5.166700e+02um, number of vias: 0
[NR-eGR] Total length: 3.597510e+03um, number of vias: 199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2219.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2219.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.62 (MB), peak = 1914.98 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2219.3M, init mem=2219.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2219.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2219.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:40 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2428.12 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1770.25 (MB), peak = 1914.98 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:40 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.53 (MB), peak = 1914.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.81 (MB), peak = 1914.98 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:40 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1776.81 (MB)
#Peak memory = 1914.98 (MB)
#
#
#Start global routing on Mon May  9 03:11:40 2022
#
#
#Start global routing initialization on Mon May  9 03:11:40 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:40 2022
#
#Start routing resource analysis on Mon May  9 03:11:40 2022
#
#Routing resource analysis is done on Mon May  9 03:11:40 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.71%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.12%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:40 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.93 (MB), peak = 1914.98 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:40 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.93 (MB), peak = 1914.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.93 (MB), peak = 1914.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.93 (MB), peak = 1914.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   150.40    37.59   188.00    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3416 um.
#Total half perimeter of net bounding box = 4703 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1318 um.
#Total wire length on LAYER met2 = 1718 um.
#Total wire length on LAYER met3 = 380 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                35
# met1              128
# met2               12
#-----------------------
#                   175 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.51 (MB)
#Total memory = 1778.32 (MB)
#Peak memory = 1914.98 (MB)
#
#Finished global routing on Mon May  9 03:11:40 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.32 (MB), peak = 1914.98 (MB)
#Start Track Assignment.
#Done with 56 horizontal wires in 1 hboxes and 66 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3479 um.
#Total half perimeter of net bounding box = 4703 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 1343 um.
#Total wire length on LAYER met2 = 1743 um.
#Total wire length on LAYER met3 = 380 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                35
# met1              128
# met2               12
#-----------------------
#                   175 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.20 (MB), peak = 1914.98 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 1778.20 (MB)
#Peak memory = 1914.98 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1788.36 (MB), peak = 1925.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.35 (MB), peak = 1925.79 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.96 (MB), peak = 1925.79 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.31 (MB), peak = 1925.79 (MB)
#Complete Detail Routing.
#Total wire length = 3548 um.
#Total half perimeter of net bounding box = 4703 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 1382 um.
#Total wire length on LAYER met2 = 1725 um.
#Total wire length on LAYER met3 = 356 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                33
# met1              139
# met2               12
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.83 (MB)
#Total memory = 1786.03 (MB)
#Peak memory = 1925.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.31 (MB), peak = 1925.79 (MB)
#
#Total wire length = 3548 um.
#Total half perimeter of net bounding box = 4703 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 1382 um.
#Total wire length on LAYER met2 = 1725 um.
#Total wire length on LAYER met3 = 356 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                33
# met1              139
# met2               12
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3548 um.
#Total half perimeter of net bounding box = 4703 um.
#Total wire length on LAYER li1 = 85 um.
#Total wire length on LAYER met1 = 1382 um.
#Total wire length on LAYER met2 = 1725 um.
#Total wire length on LAYER met3 = 356 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                33
# met1              139
# met2               12
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.84 (MB)
#Total memory = 1786.03 (MB)
#Peak memory = 1925.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.98 (MB)
#Total memory = 1783.26 (MB)
#Peak memory = 1925.79 (MB)
#Number of warnings = 12
#Total number of warnings = 1007
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:41 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1775.88 (MB), peak = 1925.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        150  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 151 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_5.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2235.6M).
#% Begin Load floorplan data ... (date=05/09 03:11:43, mem=1776.5M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1776.5M, current mem=1776.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1776.5M, current mem=1776.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:43 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:43 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 15
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 17
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 18
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 11
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 17
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 3
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 9
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 11
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 16
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 12
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 15
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 6
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 7
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 13
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2227.6M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 11 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2227.6M
Iteration  2: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2227.6M
Iteration  3: Total net bbox = 5.469e+02 (2.76e+02 2.71e+02)
              Est.  stn bbox = 5.826e+02 (2.88e+02 2.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2227.6M
Iteration  4: Total net bbox = 5.424e+02 (2.66e+02 2.76e+02)
              Est.  stn bbox = 5.783e+02 (2.79e+02 3.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2227.6M
Iteration  5: Total net bbox = 5.801e+02 (2.56e+02 3.24e+02)
              Est.  stn bbox = 6.212e+02 (2.70e+02 3.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2227.6M
Iteration  6: Total net bbox = 1.453e+03 (8.86e+02 5.67e+02)
              Est.  stn bbox = 1.552e+03 (9.44e+02 6.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2227.6M
*** cost = 1.453e+03 (8.86e+02 5.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:25 mem=2236.8M) ***
Total net bbox length = 1.454e+03 (8.862e+02 5.680e+02) (ext = 7.155e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.56 um, max move: 181.19 um 
	Max move on inst (BGR_Core/R4/sub1): (267.45, 155.94) --> (119.63, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2236.8MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.56 um
Max displacement: 181.19 um (Instance: BGR_Core/R4/sub1) (267.449, 155.935) -> (119.63, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.891e+03 (1.903e+03 9.876e+02) (ext = 8.352e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2236.8MB
*** Finished refinePlace (0:02:25 mem=2236.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2226.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.566%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.368800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2226.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2226.77 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2226.77 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2226.77 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2226.77 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2226.77 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2226.77 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.185510e+03um, number of vias: 131
[NR-eGR]   met2  (3V) length: 8.161900e+02um, number of vias: 26
[NR-eGR]   met3  (4H) length: 3.509800e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.939800e+02um, number of vias: 0
[NR-eGR] Total length: 2.546660e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2226.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2226.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.80 (MB), peak = 1925.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2226.8M, init mem=2226.8M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2226.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2226.8M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:43 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2437.57 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.22 (MB), peak = 1925.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:43 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.50 (MB), peak = 1925.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1780.78 (MB), peak = 1925.79 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:43 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 1780.78 (MB)
#Peak memory = 1925.79 (MB)
#
#
#Start global routing on Mon May  9 03:11:43 2022
#
#
#Start global routing initialization on Mon May  9 03:11:43 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:43 2022
#
#Start routing resource analysis on Mon May  9 03:11:43 2022
#
#Routing resource analysis is done on Mon May  9 03:11:43 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.14%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.17%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:43 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.84 (MB), peak = 1925.79 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:43 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.84 (MB), peak = 1925.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.97 (MB), peak = 1925.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.97 (MB), peak = 1925.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2333 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 794 um.
#Total wire length on LAYER met2 = 1166 um.
#Total wire length on LAYER met3 = 352 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.60 (MB)
#Total memory = 1782.38 (MB)
#Peak memory = 1925.79 (MB)
#
#Finished global routing on Mon May  9 03:11:43 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.38 (MB), peak = 1925.79 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2382 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 817 um.
#Total wire length on LAYER met2 = 1179 um.
#Total wire length on LAYER met3 = 360 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.30 (MB), peak = 1925.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.59 (MB)
#Total memory = 1782.30 (MB)
#Peak memory = 1925.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1792.78 (MB), peak = 1931.42 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.51 (MB), peak = 1931.42 (MB)
#Complete Detail Routing.
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.93 (MB)
#Total memory = 1790.23 (MB)
#Peak memory = 1931.42 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.51 (MB), peak = 1931.42 (MB)
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.93 (MB)
#Total memory = 1790.23 (MB)
#Peak memory = 1931.42 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.21 (MB)
#Total memory = 1787.46 (MB)
#Peak memory = 1931.42 (MB)
#Number of warnings = 12
#Total number of warnings = 1022
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:44 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1778.95 (MB), peak = 1931.42 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_6.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2247.9M).
#% Begin Load floorplan data ... (date=05/09 03:11:45, mem=1780.2M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1780.2M, current mem=1780.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1780.2M, current mem=1780.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:45 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:46 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 15
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 17
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 18
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 3
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 11
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 6
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 17
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 2
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 3
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 9
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 20
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 11
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 5
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 17
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 12
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 15
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 6
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 16
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 12
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 7
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 13
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2239.9M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 11 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.9M
Iteration  2: Total net bbox = 1.659e+03 (1.22e+03 4.36e+02)
              Est.  stn bbox = 1.701e+03 (1.24e+03 4.57e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.9M
Iteration  3: Total net bbox = 5.469e+02 (2.76e+02 2.71e+02)
              Est.  stn bbox = 5.826e+02 (2.88e+02 2.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.9M
Iteration  4: Total net bbox = 5.424e+02 (2.66e+02 2.76e+02)
              Est.  stn bbox = 5.783e+02 (2.79e+02 3.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.9M
Iteration  5: Total net bbox = 5.801e+02 (2.56e+02 3.24e+02)
              Est.  stn bbox = 6.212e+02 (2.70e+02 3.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.9M
Iteration  6: Total net bbox = 1.453e+03 (8.86e+02 5.67e+02)
              Est.  stn bbox = 1.552e+03 (9.44e+02 6.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2239.9M
*** cost = 1.453e+03 (8.86e+02 5.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:27 mem=2249.1M) ***
Total net bbox length = 1.454e+03 (8.862e+02 5.680e+02) (ext = 7.155e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.56 um, max move: 181.19 um 
	Max move on inst (BGR_Core/R4/sub1): (267.45, 155.94) --> (119.63, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2249.1MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.56 um
Max displacement: 181.19 um (Instance: BGR_Core/R4/sub1) (267.449, 155.935) -> (119.63, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.891e+03 (1.903e+03 9.876e+02) (ext = 8.352e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2249.1MB
*** Finished refinePlace (0:02:27 mem=2249.1M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2239.1M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.566%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.368800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2239.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2239.05 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2239.05 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2239.05 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2239.05 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2239.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2239.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.185510e+03um, number of vias: 131
[NR-eGR]   met2  (3V) length: 8.161900e+02um, number of vias: 26
[NR-eGR]   met3  (4H) length: 3.509800e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.939800e+02um, number of vias: 0
[NR-eGR] Total length: 2.546660e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2239.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2239.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1779.96 (MB), peak = 1931.42 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2239.1M, init mem=2239.1M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2239.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2239.1M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:46 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2430.85 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.77 (MB), peak = 1931.42 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:46 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.06 (MB), peak = 1931.42 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1794.34 (MB), peak = 1931.42 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:46 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1794.34 (MB)
#Peak memory = 1931.42 (MB)
#
#
#Start global routing on Mon May  9 03:11:46 2022
#
#
#Start global routing initialization on Mon May  9 03:11:46 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:46 2022
#
#Start routing resource analysis on Mon May  9 03:11:46 2022
#
#Routing resource analysis is done on Mon May  9 03:11:46 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.14%
#  met1           H         601          10        1380     0.72%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.17%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:46 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.48 (MB), peak = 1931.42 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:46 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.48 (MB), peak = 1931.42 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.48 (MB), peak = 1931.42 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.48 (MB), peak = 1931.42 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2333 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 794 um.
#Total wire length on LAYER met2 = 1166 um.
#Total wire length on LAYER met3 = 352 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1795.86 (MB)
#Peak memory = 1931.42 (MB)
#
#Finished global routing on Mon May  9 03:11:46 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1795.86 (MB), peak = 1931.42 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2382 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 817 um.
#Total wire length on LAYER met2 = 1179 um.
#Total wire length on LAYER met3 = 360 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 150
#Up-Via Summary (total 150):
#           
#-----------------------
# li1                37
# met1               99
# met2               14
#-----------------------
#                   150 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1795.75 (MB), peak = 1931.42 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.49 (MB)
#Total memory = 1795.75 (MB)
#Peak memory = 1931.42 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1806.45 (MB), peak = 1947.44 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.94 (MB), peak = 1947.44 (MB)
#Complete Detail Routing.
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.91 (MB)
#Total memory = 1803.66 (MB)
#Peak memory = 1947.44 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.94 (MB), peak = 1947.44 (MB)
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2326 um.
#Total half perimeter of net bounding box = 3544 um.
#Total wire length on LAYER li1 = 58 um.
#Total wire length on LAYER met1 = 751 um.
#Total wire length on LAYER met2 = 1152 um.
#Total wire length on LAYER met3 = 364 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                34
# met1              117
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.91 (MB)
#Total memory = 1803.66 (MB)
#Peak memory = 1947.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.14 (MB)
#Total memory = 1800.89 (MB)
#Peak memory = 1947.44 (MB)
#Number of warnings = 12
#Total number of warnings = 1037
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:46 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1793.10 (MB), peak = 1947.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        184  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 185 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_7.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2263.1M).
#% Begin Load floorplan data ... (date=05/09 03:11:48, mem=1793.7M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.7M, current mem=1793.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:48 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:48 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 9
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 17
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 9
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 11
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 10
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 4
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 10
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 12
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 11
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 2
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 14
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 9
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 16
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 6
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2255.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 5 nets
5		: 1 nets
6     -	10	: 12 nets
11    -	15	: 8 nets
16    -	19	: 7 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.571e+03 (1.15e+03 4.17e+02)
              Est.  stn bbox = 1.613e+03 (1.17e+03 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2255.1M
Iteration  2: Total net bbox = 1.571e+03 (1.15e+03 4.17e+02)
              Est.  stn bbox = 1.613e+03 (1.17e+03 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2255.1M
Iteration  3: Total net bbox = 5.595e+02 (3.04e+02 2.56e+02)
              Est.  stn bbox = 5.968e+02 (3.16e+02 2.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2255.1M
Iteration  4: Total net bbox = 5.306e+02 (2.67e+02 2.63e+02)
              Est.  stn bbox = 5.674e+02 (2.80e+02 2.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2255.1M
Iteration  5: Total net bbox = 5.998e+02 (2.80e+02 3.20e+02)
              Est.  stn bbox = 6.394e+02 (2.92e+02 3.48e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2255.1M
Iteration  6: Total net bbox = 1.464e+03 (9.12e+02 5.52e+02)
              Est.  stn bbox = 1.562e+03 (9.68e+02 5.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2255.1M
*** cost = 1.464e+03 (9.12e+02 5.52e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:28 mem=2267.4M) ***
Total net bbox length = 1.466e+03 (9.123e+02 5.537e+02) (ext = 7.285e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 68.74 um, max move: 163.13 um 
	Max move on inst (BGR_Core/R3/sub1): (248.28, 157.53) --> (120.12, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2267.4MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 68.74 um
Max displacement: 163.13 um (Instance: BGR_Core/R3/sub1) (248.282, 157.526) -> (120.12, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.941e+03 (1.927e+03 1.014e+03) (ext = 9.055e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2267.4MB
*** Finished refinePlace (0:02:28 mem=2267.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2255.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.370%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.378200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2255.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2255.36 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2255.36 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2255.36 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2255.36 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2255.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2255.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.683900e+02um, number of vias: 131
[NR-eGR]   met2  (3V) length: 7.148700e+02um, number of vias: 39
[NR-eGR]   met3  (4H) length: 5.961600e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 2.684000e+02um, number of vias: 0
[NR-eGR] Total length: 2.547820e+03um, number of vias: 196
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2255.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2255.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.78 (MB), peak = 1947.44 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2255.4M, init mem=2255.4M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2255.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2255.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:48 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2464.12 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.49 (MB), peak = 1947.44 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:49 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.79 (MB), peak = 1947.44 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.07 (MB), peak = 1947.44 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:49 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1803.07 (MB)
#Peak memory = 1947.44 (MB)
#
#
#Start global routing on Mon May  9 03:11:49 2022
#
#
#Start global routing initialization on Mon May  9 03:11:49 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:49 2022
#
#Start routing resource analysis on Mon May  9 03:11:49 2022
#
#Routing resource analysis is done on Mon May  9 03:11:49 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.00%
#  met1           H         601          10        1380     0.43%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.09%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.20 (MB), peak = 1947.44 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.20 (MB), peak = 1947.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.20 (MB), peak = 1947.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.20 (MB), peak = 1947.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              3.00 |              3.00 |   150.40    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     3.00 |    (li1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2319 um.
#Total half perimeter of net bounding box = 3532 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 980 um.
#Total wire length on LAYER met2 = 1097 um.
#Total wire length on LAYER met3 = 242 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
# li1                32
# met1              110
# met2               13
#-----------------------
#                   155 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.53 (MB)
#Total memory = 1804.60 (MB)
#Peak memory = 1947.44 (MB)
#
#Finished global routing on Mon May  9 03:11:49 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.60 (MB), peak = 1947.44 (MB)
#Start Track Assignment.
#Done with 54 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2418 um.
#Total half perimeter of net bounding box = 3532 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1030 um.
#Total wire length on LAYER met2 = 1123 um.
#Total wire length on LAYER met3 = 254 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
# li1                32
# met1              110
# met2               13
#-----------------------
#                   155 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.48 (MB), peak = 1947.44 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.49 (MB)
#Total memory = 1804.48 (MB)
#Peak memory = 1947.44 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1813.98 (MB), peak = 1962.41 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.67 (MB), peak = 1962.41 (MB)
#Complete Detail Routing.
#Total wire length = 2353 um.
#Total half perimeter of net bounding box = 3532 um.
#Total wire length on LAYER li1 = 122 um.
#Total wire length on LAYER met1 = 989 um.
#Total wire length on LAYER met2 = 992 um.
#Total wire length on LAYER met3 = 250 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                23
# met1              120
# met2               24
#-----------------------
#                   167 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.91 (MB)
#Total memory = 1811.39 (MB)
#Peak memory = 1962.41 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.67 (MB), peak = 1962.41 (MB)
#
#Total wire length = 2353 um.
#Total half perimeter of net bounding box = 3532 um.
#Total wire length on LAYER li1 = 122 um.
#Total wire length on LAYER met1 = 989 um.
#Total wire length on LAYER met2 = 992 um.
#Total wire length on LAYER met3 = 250 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                23
# met1              120
# met2               24
#-----------------------
#                   167 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2353 um.
#Total half perimeter of net bounding box = 3532 um.
#Total wire length on LAYER li1 = 122 um.
#Total wire length on LAYER met1 = 989 um.
#Total wire length on LAYER met2 = 992 um.
#Total wire length on LAYER met3 = 250 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 167
#Up-Via Summary (total 167):
#           
#-----------------------
# li1                23
# met1              120
# met2               24
#-----------------------
#                   167 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.91 (MB)
#Total memory = 1811.39 (MB)
#Peak memory = 1962.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.18 (MB)
#Total memory = 1808.61 (MB)
#Peak memory = 1962.41 (MB)
#Number of warnings = 12
#Total number of warnings = 1052
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:49 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1801.20 (MB), peak = 1962.41 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        182  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 183 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_8.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2281.1M).
#% Begin Load floorplan data ... (date=05/09 03:11:51, mem=1801.8M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1801.8M, current mem=1801.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1801.8M, current mem=1801.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:51 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:51 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 9
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 4
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 17
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 4
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 16
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 7
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 18
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 20
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 13
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 7
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 9
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 15
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2265.1M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 4 nets
5		: 0 nets
6     -	10	: 11 nets
11    -	15	: 11 nets
16    -	19	: 8 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.525e+03 (1.11e+03 4.12e+02)
              Est.  stn bbox = 1.569e+03 (1.14e+03 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.1M
Iteration  2: Total net bbox = 1.525e+03 (1.11e+03 4.12e+02)
              Est.  stn bbox = 1.569e+03 (1.14e+03 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.1M
Iteration  3: Total net bbox = 5.203e+02 (2.60e+02 2.60e+02)
              Est.  stn bbox = 5.558e+02 (2.73e+02 2.83e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.1M
Iteration  4: Total net bbox = 5.247e+02 (2.62e+02 2.62e+02)
              Est.  stn bbox = 5.598e+02 (2.75e+02 2.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.1M
Iteration  5: Total net bbox = 6.293e+02 (2.89e+02 3.41e+02)
              Est.  stn bbox = 6.687e+02 (3.01e+02 3.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.1M
Iteration  6: Total net bbox = 1.448e+03 (9.13e+02 5.35e+02)
              Est.  stn bbox = 1.542e+03 (9.69e+02 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2273.1M
*** cost = 1.448e+03 (9.13e+02 5.35e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:30 mem=2282.3M) ***
Total net bbox length = 1.450e+03 (9.133e+02 5.367e+02) (ext = 7.036e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 75.35 um, max move: 188.39 um 
	Max move on inst (R20/sub2): (260.52, 51.36) --> (124.53, 103.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2282.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 75.35 um
Max displacement: 188.39 um (Instance: R20/sub2) (260.522, 51.361) -> (124.53, 103.76)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 2.905e+03 (1.656e+03 1.250e+03) (ext = 7.867e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2282.3MB
*** Finished refinePlace (0:02:30 mem=2282.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2273.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.998%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.472200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2273.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2273.28 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2273.28 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2273.28 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2273.28 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2273.28 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2273.28 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.581100e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 9.557700e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 5.814400e+02um, number of vias: 16
[NR-eGR]   met4  (5V) length: 2.928000e+02um, number of vias: 0
[NR-eGR] Total length: 2.688120e+03um, number of vias: 185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2273.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2273.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.79 (MB), peak = 1962.41 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2273.3M, init mem=2273.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2273.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2273.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:51 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2464.07 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.68 (MB), peak = 1962.41 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:51 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.98 (MB), peak = 1962.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1812.26 (MB), peak = 1962.41 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:51 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1812.26 (MB)
#Peak memory = 1962.41 (MB)
#
#
#Start global routing on Mon May  9 03:11:51 2022
#
#
#Start global routing initialization on Mon May  9 03:11:51 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:51 2022
#
#Start routing resource analysis on Mon May  9 03:11:51 2022
#
#Routing resource analysis is done on Mon May  9 03:11:51 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.49%
#  met1           H         601          10        1380     1.01%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.10%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:51 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.31 (MB), peak = 1962.41 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:51 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.31 (MB), peak = 1962.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.44 (MB), peak = 1962.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.44 (MB), peak = 1962.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   188.00    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2560 um.
#Total half perimeter of net bounding box = 3731 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 800 um.
#Total wire length on LAYER met2 = 1387 um.
#Total wire length on LAYER met3 = 373 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                30
# met1              124
# met2               16
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.58 (MB)
#Total memory = 1813.84 (MB)
#Peak memory = 1962.41 (MB)
#
#Finished global routing on Mon May  9 03:11:51 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.84 (MB), peak = 1962.41 (MB)
#Start Track Assignment.
#Done with 44 horizontal wires in 1 hboxes and 67 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2609 um.
#Total half perimeter of net bounding box = 3731 um.
#Total wire length on LAYER li1 = 4 um.
#Total wire length on LAYER met1 = 809 um.
#Total wire length on LAYER met2 = 1404 um.
#Total wire length on LAYER met3 = 393 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                30
# met1              124
# met2               16
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.76 (MB), peak = 1962.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.58 (MB)
#Total memory = 1813.76 (MB)
#Peak memory = 1962.41 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1823.66 (MB), peak = 1988.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.36 (MB), peak = 1988.83 (MB)
#Complete Detail Routing.
#Total wire length = 2586 um.
#Total half perimeter of net bounding box = 3731 um.
#Total wire length on LAYER li1 = 45 um.
#Total wire length on LAYER met1 = 752 um.
#Total wire length on LAYER met2 = 1358 um.
#Total wire length on LAYER met3 = 430 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 203
#Up-Via Summary (total 203):
#           
#-----------------------
# li1                27
# met1              143
# met2               33
#-----------------------
#                   203 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.32 (MB)
#Total memory = 1821.08 (MB)
#Peak memory = 1988.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.36 (MB), peak = 1988.83 (MB)
#
#Total wire length = 2586 um.
#Total half perimeter of net bounding box = 3731 um.
#Total wire length on LAYER li1 = 45 um.
#Total wire length on LAYER met1 = 752 um.
#Total wire length on LAYER met2 = 1358 um.
#Total wire length on LAYER met3 = 430 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 203
#Up-Via Summary (total 203):
#           
#-----------------------
# li1                27
# met1              143
# met2               33
#-----------------------
#                   203 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2586 um.
#Total half perimeter of net bounding box = 3731 um.
#Total wire length on LAYER li1 = 45 um.
#Total wire length on LAYER met1 = 752 um.
#Total wire length on LAYER met2 = 1358 um.
#Total wire length on LAYER met3 = 430 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 203
#Up-Via Summary (total 203):
#           
#-----------------------
# li1                27
# met1              143
# met2               33
#-----------------------
#                   203 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.32 (MB)
#Total memory = 1821.08 (MB)
#Peak memory = 1988.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.08 (MB)
#Total memory = 1818.31 (MB)
#Peak memory = 1988.83 (MB)
#Number of warnings = 12
#Total number of warnings = 1067
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:52 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1810.71 (MB), peak = 1988.83 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        192  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 193 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_9.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2291.4M).
#% Begin Load floorplan data ... (date=05/09 03:11:53, mem=1811.9M)
*info: reset 54 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1811.9M, current mem=1811.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1811.9M, current mem=1811.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:53 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:53 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 10
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 20
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 4
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 18
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 15
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 16
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 2
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 12
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 4
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 13
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 5
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 13
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 13
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 13
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2283.4M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 6 nets
5		: 2 nets
6     -	10	: 8 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.663e+03 (1.21e+03 4.58e+02)
              Est.  stn bbox = 1.722e+03 (1.23e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2283.4M
Iteration  2: Total net bbox = 1.663e+03 (1.21e+03 4.58e+02)
              Est.  stn bbox = 1.722e+03 (1.23e+03 4.87e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2283.4M
Iteration  3: Total net bbox = 5.151e+02 (2.74e+02 2.41e+02)
              Est.  stn bbox = 5.625e+02 (2.89e+02 2.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2283.4M
Iteration  4: Total net bbox = 6.028e+02 (2.87e+02 3.16e+02)
              Est.  stn bbox = 6.496e+02 (3.01e+02 3.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2283.4M
Iteration  5: Total net bbox = 7.111e+02 (2.71e+02 4.41e+02)
              Est.  stn bbox = 7.651e+02 (2.85e+02 4.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2283.4M
Iteration  6: Total net bbox = 1.465e+03 (8.55e+02 6.10e+02)
              Est.  stn bbox = 1.571e+03 (9.10e+02 6.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2283.4M
*** cost = 1.465e+03 (8.55e+02 6.10e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:32 mem=2295.6M) ***
Total net bbox length = 1.467e+03 (8.551e+02 6.119e+02) (ext = 6.543e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 73.91 um, max move: 166.77 um 
	Max move on inst (R20/sub2): (258.82, 58.67) --> (99.54, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 73.91 um
Max displacement: 166.77 um (Instance: R20/sub2) (258.821, 58.668) -> (99.54, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.162e+03 (1.940e+03 1.222e+03) (ext = 7.303e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.6MB
*** Finished refinePlace (0:02:32 mem=2295.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2283.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.762%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2283.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2283.59 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2283.59 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2283.59 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2283.59 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2283.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2283.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.246700e+02um, number of vias: 131
[NR-eGR]   met2  (3V) length: 7.862200e+02um, number of vias: 42
[NR-eGR]   met3  (4H) length: 7.339600e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 3.934500e+02um, number of vias: 0
[NR-eGR] Total length: 2.838300e+03um, number of vias: 203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2283.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2283.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.68 (MB), peak = 1988.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2283.6M, init mem=2283.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2283.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2283.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:54 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2493.37 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.32 (MB), peak = 1988.83 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:54 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.62 (MB), peak = 1988.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.90 (MB), peak = 1988.83 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:54 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1821.90 (MB)
#Peak memory = 1988.83 (MB)
#
#
#Start global routing on Mon May  9 03:11:54 2022
#
#
#Start global routing initialization on Mon May  9 03:11:54 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:54 2022
#
#Start routing resource analysis on Mon May  9 03:11:54 2022
#
#Routing resource analysis is done on Mon May  9 03:11:54 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.13%
#  met1           H         601          10        1380     1.67%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:54 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.04 (MB), peak = 1988.83 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:54 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.04 (MB), peak = 1988.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.04 (MB), peak = 1988.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.04 (MB), peak = 1988.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2747 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1283 um.
#Total wire length on LAYER met2 = 1380 um.
#Total wire length on LAYER met3 = 55 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                35
# met1              119
# met2                4
#-----------------------
#                   158 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.52 (MB)
#Total memory = 1823.42 (MB)
#Peak memory = 1988.83 (MB)
#
#Finished global routing on Mon May  9 03:11:54 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.42 (MB), peak = 1988.83 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2782 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 29 um.
#Total wire length on LAYER met1 = 1302 um.
#Total wire length on LAYER met2 = 1390 um.
#Total wire length on LAYER met3 = 60 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# li1                35
# met1              119
# met2                4
#-----------------------
#                   158 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.30 (MB), peak = 1988.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.48 (MB)
#Total memory = 1823.30 (MB)
#Peak memory = 1988.83 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1834.10 (MB), peak = 1988.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.02 (MB), peak = 1988.83 (MB)
#Complete Detail Routing.
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.44 (MB)
#Total memory = 1831.74 (MB)
#Peak memory = 1988.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.02 (MB), peak = 1988.83 (MB)
#
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2823 um.
#Total half perimeter of net bounding box = 3909 um.
#Total wire length on LAYER li1 = 94 um.
#Total wire length on LAYER met1 = 1293 um.
#Total wire length on LAYER met2 = 1362 um.
#Total wire length on LAYER met3 = 74 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 197
#Up-Via Summary (total 197):
#           
#-----------------------
# li1                33
# met1              156
# met2                8
#-----------------------
#                   197 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.44 (MB)
#Total memory = 1831.74 (MB)
#Peak memory = 1988.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.61 (MB)
#Total memory = 1828.97 (MB)
#Peak memory = 1988.83 (MB)
#Number of warnings = 12
#Total number of warnings = 1082
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:54 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1821.27 (MB), peak = 1988.83 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        230  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 231 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_10.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2305.7M).
#% Begin Load floorplan data ... (date=05/09 03:11:56, mem=1821.9M)
*info: reset 49 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1821.9M, current mem=1821.9M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1821.9M, current mem=1821.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:56 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:56 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 3
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 10
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 2
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 20
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 8
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 4
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 18
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 18
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 15
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 5
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 16
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 15
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 2
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 17
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 12
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 10
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 4
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 8
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 4
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 5
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 13
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 13
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 2
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 13
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2297.7M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 6 nets
5		: 2 nets
6     -	10	: 9 nets
11    -	15	: 10 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.658e+03 (1.20e+03 4.56e+02)
              Est.  stn bbox = 1.717e+03 (1.23e+03 4.86e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2297.7M
Iteration  2: Total net bbox = 1.658e+03 (1.20e+03 4.56e+02)
              Est.  stn bbox = 1.717e+03 (1.23e+03 4.86e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2297.7M
Iteration  3: Total net bbox = 5.368e+02 (2.93e+02 2.44e+02)
              Est.  stn bbox = 5.840e+02 (3.08e+02 2.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2297.7M
Iteration  4: Total net bbox = 5.961e+02 (2.80e+02 3.16e+02)
              Est.  stn bbox = 6.429e+02 (2.94e+02 3.48e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2297.7M
Iteration  5: Total net bbox = 6.960e+02 (2.88e+02 4.08e+02)
              Est.  stn bbox = 7.446e+02 (3.02e+02 4.43e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2297.7M
Iteration  6: Total net bbox = 1.452e+03 (8.80e+02 5.71e+02)
              Est.  stn bbox = 1.553e+03 (9.35e+02 6.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2297.7M
*** cost = 1.452e+03 (8.80e+02 5.71e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:34 mem=2309.9M) ***
Total net bbox length = 1.454e+03 (8.807e+02 5.728e+02) (ext = 6.594e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 75.62 um, max move: 173.13 um 
	Max move on inst (R18/sub2): (257.10, 43.65) --> (99.05, 28.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2309.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 75.62 um
Max displacement: 173.13 um (Instance: R18/sub2) (257.095, 43.648) -> (99.05, 28.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.183e+03 (2.085e+03 1.099e+03) (ext = 7.404e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2309.9MB
*** Finished refinePlace (0:02:34 mem=2309.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2296.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.037%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.801200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2296.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2296.91 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2296.91 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2296.91 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2296.91 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2296.91 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2296.91 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.462500e+02um, number of vias: 118
[NR-eGR]   met2  (3V) length: 7.152400e+02um, number of vias: 46
[NR-eGR]   met3  (4H) length: 1.083300e+03um, number of vias: 12
[NR-eGR]   met4  (5V) length: 3.775900e+02um, number of vias: 0
[NR-eGR] Total length: 2.922380e+03um, number of vias: 186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2296.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2296.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.54 (MB), peak = 1988.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2296.9M, init mem=2296.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2296.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2296.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:56 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2507.69 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.39 (MB), peak = 1988.83 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:11:57 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.68 (MB), peak = 1988.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.96 (MB), peak = 1988.83 (MB)
#
#Finished routing data preparation on Mon May  9 03:11:57 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1832.96 (MB)
#Peak memory = 1988.83 (MB)
#
#
#Start global routing on Mon May  9 03:11:57 2022
#
#
#Start global routing initialization on Mon May  9 03:11:57 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:11:57 2022
#
#Start routing resource analysis on Mon May  9 03:11:57 2022
#
#Routing resource analysis is done on Mon May  9 03:11:57 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.86%
#  met1           H         601          10        1380     1.67%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.30%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:11:57 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.02 (MB), peak = 1988.83 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:11:57 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.02 (MB), peak = 1988.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.02 (MB), peak = 1988.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.02 (MB), peak = 1988.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2829 um.
#Total half perimeter of net bounding box = 4081 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1145 um.
#Total wire length on LAYER met2 = 1415 um.
#Total wire length on LAYER met3 = 262 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                36
# met1              119
# met2               10
#-----------------------
#                   165 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.44 (MB)
#Total memory = 1834.41 (MB)
#Peak memory = 1988.83 (MB)
#
#Finished global routing on Mon May  9 03:11:57 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.41 (MB), peak = 1988.83 (MB)
#Start Track Assignment.
#Done with 48 horizontal wires in 1 hboxes and 70 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 9 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2873 um.
#Total half perimeter of net bounding box = 4081 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 1155 um.
#Total wire length on LAYER met2 = 1428 um.
#Total wire length on LAYER met3 = 279 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 165
#Up-Via Summary (total 165):
#           
#-----------------------
# li1                36
# met1              119
# met2               10
#-----------------------
#                   165 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.29 (MB), peak = 1988.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.41 (MB)
#Total memory = 1834.29 (MB)
#Peak memory = 1988.83 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1843.67 (MB), peak = 1998.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.80 (MB), peak = 1998.79 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.08 (MB), peak = 1998.79 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.90 (MB), peak = 1998.79 (MB)
#Complete Detail Routing.
#Total wire length = 2846 um.
#Total half perimeter of net bounding box = 4081 um.
#Total wire length on LAYER li1 = 113 um.
#Total wire length on LAYER met1 = 1148 um.
#Total wire length on LAYER met2 = 1305 um.
#Total wire length on LAYER met3 = 280 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              142
# met2               14
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.33 (MB)
#Total memory = 1841.62 (MB)
#Peak memory = 1998.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.90 (MB), peak = 1998.79 (MB)
#
#Total wire length = 2846 um.
#Total half perimeter of net bounding box = 4081 um.
#Total wire length on LAYER li1 = 113 um.
#Total wire length on LAYER met1 = 1148 um.
#Total wire length on LAYER met2 = 1305 um.
#Total wire length on LAYER met3 = 280 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              142
# met2               14
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2846 um.
#Total half perimeter of net bounding box = 4081 um.
#Total wire length on LAYER li1 = 113 um.
#Total wire length on LAYER met1 = 1148 um.
#Total wire length on LAYER met2 = 1305 um.
#Total wire length on LAYER met3 = 280 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 180
#Up-Via Summary (total 180):
#           
#-----------------------
# li1                24
# met1              142
# met2               14
#-----------------------
#                   180 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.33 (MB)
#Total memory = 1841.62 (MB)
#Peak memory = 1998.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.68 (MB)
#Total memory = 1837.66 (MB)
#Peak memory = 1998.79 (MB)
#Number of warnings = 12
#Total number of warnings = 1097
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:11:57 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1829.45 (MB), peak = 1998.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        200  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 201 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_11.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2328.3M).
#% Begin Load floorplan data ... (date=05/09 03:11:59, mem=1830.7M)
*info: reset 49 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.7M, current mem=1830.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:11:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1830.7M, current mem=1830.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:11:59 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:11:59 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 12
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 8
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 7
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 16
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 7
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 17
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 6
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 5
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 14
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 5
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 13
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 11
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 18
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 11
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 7
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 13
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 7
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 9
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 16
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 11
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 7
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 11
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 17
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 5
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 14
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 13
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 14
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 18
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2304.3M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 0 nets
5		: 3 nets
6     -	10	: 12 nets
11    -	15	: 10 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.571e+03 (1.15e+03 4.20e+02)
              Est.  stn bbox = 1.619e+03 (1.18e+03 4.44e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2312.3M
Iteration  2: Total net bbox = 1.571e+03 (1.15e+03 4.20e+02)
              Est.  stn bbox = 1.619e+03 (1.18e+03 4.44e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2312.3M
Iteration  3: Total net bbox = 5.521e+02 (2.88e+02 2.64e+02)
              Est.  stn bbox = 5.922e+02 (3.02e+02 2.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2312.3M
Iteration  4: Total net bbox = 5.515e+02 (2.65e+02 2.87e+02)
              Est.  stn bbox = 5.927e+02 (2.79e+02 3.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2312.3M
Iteration  5: Total net bbox = 5.856e+02 (2.62e+02 3.24e+02)
              Est.  stn bbox = 6.296e+02 (2.77e+02 3.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2312.3M
Iteration  6: Total net bbox = 1.435e+03 (8.88e+02 5.47e+02)
              Est.  stn bbox = 1.536e+03 (9.46e+02 5.89e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2312.3M
*** cost = 1.435e+03 (8.88e+02 5.47e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:36 mem=2324.5M) ***
Total net bbox length = 1.438e+03 (8.880e+02 5.497e+02) (ext = 7.070e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 83.03 um, max move: 170.52 um 
	Max move on inst (BGR_Core/R5/sub1): (267.29, 153.44) --> (108.85, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2324.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 83.03 um
Max displacement: 170.52 um (Instance: BGR_Core/R5/sub1) (267.293, 153.435) -> (108.85, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.063e+03 (1.954e+03 1.109e+03) (ext = 8.111e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2324.5MB
*** Finished refinePlace (0:02:36 mem=2324.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2312.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.605%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2312.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2312.48 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2312.48 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2312.48 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2312.48 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2312.48 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2312.48 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.007510e+03um, number of vias: 127
[NR-eGR]   met2  (3V) length: 8.930000e+02um, number of vias: 26
[NR-eGR]   met3  (4H) length: 6.412400e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 1.836100e+02um, number of vias: 0
[NR-eGR] Total length: 2.725360e+03um, number of vias: 169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2312.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2312.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.41 (MB), peak = 1998.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2312.5M, init mem=2312.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2312.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2312.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:11:59 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2484.25 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.41 (MB), peak = 1998.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:00 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.70 (MB), peak = 1998.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.98 (MB), peak = 1998.79 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:00 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1841.98 (MB)
#Peak memory = 1998.79 (MB)
#
#
#Start global routing on Mon May  9 03:12:00 2022
#
#
#Start global routing initialization on Mon May  9 03:12:00 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:00 2022
#
#Start routing resource analysis on Mon May  9 03:12:00 2022
#
#Routing resource analysis is done on Mon May  9 03:12:00 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.71%
#  met1           H         601          10        1380     1.16%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.17%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.04 (MB), peak = 1998.79 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:00 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.04 (MB), peak = 1998.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.04 (MB), peak = 1998.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.04 (MB), peak = 1998.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2436 um.
#Total half perimeter of net bounding box = 3701 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 959 um.
#Total wire length on LAYER met2 = 1160 um.
#Total wire length on LAYER met3 = 297 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 148
#Up-Via Summary (total 148):
#           
#-----------------------
# li1                33
# met1              107
# met2                8
#-----------------------
#                   148 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.44 (MB)
#Total memory = 1843.42 (MB)
#Peak memory = 1998.79 (MB)
#
#Finished global routing on Mon May  9 03:12:00 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.42 (MB), peak = 1998.79 (MB)
#Start Track Assignment.
#Done with 44 horizontal wires in 1 hboxes and 57 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2486 um.
#Total half perimeter of net bounding box = 3701 um.
#Total wire length on LAYER li1 = 33 um.
#Total wire length on LAYER met1 = 973 um.
#Total wire length on LAYER met2 = 1175 um.
#Total wire length on LAYER met3 = 305 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 148
#Up-Via Summary (total 148):
#           
#-----------------------
# li1                33
# met1              107
# met2                8
#-----------------------
#                   148 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.31 (MB), peak = 1998.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.41 (MB)
#Total memory = 1843.31 (MB)
#Peak memory = 1998.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1853.98 (MB), peak = 1998.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.67 (MB), peak = 1998.79 (MB)
#Complete Detail Routing.
#Total wire length = 2539 um.
#Total half perimeter of net bounding box = 3701 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 960 um.
#Total wire length on LAYER met2 = 1191 um.
#Total wire length on LAYER met3 = 335 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                25
# met1              126
# met2               18
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.08 (MB)
#Total memory = 1851.39 (MB)
#Peak memory = 1998.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.67 (MB), peak = 1998.79 (MB)
#
#Total wire length = 2539 um.
#Total half perimeter of net bounding box = 3701 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 960 um.
#Total wire length on LAYER met2 = 1191 um.
#Total wire length on LAYER met3 = 335 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                25
# met1              126
# met2               18
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2539 um.
#Total half perimeter of net bounding box = 3701 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 960 um.
#Total wire length on LAYER met2 = 1191 um.
#Total wire length on LAYER met3 = 335 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                25
# met1              126
# met2               18
#-----------------------
#                   169 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.08 (MB)
#Total memory = 1851.39 (MB)
#Peak memory = 1998.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.78 (MB)
#Total memory = 1848.62 (MB)
#Peak memory = 1998.79 (MB)
#Number of warnings = 12
#Total number of warnings = 1112
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:00 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1840.32 (MB), peak = 1998.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        206  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 207 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_12.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2333.2M).
#% Begin Load floorplan data ... (date=05/09 03:12:02, mem=1841.5M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1841.6M, current mem=1841.6M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1841.6M, current mem=1841.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:02 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:02 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 20
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 5
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 19
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 10
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 19
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 12
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 6
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 3
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 16
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 17
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 17
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 19
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 5
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 6
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 7
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 8
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 19
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 13
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 15
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 15
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2325.2M)" ...
User-set net weight histogram:
3		: 3 nets
4		: 0 nets
5		: 2 nets
6     -	10	: 13 nets
11    -	15	: 8 nets
16    -	19	: 9 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.547e+03 (1.15e+03 3.95e+02)
              Est.  stn bbox = 1.590e+03 (1.17e+03 4.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2325.2M
Iteration  2: Total net bbox = 1.547e+03 (1.15e+03 3.95e+02)
              Est.  stn bbox = 1.590e+03 (1.17e+03 4.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2325.2M
Iteration  3: Total net bbox = 4.972e+02 (2.48e+02 2.49e+02)
              Est.  stn bbox = 5.337e+02 (2.61e+02 2.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2325.2M
Iteration  4: Total net bbox = 5.105e+02 (2.55e+02 2.55e+02)
              Est.  stn bbox = 5.464e+02 (2.68e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2325.2M
Iteration  5: Total net bbox = 5.652e+02 (2.54e+02 3.11e+02)
              Est.  stn bbox = 6.075e+02 (2.69e+02 3.39e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2325.2M
Iteration  6: Total net bbox = 1.438e+03 (8.89e+02 5.48e+02)
              Est.  stn bbox = 1.537e+03 (9.48e+02 5.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2325.2M
*** cost = 1.438e+03 (8.89e+02 5.48e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:37 mem=2334.3M) ***
Total net bbox length = 1.439e+03 (8.892e+02 5.502e+02) (ext = 7.089e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.53 um, max move: 214.96 um 
	Max move on inst (R20/sub2): (249.55, 37.21) --> (138.74, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2334.3MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.53 um
Max displacement: 214.96 um (Instance: R20/sub2) (249.553, 37.214) -> (138.74, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.878e+03 (2.695e+03 1.183e+03) (ext = 8.407e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2334.3MB
*** Finished refinePlace (0:02:38 mem=2334.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2324.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.429%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.318200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2324.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2324.34 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2324.34 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2324.34 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2324.34 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2324.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2324.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.235260e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.110700e+02um, number of vias: 33
[NR-eGR]   met3  (4H) length: 1.122860e+03um, number of vias: 15
[NR-eGR]   met4  (5V) length: 3.074400e+02um, number of vias: 0
[NR-eGR] Total length: 3.476630e+03um, number of vias: 187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2324.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2324.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1840.47 (MB), peak = 1998.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2324.3M, init mem=2324.3M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2324.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2324.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:02 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2536.13 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.78 (MB), peak = 1998.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:02 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.05 (MB), peak = 1998.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1851.33 (MB), peak = 1998.79 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:02 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1851.33 (MB)
#Peak memory = 1998.79 (MB)
#
#
#Start global routing on Mon May  9 03:12:02 2022
#
#
#Start global routing initialization on Mon May  9 03:12:02 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:02 2022
#
#Start routing resource analysis on Mon May  9 03:12:02 2022
#
#Routing resource analysis is done on Mon May  9 03:12:02 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     0.65%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     4.94%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:02 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.35 (MB), peak = 1998.79 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:02 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.35 (MB), peak = 1998.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.35 (MB), peak = 1998.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.35 (MB), peak = 1998.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   188.00    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3098 um.
#Total half perimeter of net bounding box = 4429 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1007 um.
#Total wire length on LAYER met2 = 1249 um.
#Total wire length on LAYER met3 = 821 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                35
# met1              110
# met2               24
#-----------------------
#                   169 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.40 (MB)
#Total memory = 1852.73 (MB)
#Peak memory = 1998.79 (MB)
#
#Finished global routing on Mon May  9 03:12:03 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.73 (MB), peak = 1998.79 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 60 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3134 um.
#Total half perimeter of net bounding box = 4429 um.
#Total wire length on LAYER li1 = 27 um.
#Total wire length on LAYER met1 = 1013 um.
#Total wire length on LAYER met2 = 1253 um.
#Total wire length on LAYER met3 = 841 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 169
#Up-Via Summary (total 169):
#           
#-----------------------
# li1                35
# met1              110
# met2               24
#-----------------------
#                   169 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.72 (MB), peak = 1998.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 1852.72 (MB)
#Peak memory = 1998.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1863.51 (MB), peak = 2017.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.92 (MB), peak = 2017.09 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.09 (MB), peak = 2017.09 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.14 (MB), peak = 2017.09 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.87 (MB), peak = 2017.09 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.77 (MB), peak = 2017.09 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.87 (MB), peak = 2017.09 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.88 (MB), peak = 2017.09 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.61 (MB), peak = 2017.09 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.45 (MB), peak = 2017.09 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.18 (MB), peak = 2017.09 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.78 (MB), peak = 2017.09 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.95 (MB), peak = 2017.09 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.93 (MB), peak = 2017.09 (MB)
#start 14th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.69 (MB), peak = 2017.09 (MB)
#Complete Detail Routing.
#Total wire length = 3126 um.
#Total half perimeter of net bounding box = 4429 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 949 um.
#Total wire length on LAYER met2 = 1245 um.
#Total wire length on LAYER met3 = 868 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                30
# met1              119
# met2               37
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.69 (MB)
#Total memory = 1859.41 (MB)
#Peak memory = 2017.09 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.69 (MB), peak = 2017.09 (MB)
#
#Total wire length = 3126 um.
#Total half perimeter of net bounding box = 4429 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 949 um.
#Total wire length on LAYER met2 = 1245 um.
#Total wire length on LAYER met3 = 868 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                30
# met1              119
# met2               37
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3126 um.
#Total half perimeter of net bounding box = 4429 um.
#Total wire length on LAYER li1 = 63 um.
#Total wire length on LAYER met1 = 949 um.
#Total wire length on LAYER met2 = 1245 um.
#Total wire length on LAYER met3 = 868 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
# li1                30
# met1              119
# met2               37
#-----------------------
#                   186 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.69 (MB)
#Total memory = 1859.41 (MB)
#Peak memory = 2017.09 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 16.73 (MB)
#Total memory = 1856.63 (MB)
#Peak memory = 2017.09 (MB)
#Number of warnings = 12
#Total number of warnings = 1127
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:03 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1849.10 (MB), peak = 2017.09 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        156  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 157 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_13.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2350.9M).
#% Begin Load floorplan data ... (date=05/09 03:12:05, mem=1849.7M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1849.7M, current mem=1849.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1849.7M, current mem=1849.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:05 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:05 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 18
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 6
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 17
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 10
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 16
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 19
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 12
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 9
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 18
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 15
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 17
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 15
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 9
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 17
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 7
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 13
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 12
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 7
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 14
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 12
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 2
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 13
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 9
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 10
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 7
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 20
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2342.9M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 19 nets
11    -	15	: 9 nets
16    -	19	: 3 nets
20    -	63	: 5 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.14e+03 4.29e+02)
              Est.  stn bbox = 1.621e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2342.9M
Iteration  2: Total net bbox = 1.573e+03 (1.14e+03 4.29e+02)
              Est.  stn bbox = 1.621e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2342.9M
Iteration  3: Total net bbox = 5.308e+02 (2.84e+02 2.47e+02)
              Est.  stn bbox = 5.728e+02 (2.97e+02 2.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2342.9M
Iteration  4: Total net bbox = 5.490e+02 (2.75e+02 2.74e+02)
              Est.  stn bbox = 5.910e+02 (2.88e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2342.9M
Iteration  5: Total net bbox = 5.970e+02 (2.77e+02 3.20e+02)
              Est.  stn bbox = 6.399e+02 (2.89e+02 3.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2342.9M
Iteration  6: Total net bbox = 1.458e+03 (9.10e+02 5.47e+02)
              Est.  stn bbox = 1.558e+03 (9.67e+02 5.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2342.9M
*** cost = 1.458e+03 (9.10e+02 5.47e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:40 mem=2352.0M) ***
Total net bbox length = 1.460e+03 (9.104e+02 5.493e+02) (ext = 7.150e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 64.99 um, max move: 160.43 um 
	Max move on inst (BGR_Core/R3/sub2): (248.82, 162.00) --> (90.23, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2352.0MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 64.99 um
Max displacement: 160.43 um (Instance: BGR_Core/R3/sub2) (248.82, 162.004) -> (90.23, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.039e+03 (2.078e+03 9.619e+02) (ext = 7.950e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2352.0MB
*** Finished refinePlace (0:02:40 mem=2352.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2343.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.056%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.528600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         3( 0.40%)   ( 0.40%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.10%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2343.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2343.04 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2343.04 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2343.04 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2343.04 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2343.04 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2343.04 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.856500e+02um, number of vias: 128
[NR-eGR]   met2  (3V) length: 7.487200e+02um, number of vias: 26
[NR-eGR]   met3  (4H) length: 7.479600e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.354600e+02um, number of vias: 0
[NR-eGR] Total length: 2.717790e+03um, number of vias: 178
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2343.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2343.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1848.61 (MB), peak = 2017.09 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2343.0M, init mem=2343.0M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2343.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2343.0M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:06 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2551.8 CPU=0:00:00.1 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.87 (MB), peak = 2017.09 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.18 (MB), peak = 2017.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.46 (MB), peak = 2017.09 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:06 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1862.46 (MB)
#Peak memory = 2017.09 (MB)
#
#
#Start global routing on Mon May  9 03:12:06 2022
#
#
#Start global routing initialization on Mon May  9 03:12:06 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:06 2022
#
#Start routing resource analysis on Mon May  9 03:12:06 2022
#
#Routing resource analysis is done on Mon May  9 03:12:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.20%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.09%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.56 (MB), peak = 2017.09 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.56 (MB), peak = 2017.09 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.56 (MB), peak = 2017.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.56 (MB), peak = 2017.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2388 um.
#Total half perimeter of net bounding box = 3665 um.
#Total wire length on LAYER li1 = 28 um.
#Total wire length on LAYER met1 = 1000 um.
#Total wire length on LAYER met2 = 1022 um.
#Total wire length on LAYER met3 = 338 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                39
# met1              111
# met2               13
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 1863.96 (MB)
#Peak memory = 2017.09 (MB)
#
#Finished global routing on Mon May  9 03:12:06 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.96 (MB), peak = 2017.09 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 9 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2439 um.
#Total half perimeter of net bounding box = 3665 um.
#Total wire length on LAYER li1 = 35 um.
#Total wire length on LAYER met1 = 1007 um.
#Total wire length on LAYER met2 = 1044 um.
#Total wire length on LAYER met3 = 353 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                39
# met1              111
# met2               13
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.82 (MB), peak = 2017.09 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1863.82 (MB)
#Peak memory = 2017.09 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1873.57 (MB), peak = 2017.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.19 (MB), peak = 2017.09 (MB)
#Complete Detail Routing.
#Total wire length = 2469 um.
#Total half perimeter of net bounding box = 3665 um.
#Total wire length on LAYER li1 = 90 um.
#Total wire length on LAYER met1 = 1003 um.
#Total wire length on LAYER met2 = 992 um.
#Total wire length on LAYER met3 = 384 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                26
# met1              120
# met2               22
#-----------------------
#                   168 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.08 (MB)
#Total memory = 1870.91 (MB)
#Peak memory = 2017.09 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.19 (MB), peak = 2017.09 (MB)
#
#Total wire length = 2469 um.
#Total half perimeter of net bounding box = 3665 um.
#Total wire length on LAYER li1 = 90 um.
#Total wire length on LAYER met1 = 1003 um.
#Total wire length on LAYER met2 = 992 um.
#Total wire length on LAYER met3 = 384 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                26
# met1              120
# met2               22
#-----------------------
#                   168 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2469 um.
#Total half perimeter of net bounding box = 3665 um.
#Total wire length on LAYER li1 = 90 um.
#Total wire length on LAYER met1 = 1003 um.
#Total wire length on LAYER met2 = 992 um.
#Total wire length on LAYER met3 = 384 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 168
#Up-Via Summary (total 168):
#           
#-----------------------
# li1                26
# met1              120
# met2               22
#-----------------------
#                   168 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.08 (MB)
#Total memory = 1870.91 (MB)
#Peak memory = 2017.09 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.09 (MB)
#Total memory = 1868.13 (MB)
#Peak memory = 2017.09 (MB)
#Number of warnings = 12
#Total number of warnings = 1142
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:06 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1860.62 (MB), peak = 2017.09 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        200  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 201 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_14.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2361.3M).
#% Begin Load floorplan data ... (date=05/09 03:12:08, mem=1861.2M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1861.2M, current mem=1861.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.2M, current mem=1861.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:08 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:08 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 11
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 16
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 20
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 8
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 6
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 7
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 16
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 15
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 13
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 14
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 5
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2345.3M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 4 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 6 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.684e+03 (1.19e+03 4.94e+02)
              Est.  stn bbox = 1.750e+03 (1.22e+03 5.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2353.3M
Iteration  2: Total net bbox = 1.684e+03 (1.19e+03 4.94e+02)
              Est.  stn bbox = 1.750e+03 (1.22e+03 5.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2353.3M
Iteration  3: Total net bbox = 4.969e+02 (2.64e+02 2.33e+02)
              Est.  stn bbox = 5.442e+02 (2.79e+02 2.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2353.3M
Iteration  4: Total net bbox = 6.007e+02 (2.83e+02 3.18e+02)
              Est.  stn bbox = 6.488e+02 (2.97e+02 3.52e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2353.3M
Iteration  5: Total net bbox = 6.652e+02 (2.37e+02 4.28e+02)
              Est.  stn bbox = 7.220e+02 (2.50e+02 4.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2353.3M
Iteration  6: Total net bbox = 1.484e+03 (8.67e+02 6.17e+02)
              Est.  stn bbox = 1.597e+03 (9.23e+02 6.74e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2353.3M
*** cost = 1.484e+03 (8.67e+02 6.17e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:42 mem=2362.5M) ***
Total net bbox length = 1.484e+03 (8.667e+02 6.168e+02) (ext = 6.761e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 79.75 um, max move: 187.80 um 
	Max move on inst (BGR_Core/R2/sub1): (275.50, 135.69) --> (119.63, 103.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2362.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 79.75 um
Max displacement: 187.80 um (Instance: BGR_Core/R2/sub1) (275.5, 135.685) -> (119.63, 103.76)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.247e+03 (2.220e+03 1.027e+03) (ext = 7.666e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2362.5MB
*** Finished refinePlace (0:02:42 mem=2362.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2353.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.488%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.829400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2353.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2353.46 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2353.46 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2353.46 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2353.46 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2353.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2353.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.141700e+02um, number of vias: 121
[NR-eGR]   met2  (3V) length: 7.962500e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 1.021200e+03um, number of vias: 16
[NR-eGR]   met4  (5V) length: 2.470500e+02um, number of vias: 0
[NR-eGR] Total length: 2.978670e+03um, number of vias: 185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2353.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2353.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.76 (MB), peak = 2017.09 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2353.5M, init mem=2353.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2353.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2353.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:08 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2563.25 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.33 (MB), peak = 2017.09 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:09 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.62 (MB), peak = 2017.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.91 (MB), peak = 2017.09 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:09 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1873.91 (MB)
#Peak memory = 2017.09 (MB)
#
#
#Start global routing on Mon May  9 03:12:09 2022
#
#
#Start global routing initialization on Mon May  9 03:12:09 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:09 2022
#
#Start routing resource analysis on Mon May  9 03:12:09 2022
#
#Routing resource analysis is done on Mon May  9 03:12:09 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.64%
#  met1           H         601          10        1380     2.25%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.38%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.97 (MB), peak = 2017.09 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.97 (MB), peak = 2017.09 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.97 (MB), peak = 2017.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.97 (MB), peak = 2017.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2698 um.
#Total half perimeter of net bounding box = 3998 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 1235 um.
#Total wire length on LAYER met2 = 1339 um.
#Total wire length on LAYER met3 = 117 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                39
# met1              120
# met2                4
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.45 (MB)
#Total memory = 1875.36 (MB)
#Peak memory = 2017.09 (MB)
#
#Finished global routing on Mon May  9 03:12:09 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.36 (MB), peak = 2017.09 (MB)
#Start Track Assignment.
#Done with 55 horizontal wires in 1 hboxes and 66 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2794 um.
#Total half perimeter of net bounding box = 3998 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1277 um.
#Total wire length on LAYER met2 = 1358 um.
#Total wire length on LAYER met3 = 125 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                39
# met1              120
# met2                4
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.25 (MB), peak = 2017.09 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.43 (MB)
#Total memory = 1875.25 (MB)
#Peak memory = 2017.09 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1885.82 (MB), peak = 2017.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.73 (MB), peak = 2017.09 (MB)
#Complete Detail Routing.
#Total wire length = 2805 um.
#Total half perimeter of net bounding box = 3998 um.
#Total wire length on LAYER li1 = 89 um.
#Total wire length on LAYER met1 = 1249 um.
#Total wire length on LAYER met2 = 1316 um.
#Total wire length on LAYER met3 = 151 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                35
# met1              136
# met2               12
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.20 (MB)
#Total memory = 1883.45 (MB)
#Peak memory = 2017.09 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.73 (MB), peak = 2017.09 (MB)
#
#Total wire length = 2805 um.
#Total half perimeter of net bounding box = 3998 um.
#Total wire length on LAYER li1 = 89 um.
#Total wire length on LAYER met1 = 1249 um.
#Total wire length on LAYER met2 = 1316 um.
#Total wire length on LAYER met3 = 151 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                35
# met1              136
# met2               12
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2805 um.
#Total half perimeter of net bounding box = 3998 um.
#Total wire length on LAYER li1 = 89 um.
#Total wire length on LAYER met1 = 1249 um.
#Total wire length on LAYER met2 = 1316 um.
#Total wire length on LAYER met3 = 151 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 183
#Up-Via Summary (total 183):
#           
#-----------------------
# li1                35
# met1              136
# met2               12
#-----------------------
#                   183 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.20 (MB)
#Total memory = 1883.45 (MB)
#Peak memory = 2017.09 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.48 (MB)
#Total memory = 1880.68 (MB)
#Peak memory = 2017.09 (MB)
#Number of warnings = 12
#Total number of warnings = 1157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:10 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1873.07 (MB), peak = 2017.09 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        202  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 203 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_15.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2374.4M).
#% Begin Load floorplan data ... (date=05/09 03:12:11, mem=1873.7M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1873.7M, current mem=1873.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=1873.7M, current mem=1873.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:12 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:12 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2358.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2366.4M
Iteration  2: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2366.4M
Iteration  3: Total net bbox = 5.317e+02 (2.95e+02 2.37e+02)
              Est.  stn bbox = 5.787e+02 (3.10e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2366.4M
Iteration  4: Total net bbox = 6.017e+02 (2.81e+02 3.21e+02)
              Est.  stn bbox = 6.495e+02 (2.95e+02 3.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2366.4M
Iteration  5: Total net bbox = 7.182e+02 (2.75e+02 4.43e+02)
              Est.  stn bbox = 7.769e+02 (2.92e+02 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2366.4M
Iteration  6: Total net bbox = 1.506e+03 (8.39e+02 6.67e+02)
              Est.  stn bbox = 1.621e+03 (8.95e+02 7.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2366.4M
*** cost = 1.506e+03 (8.39e+02 6.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:43 mem=2378.7M) ***
Total net bbox length = 1.511e+03 (8.422e+02 6.693e+02) (ext = 6.935e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.98 um, max move: 184.52 um 
	Max move on inst (BGR_Core/R1/sub1): (265.91, 109.30) --> (124.53, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2378.7MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.98 um
Max displacement: 184.52 um (Instance: BGR_Core/R1/sub1) (265.912, 109.298) -> (124.53, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.032e+03 (1.918e+03 1.113e+03) (ext = 7.563e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2378.7MB
*** Finished refinePlace (0:02:43 mem=2378.7M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2366.7M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.650800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2366.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2366.66 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2366.66 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.66 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2366.66 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2366.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.053700e+02um, number of vias: 130
[NR-eGR]   met2  (3V) length: 8.271300e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 7.902000e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 2.293600e+02um, number of vias: 0
[NR-eGR] Total length: 2.752060e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2366.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2366.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.02 (MB), peak = 2017.09 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2366.7M, init mem=2366.7M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2366.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2366.7M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:12 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2575.45 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.04 (MB), peak = 2017.09 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:12 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1881.33 (MB), peak = 2017.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.61 (MB), peak = 2017.09 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:12 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1883.61 (MB)
#Peak memory = 2017.09 (MB)
#
#
#Start global routing on Mon May  9 03:12:12 2022
#
#
#Start global routing initialization on Mon May  9 03:12:12 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:12 2022
#
#Start routing resource analysis on Mon May  9 03:12:12 2022
#
#Routing resource analysis is done on Mon May  9 03:12:12 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.36%
#  met1           H         601          10        1380     1.30%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:12 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.69 (MB), peak = 2017.09 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:12 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.69 (MB), peak = 2017.09 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.69 (MB), peak = 2017.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.69 (MB), peak = 2017.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2277 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 179 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.47 (MB)
#Total memory = 1885.08 (MB)
#Peak memory = 2017.09 (MB)
#
#Finished global routing on Mon May  9 03:12:12 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.08 (MB), peak = 2017.09 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2349 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 964 um.
#Total wire length on LAYER met2 = 1183 um.
#Total wire length on LAYER met3 = 190 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1884.95 (MB), peak = 2017.09 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.43 (MB)
#Total memory = 1884.95 (MB)
#Peak memory = 2017.09 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1894.37 (MB), peak = 2049.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.42 (MB), peak = 2049.83 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.86 (MB), peak = 2049.83 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.50 (MB), peak = 2049.83 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.59 (MB), peak = 2049.83 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.44 (MB), peak = 2049.83 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1893.83 (MB), peak = 2049.83 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1893.77 (MB), peak = 2049.83 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.04 (MB), peak = 2049.83 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.56 (MB), peak = 2049.83 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.45 (MB), peak = 2049.83 (MB)
#Complete Detail Routing.
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.22 (MB)
#Total memory = 1892.17 (MB)
#Peak memory = 2049.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.45 (MB), peak = 2049.83 (MB)
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.22 (MB)
#Total memory = 1892.17 (MB)
#Peak memory = 2049.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 16.74 (MB)
#Total memory = 1889.40 (MB)
#Peak memory = 2049.83 (MB)
#Number of warnings = 12
#Total number of warnings = 1172
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:13 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1882.47 (MB), peak = 2049.83 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_16.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2388.0M).
#% Begin Load floorplan data ... (date=05/09 03:12:15, mem=1883.1M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1883.1M, current mem=1883.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1883.1M, current mem=1883.1M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:15 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:15 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2372.0M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2380.0M
Iteration  2: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2380.0M
Iteration  3: Total net bbox = 5.317e+02 (2.95e+02 2.37e+02)
              Est.  stn bbox = 5.787e+02 (3.10e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2380.0M
Iteration  4: Total net bbox = 6.017e+02 (2.81e+02 3.21e+02)
              Est.  stn bbox = 6.495e+02 (2.95e+02 3.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2380.0M
Iteration  5: Total net bbox = 7.182e+02 (2.75e+02 4.43e+02)
              Est.  stn bbox = 7.769e+02 (2.92e+02 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2380.0M
Iteration  6: Total net bbox = 1.506e+03 (8.39e+02 6.67e+02)
              Est.  stn bbox = 1.621e+03 (8.95e+02 7.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2380.0M
*** cost = 1.506e+03 (8.39e+02 6.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:46 mem=2392.2M) ***
Total net bbox length = 1.511e+03 (8.422e+02 6.693e+02) (ext = 6.935e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.98 um, max move: 184.52 um 
	Max move on inst (BGR_Core/R1/sub1): (265.91, 109.30) --> (124.53, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2392.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.98 um
Max displacement: 184.52 um (Instance: BGR_Core/R1/sub1) (265.912, 109.298) -> (124.53, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.032e+03 (1.918e+03 1.113e+03) (ext = 7.563e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2392.2MB
*** Finished refinePlace (0:02:46 mem=2392.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2380.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.650800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2380.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2380.23 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2380.23 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2380.23 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2380.23 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2380.23 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2380.23 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.053700e+02um, number of vias: 130
[NR-eGR]   met2  (3V) length: 8.271300e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 7.902000e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 2.293600e+02um, number of vias: 0
[NR-eGR] Total length: 2.752060e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2380.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2380.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1882.41 (MB), peak = 2049.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2380.2M, init mem=2380.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2380.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2380.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:15 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2591.02 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1884.35 (MB), peak = 2049.83 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:15 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.62 (MB), peak = 2049.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1890.91 (MB), peak = 2049.83 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:15 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1890.91 (MB)
#Peak memory = 2049.83 (MB)
#
#
#Start global routing on Mon May  9 03:12:15 2022
#
#
#Start global routing initialization on Mon May  9 03:12:15 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:15 2022
#
#Start routing resource analysis on Mon May  9 03:12:15 2022
#
#Routing resource analysis is done on Mon May  9 03:12:15 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    25.36%
#  met1           H         601          10        1380     1.30%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.33%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:15 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.97 (MB), peak = 2049.83 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:15 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.97 (MB), peak = 2049.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.97 (MB), peak = 2049.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.97 (MB), peak = 2049.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2277 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 911 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 179 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.45 (MB)
#Total memory = 1892.36 (MB)
#Peak memory = 2049.83 (MB)
#
#Finished global routing on Mon May  9 03:12:15 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.36 (MB), peak = 2049.83 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2349 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 964 um.
#Total wire length on LAYER met2 = 1183 um.
#Total wire length on LAYER met3 = 190 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 157
#Up-Via Summary (total 157):
#           
#-----------------------
# li1                34
# met1              115
# met2                8
#-----------------------
#                   157 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.27 (MB), peak = 2049.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.43 (MB)
#Total memory = 1892.27 (MB)
#Peak memory = 2049.83 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	li1           1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1902.18 (MB), peak = 2049.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.83 (MB), peak = 2049.83 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1903.09 (MB), peak = 2049.83 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.57 (MB), peak = 2049.83 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.40 (MB), peak = 2049.83 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.26 (MB), peak = 2049.83 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.27 (MB), peak = 2049.83 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.92 (MB), peak = 2049.83 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.42 (MB), peak = 2049.83 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.97 (MB), peak = 2049.83 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.64 (MB), peak = 2049.83 (MB)
#Complete Detail Routing.
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.09 (MB)
#Total memory = 1900.36 (MB)
#Peak memory = 2049.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.64 (MB), peak = 2049.83 (MB)
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2304 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 42 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1171 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# li1                27
# met1              134
# met2               14
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.09 (MB)
#Total memory = 1900.36 (MB)
#Peak memory = 2049.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 15.58 (MB)
#Total memory = 1897.59 (MB)
#Peak memory = 2049.83 (MB)
#Number of warnings = 12
#Total number of warnings = 1187
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:16 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1889.86 (MB), peak = 2049.83 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_17.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2405.1M).
#% Begin Load floorplan data ... (date=05/09 03:12:18, mem=1890.5M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.5M, current mem=1890.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1890.5M, current mem=1890.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:18 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:18 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 5
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2389.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 2 nets
6     -	10	: 7 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.588e+03 (1.17e+03 4.17e+02)
              Est.  stn bbox = 1.630e+03 (1.19e+03 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2397.1M
Iteration  2: Total net bbox = 1.588e+03 (1.17e+03 4.17e+02)
              Est.  stn bbox = 1.630e+03 (1.19e+03 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2397.1M
Iteration  3: Total net bbox = 5.666e+02 (3.09e+02 2.58e+02)
              Est.  stn bbox = 6.029e+02 (3.22e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2397.1M
Iteration  4: Total net bbox = 5.185e+02 (2.62e+02 2.57e+02)
              Est.  stn bbox = 5.541e+02 (2.74e+02 2.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2397.1M
Iteration  5: Total net bbox = 6.389e+02 (2.84e+02 3.55e+02)
              Est.  stn bbox = 6.786e+02 (2.97e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2397.1M
Iteration  6: Total net bbox = 1.488e+03 (9.12e+02 5.76e+02)
              Est.  stn bbox = 1.583e+03 (9.68e+02 6.14e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2397.1M
*** cost = 1.488e+03 (9.12e+02 5.76e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:48 mem=2403.2M) ***
Total net bbox length = 1.490e+03 (9.121e+02 5.780e+02) (ext = 7.080e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 78.56 um, max move: 206.30 um 
	Max move on inst (R17/sub2): (250.50, 28.69) --> (156.87, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2403.2MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 78.56 um
Max displacement: 206.30 um (Instance: R17/sub2) (250.499, 28.687) -> (156.87, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.734e+03 (2.620e+03 1.115e+03) (ext = 7.911e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2403.2MB
*** Finished refinePlace (0:02:48 mem=2403.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2397.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 27.135%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.224200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2397.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2397.25 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2397.25 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2397.25 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2397.25 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2397.25 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2397.25 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.100420e+03um, number of vias: 128
[NR-eGR]   met2  (3V) length: 9.414700e+02um, number of vias: 34
[NR-eGR]   met3  (4H) length: 1.176220e+03um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.921500e+02um, number of vias: 0
[NR-eGR] Total length: 3.410260e+03um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2397.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2397.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1890.12 (MB), peak = 2049.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2397.2M, init mem=2397.2M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2397.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2397.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:18 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2606.02 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.19 (MB), peak = 2049.83 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:18 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.46 (MB), peak = 2049.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1900.74 (MB), peak = 2049.83 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:18 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1900.74 (MB)
#Peak memory = 2049.83 (MB)
#
#
#Start global routing on Mon May  9 03:12:18 2022
#
#
#Start global routing initialization on Mon May  9 03:12:18 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:18 2022
#
#Start routing resource analysis on Mon May  9 03:12:18 2022
#
#Routing resource analysis is done on Mon May  9 03:12:18 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    23.70%
#  met1           H         600          11        1380     1.01%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.60%        6900     4.94%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:18 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.80 (MB), peak = 2049.83 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:18 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.80 (MB), peak = 2049.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.80 (MB), peak = 2049.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.80 (MB), peak = 2049.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3326 um.
#Total half perimeter of net bounding box = 4471 um.
#Total wire length on LAYER li1 = 34 um.
#Total wire length on LAYER met1 = 1484 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 448 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 171
#Up-Via Summary (total 171):
#           
#-----------------------
# li1                39
# met1              116
# met2               16
#-----------------------
#                   171 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.44 (MB)
#Total memory = 1902.18 (MB)
#Peak memory = 2049.83 (MB)
#
#Finished global routing on Mon May  9 03:12:18 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.18 (MB), peak = 2049.83 (MB)
#Start Track Assignment.
#Done with 57 horizontal wires in 1 hboxes and 64 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3384 um.
#Total half perimeter of net bounding box = 4471 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1520 um.
#Total wire length on LAYER met2 = 1343 um.
#Total wire length on LAYER met3 = 469 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 171
#Up-Via Summary (total 171):
#           
#-----------------------
# li1                39
# met1              116
# met2               16
#-----------------------
#                   171 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.09 (MB), peak = 2049.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.41 (MB)
#Total memory = 1902.09 (MB)
#Peak memory = 2049.83 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1912.20 (MB), peak = 2064.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.50 (MB), peak = 2064.30 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.61 (MB), peak = 2064.30 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.48 (MB), peak = 2064.30 (MB)
#Complete Detail Routing.
#Total wire length = 3336 um.
#Total half perimeter of net bounding box = 4471 um.
#Total wire length on LAYER li1 = 133 um.
#Total wire length on LAYER met1 = 1510 um.
#Total wire length on LAYER met2 = 1245 um.
#Total wire length on LAYER met3 = 448 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                35
# met1              125
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.11 (MB)
#Total memory = 1910.20 (MB)
#Peak memory = 2064.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.48 (MB), peak = 2064.30 (MB)
#
#Total wire length = 3336 um.
#Total half perimeter of net bounding box = 4471 um.
#Total wire length on LAYER li1 = 133 um.
#Total wire length on LAYER met1 = 1510 um.
#Total wire length on LAYER met2 = 1245 um.
#Total wire length on LAYER met3 = 448 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                35
# met1              125
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3336 um.
#Total half perimeter of net bounding box = 4471 um.
#Total wire length on LAYER li1 = 133 um.
#Total wire length on LAYER met1 = 1510 um.
#Total wire length on LAYER met2 = 1245 um.
#Total wire length on LAYER met3 = 448 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                35
# met1              125
# met2               18
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.11 (MB)
#Total memory = 1910.20 (MB)
#Peak memory = 2064.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.63 (MB)
#Total memory = 1907.43 (MB)
#Peak memory = 2064.30 (MB)
#Number of warnings = 12
#Total number of warnings = 1202
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:19 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1900.21 (MB), peak = 2064.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_18.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2419.5M).
#% Begin Load floorplan data ... (date=05/09 03:12:21, mem=1900.8M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1900.8M, current mem=1900.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:12:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1900.8M, current mem=1900.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:12:21 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:12:21 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2403.5M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2411.5M
Iteration  2: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2411.5M
Iteration  3: Total net bbox = 5.305e+02 (2.74e+02 2.56e+02)
              Est.  stn bbox = 5.667e+02 (2.87e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2411.5M
Iteration  4: Total net bbox = 5.163e+02 (2.58e+02 2.58e+02)
              Est.  stn bbox = 5.519e+02 (2.71e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2411.5M
Iteration  5: Total net bbox = 6.303e+02 (2.75e+02 3.56e+02)
              Est.  stn bbox = 6.701e+02 (2.88e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2411.5M
Iteration  6: Total net bbox = 1.481e+03 (9.03e+02 5.78e+02)
              Est.  stn bbox = 1.575e+03 (9.59e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2411.5M
*** cost = 1.481e+03 (9.03e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:02:50 mem=2420.6M) ***
Total net bbox length = 1.483e+03 (9.028e+02 5.800e+02) (ext = 7.083e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.47 um, max move: 217.68 um 
	Max move on inst (R20/sub1): (256.74, 47.74) --> (151.48, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2420.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.47 um
Max displacement: 217.68 um (Instance: R20/sub1) (256.743, 47.743) -> (151.48, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.809e+03 (2.432e+03 1.377e+03) (ext = 6.808e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2420.6MB
*** Finished refinePlace (0:02:50 mem=2420.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2410.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.233%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.337000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2410.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2410.64 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2410.64 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.64 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2410.64 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 8.992600e+02um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.351400e+02um, number of vias: 39
[NR-eGR]   met3  (4H) length: 1.201760e+03um, number of vias: 23
[NR-eGR]   met4  (5V) length: 5.300900e+02um, number of vias: 0
[NR-eGR] Total length: 3.466250e+03um, number of vias: 201
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2410.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2410.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1900.28 (MB), peak = 2064.30 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2410.6M, init mem=2410.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2410.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2410.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:12:21 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2619.16 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1904.49 (MB), peak = 2064.30 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:12:21 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1908.78 (MB), peak = 2064.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.06 (MB), peak = 2064.30 (MB)
#
#Finished routing data preparation on Mon May  9 03:12:21 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1911.06 (MB)
#Peak memory = 2064.30 (MB)
#
#
#Start global routing on Mon May  9 03:12:21 2022
#
#
#Start global routing initialization on Mon May  9 03:12:21 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:12:21 2022
#
#Start routing resource analysis on Mon May  9 03:12:21 2022
#
#Routing resource analysis is done on Mon May  9 03:12:21 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.42%
#  met1           H         601          10        1380     1.23%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2627       6.58%        6900     5.13%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:12:21 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.12 (MB), peak = 2064.30 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:12:21 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.12 (MB), peak = 2064.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.12 (MB), peak = 2064.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.12 (MB), peak = 2064.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3333 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1546 um.
#Total wire length on LAYER met2 = 1477 um.
#Total wire length on LAYER met3 = 310 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.45 (MB)
#Total memory = 1912.51 (MB)
#Peak memory = 2064.30 (MB)
#
#Finished global routing on Mon May  9 03:12:21 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.51 (MB), peak = 2064.30 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 69 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3341 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1538 um.
#Total wire length on LAYER met2 = 1480 um.
#Total wire length on LAYER met3 = 313 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 170
#Up-Via Summary (total 170):
#           
#-----------------------
# li1                37
# met1              125
# met2                8
#-----------------------
#                   170 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.44 (MB), peak = 2064.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1912.44 (MB)
#Peak memory = 2064.30 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1921.77 (MB), peak = 2064.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1921.53 (MB), peak = 2064.50 (MB)
#Complete Detail Routing.
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.80 (MB)
#Total memory = 1919.25 (MB)
#Peak memory = 2064.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1921.53 (MB), peak = 2064.50 (MB)
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3406 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 78 um.
#Total wire length on LAYER met1 = 1592 um.
#Total wire length on LAYER met2 = 1424 um.
#Total wire length on LAYER met3 = 312 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
# li1                37
# met1              143
# met2               10
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.80 (MB)
#Total memory = 1919.25 (MB)
#Peak memory = 2064.50 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.51 (MB)
#Total memory = 1916.47 (MB)
#Peak memory = 2064.50 (MB)
#Number of warnings = 12
#Total number of warnings = 1217
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:12:22 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1909.19 (MB), peak = 2064.50 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        232  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 233 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_19.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2431.7M).
#% Begin Load floorplan data ... (date=05/09 03:15:05, mem=1908.7M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1908.7M, current mem=1908.7M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:15:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1908.7M, current mem=1908.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:15:05 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:15:05 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 5
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 16
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 13
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 8
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 7
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 6
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 15
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 10
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 2
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 3
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 11
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 7
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 4
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 19
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 20
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 7
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 14
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 11
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 7
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 10
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 6
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 15
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 11
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2423.7M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 0 nets
6     -	10	: 12 nets
11    -	15	: 12 nets
16    -	19	: 5 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2423.7M
Iteration  2: Total net bbox = 1.581e+03 (1.15e+03 4.32e+02)
              Est.  stn bbox = 1.623e+03 (1.17e+03 4.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2423.7M
Iteration  3: Total net bbox = 6.331e+02 (3.47e+02 2.86e+02)
              Est.  stn bbox = 6.683e+02 (3.58e+02 3.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2423.7M
Iteration  4: Total net bbox = 5.700e+02 (2.82e+02 2.88e+02)
              Est.  stn bbox = 6.049e+02 (2.94e+02 3.11e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2423.7M
Iteration  5: Total net bbox = 6.569e+02 (3.17e+02 3.40e+02)
              Est.  stn bbox = 6.968e+02 (3.29e+02 3.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2423.7M
Iteration  6: Total net bbox = 1.501e+03 (9.43e+02 5.59e+02)
              Est.  stn bbox = 1.598e+03 (9.99e+02 6.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2423.7M
*** cost = 1.501e+03 (9.43e+02 5.59e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:03:23 mem=2435.9M) ***
Total net bbox length = 1.503e+03 (9.426e+02 5.607e+02) (ext = 7.407e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 72.61 um, max move: 237.54 um 
	Max move on inst (R19/sub1): (251.02, 37.00) --> (99.05, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2435.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 72.61 um
Max displacement: 237.54 um (Instance: R19/sub1) (251.024, 36.997) -> (99.05, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.494e+03 (2.422e+03 1.072e+03) (ext = 6.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2435.9MB
*** Finished refinePlace (0:03:24 mem=2435.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2423.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.527%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.998600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2423.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2423.88 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2423.88 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2423.88 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2423.88 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2423.88 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2423.88 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 1.271610e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 8.969500e+02um, number of vias: 27
[NR-eGR]   met3  (4H) length: 8.418000e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.964200e+02um, number of vias: 0
[NR-eGR] Total length: 3.206780e+03um, number of vias: 176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2423.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2423.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1905.63 (MB), peak = 2064.50 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2423.9M, init mem=2423.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2423.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2423.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:15:05 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2632.65 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.82 (MB), peak = 2064.50 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:15:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.12 (MB), peak = 2064.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1916.41 (MB), peak = 2064.50 (MB)
#
#Finished routing data preparation on Mon May  9 03:15:06 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1916.41 (MB)
#Peak memory = 2064.50 (MB)
#
#
#Start global routing on Mon May  9 03:15:06 2022
#
#
#Start global routing initialization on Mon May  9 03:15:06 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:15:06 2022
#
#Start routing resource analysis on Mon May  9 03:15:06 2022
#
#Routing resource analysis is done on Mon May  9 03:15:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.93%
#  met1           H         601          10        1380     0.87%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.16%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:15:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.47 (MB), peak = 2064.50 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:15:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.47 (MB), peak = 2064.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.60 (MB), peak = 2064.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.60 (MB), peak = 2064.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          2(0.14%)   (0.14%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.03% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              2.00 |              2.00 |   150.40    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     2.00 |    (li1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2857 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1063 um.
#Total wire length on LAYER met2 = 1229 um.
#Total wire length on LAYER met3 = 566 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.58 (MB)
#Total memory = 1917.99 (MB)
#Peak memory = 2064.50 (MB)
#
#Finished global routing on Mon May  9 03:15:06 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.99 (MB), peak = 2064.50 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 58 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2917 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 1084 um.
#Total wire length on LAYER met2 = 1241 um.
#Total wire length on LAYER met3 = 577 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                38
# met1              113
# met2               12
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.90 (MB), peak = 2064.50 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.57 (MB)
#Total memory = 1917.90 (MB)
#Peak memory = 2064.50 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1928.89 (MB), peak = 2077.23 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1928.45 (MB), peak = 2077.23 (MB)
#Complete Detail Routing.
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.27 (MB)
#Total memory = 1926.16 (MB)
#Peak memory = 2077.23 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1928.45 (MB), peak = 2077.23 (MB)
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2918 um.
#Total half perimeter of net bounding box = 4128 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 1025 um.
#Total wire length on LAYER met2 = 1222 um.
#Total wire length on LAYER met3 = 620 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 178
#Up-Via Summary (total 178):
#           
#-----------------------
# li1                30
# met1              121
# met2               27
#-----------------------
#                   178 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.27 (MB)
#Total memory = 1926.16 (MB)
#Peak memory = 2077.23 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.33 (MB)
#Total memory = 1923.39 (MB)
#Peak memory = 2077.23 (MB)
#Number of warnings = 12
#Total number of warnings = 1232
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:15:06 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1915.64 (MB), peak = 2077.23 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        156  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 157 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 2442.8M).
#% Begin Load floorplan data ... (date=05/09 03:15:08, mem=1916.2M)
*info: reset 50 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1916.3M, current mem=1916.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 03:15:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1916.3M, current mem=1916.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Mon May  9 03:15:08 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Mon May  9 03:15:08 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 6
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 13
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 4
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 17
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 9
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 9
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 3
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 3
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 13
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 15
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 14
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 13
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 12
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 19
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 3
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 19
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 7
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 14
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 7
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 11
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 17
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 3
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 7
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 16
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 7
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 13
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 3
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 19
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2426.8M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 8 nets
11    -	15	: 10 nets
16    -	19	: 10 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.570e+03 (1.13e+03 4.40e+02)
              Est.  stn bbox = 1.641e+03 (1.17e+03 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2434.8M
Iteration  2: Total net bbox = 1.570e+03 (1.13e+03 4.40e+02)
              Est.  stn bbox = 1.641e+03 (1.17e+03 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2434.8M
Iteration  3: Total net bbox = 5.240e+02 (2.94e+02 2.30e+02)
              Est.  stn bbox = 5.715e+02 (3.10e+02 2.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2436.2M
Iteration  4: Total net bbox = 5.804e+02 (2.74e+02 3.07e+02)
              Est.  stn bbox = 6.284e+02 (2.88e+02 3.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2436.2M
Iteration  5: Total net bbox = 6.826e+02 (2.55e+02 4.27e+02)
              Est.  stn bbox = 7.344e+02 (2.70e+02 4.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2436.2M
Iteration  6: Total net bbox = 1.450e+03 (8.84e+02 5.66e+02)
              Est.  stn bbox = 1.560e+03 (9.43e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2436.2M
*** cost = 1.450e+03 (8.84e+02 5.66e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:03:25 mem=2448.5M) ***
Total net bbox length = 1.451e+03 (8.839e+02 5.667e+02) (ext = 6.781e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.96 um, max move: 197.31 um 
	Max move on inst (BGR_Core/R1/sub1): (275.50, 156.65) --> (112.28, 122.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2448.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.96 um
Max displacement: 197.31 um (Instance: BGR_Core/R1/sub1) (275.5, 156.645) -> (112.28, 122.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.640e+03 (2.362e+03 1.278e+03) (ext = 7.717e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2448.5MB
*** Finished refinePlace (0:03:25 mem=2448.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2434.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.821%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.186600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2434.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2434.47 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 2434.47 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2434.47 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 2434.47 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2434.47 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2434.47 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.622300e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 8.614400e+02um, number of vias: 36
[NR-eGR]   met3  (4H) length: 1.105840e+03um, number of vias: 18
[NR-eGR]   met4  (5V) length: 4.270000e+02um, number of vias: 0
[NR-eGR] Total length: 3.356510e+03um, number of vias: 196
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2434.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 2434.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.19 (MB), peak = 2077.23 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2434.5M, init mem=2434.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2434.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2434.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 03:15:08 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=2649.02 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.82 (MB), peak = 2077.23 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_279801.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_279801.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 03:15:08 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.09 (MB), peak = 2077.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.38 (MB), peak = 2077.23 (MB)
#
#Finished routing data preparation on Mon May  9 03:15:08 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1927.38 (MB)
#Peak memory = 2077.23 (MB)
#
#
#Start global routing on Mon May  9 03:15:08 2022
#
#
#Start global routing initialization on Mon May  9 03:15:08 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 03:15:08 2022
#
#Start routing resource analysis on Mon May  9 03:15:08 2022
#
#Routing resource analysis is done on Mon May  9 03:15:08 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         690           0        1380    24.06%
#  met1           H         601          10        1380     2.10%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2628       6.56%        6900     5.23%
#
#
#
#
#Global routing data preparation is done on Mon May  9 03:15:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1929.50 (MB), peak = 2077.23 (MB)
#
#
#Global routing initialization is done on Mon May  9 03:15:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1929.50 (MB), peak = 2077.23 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1929.50 (MB), peak = 2077.23 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1929.50 (MB), peak = 2077.23 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.07%)   (0.07%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3195 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 21 um.
#Total wire length on LAYER met1 = 1649 um.
#Total wire length on LAYER met2 = 1498 um.
#Total wire length on LAYER met3 = 28 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                32
# met1              119
# met2                2
#-----------------------
#                   153 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.51 (MB)
#Total memory = 1928.88 (MB)
#Peak memory = 2077.23 (MB)
#
#Finished global routing on Mon May  9 03:15:09 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1928.88 (MB), peak = 2077.23 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 1 hboxes and 72 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3244 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 23 um.
#Total wire length on LAYER met1 = 1666 um.
#Total wire length on LAYER met2 = 1522 um.
#Total wire length on LAYER met3 = 34 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 153
#Up-Via Summary (total 153):
#           
#-----------------------
# li1                32
# met1              119
# met2                2
#-----------------------
#                   153 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1928.74 (MB), peak = 2077.23 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.43 (MB)
#Total memory = 1928.74 (MB)
#Peak memory = 2077.23 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1938.30 (MB), peak = 2077.23 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1938.15 (MB), peak = 2077.23 (MB)
#Complete Detail Routing.
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.13 (MB)
#Total memory = 1935.87 (MB)
#Peak memory = 2077.23 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1938.15 (MB), peak = 2077.23 (MB)
#
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3215 um.
#Total half perimeter of net bounding box = 4416 um.
#Total wire length on LAYER li1 = 147 um.
#Total wire length on LAYER met1 = 1608 um.
#Total wire length on LAYER met2 = 1430 um.
#Total wire length on LAYER met3 = 30 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 179
#Up-Via Summary (total 179):
#           
#-----------------------
# li1                35
# met1              142
# met2                2
#-----------------------
#                   179 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.13 (MB)
#Total memory = 1935.87 (MB)
#Peak memory = 2077.23 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.49 (MB)
#Total memory = 1933.34 (MB)
#Peak memory = 2077.23 (MB)
#Number of warnings = 12
#Total number of warnings = 1247
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 03:15:09 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1925.33 (MB), peak = 2077.23 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        236  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 237 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_3_1.lef
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#2 (Current mem = 2443.383M, initial mem = 295.723M) ***
*** Message Summary: 21631 warning(s), 250 error(s)

--- Ending "Innovus" (totcpu=0:03:31, real=0:07:45, mem=2443.4M) ---
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
