// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_dhF_H__
#define __predict_ensemble_dhF_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_dhF_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_dhF_ram) {
        ram[0] = "0b00111101001110110100110000111100";
        ram[1] = "0b00111001010000110000100011111111";
        ram[2] = "0b00111101010100110010010100001011";
        ram[3] = "0b10111001100010101110111110110011";
        ram[4] = "0b00111101100001000010011101000010";
        ram[5] = "0b00111111000110111101010111011100";
        ram[6] = "0b00111111011101110000001101101101";
        ram[7] = "0b00111001000100101100110011110111";
        ram[8] = "0b10111001100010010101110100001011";
        ram[9] = "0b00111111011110000111011001111101";
        ram[10] = "0b00111111001000011010010011011111";
        ram[11] = "0b00111111011011100101000000001101";
        ram[12] = "0b00111000101110101010010110000011";
        ram[13] = "0b00110101100001100011011110111101";
        ram[14] = "0b00111001101001110011111101110101";
        ram[15] = "0b00111101101000110000010101010011";
        ram[16] = "0b10111000100110110011000001110011";
        ram[17] = "0b00111110110110000010101010111011";
        ram[18] = "0b00111111011100111000001100000110";
        ram[19] = "0b00110111010010010101001110011100";
        ram[20] = "0b10111000110111100100110001010001";
        ram[21] = "0b00111111011010101011110000011111";
        ram[22] = "0b00111000101110001000110010100100";
        ram[23] = "0b00111101010001011001011001000010";
        ram[24] = "0b10111000110101011110100011010101";
        ram[25] = "0b10111000100000100000010111111111";
        ram[26] = "0b00111101101001010010110101100110";
        ram[27] = "0b00111111001100001011010011110010";
        ram[28] = "0b00111101100111011011110100110000";
        ram[29] = "0b00111110010000001110000011101011";
        ram[30] = "0b00111000111111011100000101100001";
        ram[31] = "0b10111000010111100100110001010001";
        ram[32] = "0b00111111011100110110101000101111";
        ram[33] = "0b00111000100111010100100101010010";
        ram[34] = "0b10111000101010011101111010001011";
        ram[35] = "0b00111111010101011010101111100010";
        ram[36] = "0b00111110110000001011111111100100";
        ram[37] = "0b00111111011110010101101100010100";
        ram[38] = "0b10111000111001101010111111001101";
        ram[39] = "0b00111000101111101101011101000001";
        ram[40] = "0b00111110111011100101010011111000";
        ram[41] = "0b00111111010100001011000101000110";
        ram[42] = "0b10111000001010111111011101101010";
        ram[43] = "0b10110111000101101111111010110101";
        ram[44] = "0b00110111001110001000110010100100";
        ram[45] = "0b00111101101011110100000001011111";
        ram[46] = "0b00111110100000100100110111110100";
        ram[47] = "0b00111000000001100011011110111101";
        ram[48] = "0b00111111001111111111101001011101";
        ram[49] = "0b10110111101001111100010110101100";
        ram[50] = "0b00111000100010100110100101111011";
        ram[51] = "0b00111110010011110000011111000000";
        ram[52] = "0b00111111010000100010100111011000";
        ram[53] = "0b00111101100000110100010011000011";
        ram[54] = "0b00111111010000111110001111000001";
        ram[55] = "0b00111110111010001010111010111000";
        ram[56] = "0b00111000011000100111111000001111";
        ram[57] = "0b10110110010010010101001110011100";
        ram[58] = "0b10111000010010010101001110011100";
        ram[59] = "0b00111110000011000010110010100001";
        ram[60] = "0b00111111001110001100111111100001";
        ram[61] = "0b10110110111010101110000110001011";
        ram[62] = "0b00110110101001111100010110101100";
        ram[63] = "0b00110111100101101111111010110101";
        ram[64] = "0b00111110100000111001010010111000";
        ram[65] = "0b10110111000001100011011110111101";
        ram[66] = "0b10110111110110100001101010010011";
        ram[67] = "0b00111110010101000101001010000011";
        ram[68] = "0b00111110010111101111101100101011";
        ram[69] = "0b00111110111101011000000110101110";
        ram[70] = "0b10110111111000100111111000001111";
        ram[71] = "0b10110111010110100001101010010011";
        ram[72] = "0b00111110100011110110011101001101";
        ram[73] = "0b00000000000000000000000000000000";
        ram[74] = "0b10110111001001111100010110101100";
        ram[75] = "0b00110111010110100001101010010011";
        ram[76] = "0b00111110010101011111001100001110";
        ram[77] = "0b00110111001001111100010110101100";
        ram[78] = "0b00111111001010110001001101101010";
        ram[79] = "0b00111101110110111011010110011110";
        ram[80] = "0b10110111001001111100010110101100";
        ram[81] = "0b10110111010010010101001110011100";
        ram[82] = "0b00111111011101000101011101101101";
        ram[83] = "0b00111111011100100010011111010000";
        ram[84] = "0b00110111010110100001101010010011";
        ram[85] = "0b00111110100000100101001100010001";
        ram[86] = "0b10110111011110111010100010000010";
        ram[87] = "0b00111110011111101011011000111001";
        ram[88] = "0b00111111010100000000000000000000";
        ram[89] = "0b00111110010101010101001111101111";
        ram[90] = "0b10110111100011101001101100111001";
        ram[91] = "0b00111111010101011110010100011001";
        ram[92] = "0b00110111011110111010100010000010";
        ram[93] = "0b10110111000101101111111010110101";
        ram[94] = "0b00111110000110000001001010111110";
        ram[95] = "0b00111110101001011101101110011000";
        ram[96] = "0b00110110111010101110000110001011";
        ram[97] = "0b00110110110010010101001110011100";
        ram[98] = "0b00111110100100111011110101111011";
        ram[99] = "0b00111110100110001001110010000000";
        ram[100] = "0b00111111010110100000110100100100";
        ram[101] = "0b10110110100001100011011110111101";
        ram[102] = "0b10000000000000000000000000000000";
        ram[103] = "0b00111110100101101010100000010001";
        ram[104] = "0b00110111010010010101001110011100";
        ram[105] = "0b00111110101100011111001111000111";
        ram[106] = "0b10110110111010101110000110001011";
        ram[107] = "0b00110110100001100011011110111101";
        ram[108] = "0b00111110110111101001111100100111";
        ram[109] = "0b00111111010000100001000010001100";
        ram[110] = "0b00111111010111000101000110111001";
        ram[111] = "0b10110101100001100011011110111101";
        ram[112] = "0b00110101100001100011011110111101";
        ram[113] = "0b00000000000000000000000000000000";
        ram[114] = "0b10110111000101101111111010110101";
        ram[115] = "0b00111111010110000011011011001010";
        ram[116] = "0b00110110101001111100010110101100";
        ram[117] = "0b00111110001011111011101011001011";
        ram[118] = "0b10110110110010010101001110011100";
        ram[119] = "0b00111110000011101100000011111001";
        ram[120] = "0b00111110101010101101111100001101";
        ram[121] = "0b00111110110010011011010010111011";
        ram[122] = "0b00111111001011000101100101100100";
        ram[123] = "0b00110110100001100011011110111101";
        ram[124] = "0b00111110100101001001011011001100";
        ram[125] = "0b00110110000001100011011110111101";
        ram[126] = "0b10110110101001111100010110101100";
        ram[127] = "0b00110111000101101111111010110101";
        ram[128] = "0b00000000000000000000000000000000";
        ram[129] = "0b00111110100010010101011110001010";
        ram[130] = "0b00111111011000100011011011110100";
        ram[131] = "0b10110101100001100011011110111101";
        ram[132] = "0b10110110111010101110000110001011";
        ram[133] = "0b00111111011001011000011010000111";
        ram[134] = "0b00111111011011101000000000101000";
        ram[135] = "0b00111111000100101000010110011000";
        ram[136] = "0b10110110100001100011011110111101";
        ram[137] = "0b00110110101001111100010110101100";
        ram[138] = "0b00000000000000000000000000000000";
        ram[139] = "0b00111111001100101011100101101111";
        ram[140] = "0b00111111001110001000110001110010";
        ram[141] = "0b00111110101011101110000001101110";
        ram[142] = "0b00111111010001110000100010001001";
        ram[143] = "0b00111110111101010110010000110000";
        ram[144] = "0b00111110111111111000001010110010";
        ram[145] = "0b00110110100001100011011110111101";
        ram[146] = "0b00111110101101110100101110100101";
        ram[147] = "0b00111110101010000101111010000001";
        ram[148] = "0b10110101100001100011011110111101";
        ram[149] = "0b00111110010010111010001100000001";
        ram[150] = "0b10110101100001100011011110111101";
        ram[151] = "0b00110110000001100011011110111101";
        ram[152] = "0b00110110101001111100010110101100";
        ram[153] = "0b10110110010010010101001110011100";
        ram[154] = "0b00111111001000011001001100101101";
        ram[155] = "0b10110110010010010101001110011100";
        ram[156] = "0b10110110100001100011011110111101";
        ram[157] = "0b10000000000000000000000000000000";
        ram[158] = "0b00110110000001100011011110111101";
        ram[159] = "0b00111110110111110111011010000001";
        ram[160] = "0b00111111000110011010000100110100";
        ram[161] = "0b00111111000001000110111111001110";
        ram[162] = "0b00111110110111101100111111001000";
        ram[163] = "0b10110110100001100011011110111101";
        ram[164] = "0b00111111001110110011001111111101";
        ram[165] = "0b00110110000001100011011110111101";
        ram[166] = "0b10000000000000000000000000000000";
        ram[167] = "0b00111110111101000101000101010101";
        ram[168] = "0b00111111001011001100100101110101";
        ram[169] = "0b00110101100001100011011110111101";
        ram[170] = "0b10110101100001100011011110111101";
        ram[171] = "0b10110110000001100011011110111101";
        ram[172] = "0b10000000000000000000000000000000";
        ram[173] = "0b00111110110000110111000101010100";
        ram[174] = "0b10110101100001100011011110111101";
        ram[175] = "0b10110101100001100011011110111101";
        ram[176] = "0b00111110111101111011110111110001";
        ram[177] = "0b00110101100001100011011110111101";
        ram[178] = "0b00111111000101001110001101011000";
        ram[179] = "0b10000000000000000000000000000000";
        ram[180] = "0b00111111000100001110100111010101";
        ram[181] = "0b00111111001000000000000000000000";
        ram[182] = "0b00110110000001100011011110111101";
        ram[183] = "0b00110101100001100011011110111101";
        ram[184] = "0b10000000000000000000000000000000";
        for (unsigned i = 185; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_dhF) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_dhF_ram* meminst;


SC_CTOR(predict_ensemble_dhF) {
meminst = new predict_ensemble_dhF_ram("predict_ensemble_dhF_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_dhF() {
    delete meminst;
}


};//endmodule
#endif
