//
// Generated by Bluespec Compiler, version 2013.01.beta5 (build 30325, 2013-01-23)
//
// On Sun Jan 26 14:20:56 EST 2014
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_request_put         O     1 reg
// server_response_get            O    40
// RDY_server_response_get        O     1 reg
// client0_request_get            O    40
// RDY_client0_request_get        O     1 reg
// RDY_client0_response_put       O     1 reg
// client1_request_get            O    40
// RDY_client1_request_get        O     1 reg
// RDY_client1_response_put       O     1 reg
// et0                            I    16
// CLK                            I     1 clock
// RST_N                          I     1 reset
// server_request_put             I    40
// client0_response_put           I    40
// client1_response_put           I    40
// EN_server_request_put          I     1
// EN_client0_response_put        I     1
// EN_client1_response_put        I     1
// EN_server_response_get         I     1
// EN_client0_request_get         I     1
// EN_client1_request_get         I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkQABSMF(et0,
		CLK,
		RST_N,

		server_request_put,
		EN_server_request_put,
		RDY_server_request_put,

		EN_server_response_get,
		server_response_get,
		RDY_server_response_get,

		EN_client0_request_get,
		client0_request_get,
		RDY_client0_request_get,

		client0_response_put,
		EN_client0_response_put,
		RDY_client0_response_put,

		EN_client1_request_get,
		client1_request_get,
		RDY_client1_request_get,

		client1_response_put,
		EN_client1_response_put,
		RDY_client1_response_put);
  input  [15 : 0] et0;
  input  CLK;
  input  RST_N;

  // action method server_request_put
  input  [39 : 0] server_request_put;
  input  EN_server_request_put;
  output RDY_server_request_put;

  // actionvalue method server_response_get
  input  EN_server_response_get;
  output [39 : 0] server_response_get;
  output RDY_server_response_get;

  // actionvalue method client0_request_get
  input  EN_client0_request_get;
  output [39 : 0] client0_request_get;
  output RDY_client0_request_get;

  // action method client0_response_put
  input  [39 : 0] client0_response_put;
  input  EN_client0_response_put;
  output RDY_client0_response_put;

  // actionvalue method client1_request_get
  input  EN_client1_request_get;
  output [39 : 0] client1_request_get;
  output RDY_client1_request_get;

  // action method client1_response_put
  input  [39 : 0] client1_response_put;
  input  EN_client1_response_put;
  output RDY_client1_response_put;

  // signals for module outputs
  wire [39 : 0] client0_request_get, client1_request_get, server_response_get;
  wire RDY_client0_request_get,
       RDY_client0_response_put,
       RDY_client1_request_get,
       RDY_client1_response_put,
       RDY_server_request_put,
       RDY_server_response_get;

  // register frk_decided
  reg frk_decided;
  wire frk_decided_D_IN, frk_decided_EN;

  // register frk_match0
  reg frk_match0;
  wire frk_match0_D_IN, frk_match0_EN;

  // register frk_ptr
  reg [2 : 0] frk_ptr;
  reg [2 : 0] frk_ptr_D_IN;
  wire frk_ptr_EN;

  // register frk_sr
  reg [119 : 0] frk_sr;
  wire [119 : 0] frk_sr_D_IN;
  wire frk_sr_EN;

  // register frk_stageSent
  reg frk_stageSent;
  wire frk_stageSent_D_IN, frk_stageSent_EN;

  // register frk_staged
  reg frk_staged;
  wire frk_staged_D_IN, frk_staged_EN;

  // register merge_fi0Active
  reg merge_fi0Active;
  wire merge_fi0Active_D_IN, merge_fi0Active_EN;

  // register merge_fi0HasPrio
  reg merge_fi0HasPrio;
  reg merge_fi0HasPrio_D_IN;
  wire merge_fi0HasPrio_EN;

  // register merge_fi1Active
  reg merge_fi1Active;
  wire merge_fi1Active_D_IN, merge_fi1Active_EN;

  // ports of submodule frk_d0F
  wire [39 : 0] frk_d0F_D_IN, frk_d0F_D_OUT;
  wire frk_d0F_CLR, frk_d0F_DEQ, frk_d0F_EMPTY_N, frk_d0F_ENQ, frk_d0F_FULL_N;

  // ports of submodule frk_d1F
  wire [39 : 0] frk_d1F_D_IN, frk_d1F_D_OUT;
  wire frk_d1F_CLR, frk_d1F_DEQ, frk_d1F_EMPTY_N, frk_d1F_ENQ, frk_d1F_FULL_N;

  // ports of submodule frk_srcF
  wire [39 : 0] frk_srcF_D_IN, frk_srcF_D_OUT;
  wire frk_srcF_CLR,
       frk_srcF_DEQ,
       frk_srcF_EMPTY_N,
       frk_srcF_ENQ,
       frk_srcF_FULL_N;

  // ports of submodule merge_fi0
  wire [39 : 0] merge_fi0_D_IN, merge_fi0_D_OUT;
  wire merge_fi0_CLR,
       merge_fi0_DEQ,
       merge_fi0_EMPTY_N,
       merge_fi0_ENQ,
       merge_fi0_FULL_N;

  // ports of submodule merge_fi1
  wire [39 : 0] merge_fi1_D_IN, merge_fi1_D_OUT;
  wire merge_fi1_CLR,
       merge_fi1_DEQ,
       merge_fi1_EMPTY_N,
       merge_fi1_ENQ,
       merge_fi1_FULL_N;

  // ports of submodule merge_fo
  reg [39 : 0] merge_fo_D_IN;
  wire [39 : 0] merge_fo_D_OUT;
  wire merge_fo_CLR,
       merge_fo_DEQ,
       merge_fo_EMPTY_N,
       merge_fo_ENQ,
       merge_fo_FULL_N;

  // rule scheduling signals
  wire WILL_FIRE_RL_frk_decide,
       WILL_FIRE_RL_frk_egress,
       WILL_FIRE_RL_frk_stage,
       WILL_FIRE_RL_merge_arbitrate,
       WILL_FIRE_RL_merge_fi0_advance,
       WILL_FIRE_RL_merge_fi1_advance;

  // inputs to muxes for submodule ports
  wire [39 : 0] MUX_merge_fo_enq_1__VAL_1,
		MUX_merge_fo_enq_1__VAL_2,
		MUX_merge_fo_enq_1__VAL_3;
  wire [2 : 0] MUX_frk_ptr_write_1__VAL_1, MUX_frk_ptr_write_1__VAL_2;
  wire MUX_frk_decided_write_1__SEL_1,
       MUX_frk_ptr_write_1__SEL_1,
       MUX_merge_fi0Active_write_1__SEL_1,
       MUX_merge_fi0Active_write_1__VAL_1,
       MUX_merge_fi0Active_write_1__VAL_2,
       MUX_merge_fi1Active_write_1__SEL_1,
       MUX_merge_fi1Active_write_1__VAL_2;

  // remaining internal signals
  reg [7 : 0] SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382,
	      SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362,
	      SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343,
	      SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401;
  reg [1 : 0] CASE_client0_response_put_BITS_19_TO_18_0_clie_ETC__q51,
	      CASE_client0_response_put_BITS_29_TO_28_0_clie_ETC__q50,
	      CASE_client0_response_put_BITS_39_TO_38_0_clie_ETC__q49,
	      CASE_client0_response_put_BITS_9_TO_8_0_client_ETC__q52,
	      CASE_client1_response_put_BITS_19_TO_18_0_clie_ETC__q55,
	      CASE_client1_response_put_BITS_29_TO_28_0_clie_ETC__q54,
	      CASE_client1_response_put_BITS_39_TO_38_0_clie_ETC__q53,
	      CASE_client1_response_put_BITS_9_TO_8_0_client_ETC__q56,
	      CASE_frk_d0FD_OUT_BITS_19_TO_18_0_frk_d0FD_O_ETC__q7,
	      CASE_frk_d0FD_OUT_BITS_29_TO_28_0_frk_d0FD_O_ETC__q6,
	      CASE_frk_d0FD_OUT_BITS_39_TO_38_0_frk_d0FD_O_ETC__q5,
	      CASE_frk_d0FD_OUT_BITS_9_TO_8_0_frk_d0FD_OUT_ETC__q8,
	      CASE_frk_d1FD_OUT_BITS_19_TO_18_0_frk_d1FD_O_ETC__q3,
	      CASE_frk_d1FD_OUT_BITS_29_TO_28_0_frk_d1FD_O_ETC__q2,
	      CASE_frk_d1FD_OUT_BITS_39_TO_38_0_frk_d1FD_O_ETC__q1,
	      CASE_frk_d1FD_OUT_BITS_9_TO_8_0_frk_d1FD_OUT_ETC__q4,
	      CASE_frk_sr_BITS_109_TO_108_0_frk_sr_BITS_109__ETC__q38,
	      CASE_frk_sr_BITS_119_TO_118_0_frk_sr_BITS_119__ETC__q37,
	      CASE_frk_sr_BITS_49_TO_48_0_frk_sr_BITS_49_TO__ETC__q44,
	      CASE_frk_sr_BITS_59_TO_58_0_frk_sr_BITS_59_TO__ETC__q43,
	      CASE_frk_sr_BITS_69_TO_68_0_frk_sr_BITS_69_TO__ETC__q42,
	      CASE_frk_sr_BITS_79_TO_78_0_frk_sr_BITS_79_TO__ETC__q41,
	      CASE_frk_sr_BITS_89_TO_88_0_frk_sr_BITS_89_TO__ETC__q40,
	      CASE_frk_sr_BITS_99_TO_98_0_frk_sr_BITS_99_TO__ETC__q39,
	      CASE_frk_srcFD_OUT_BITS_19_TO_18_0_frk_srcFD_ETC__q21,
	      CASE_frk_srcFD_OUT_BITS_29_TO_28_0_frk_srcFD_ETC__q20,
	      CASE_frk_srcFD_OUT_BITS_39_TO_38_0_frk_srcFD_ETC__q19,
	      CASE_frk_srcFD_OUT_BITS_9_TO_8_0_frk_srcFD_O_ETC__q22,
	      CASE_merge_fi0D_OUT_BITS_19_TO_18_0_merge_fi0_ETC__q31,
	      CASE_merge_fi0D_OUT_BITS_29_TO_28_0_merge_fi0_ETC__q30,
	      CASE_merge_fi0D_OUT_BITS_39_TO_38_0_merge_fi0_ETC__q29,
	      CASE_merge_fi0D_OUT_BITS_9_TO_8_0_merge_fi0D_ETC__q32,
	      CASE_merge_fi1D_OUT_BITS_19_TO_18_0_merge_fi1_ETC__q35,
	      CASE_merge_fi1D_OUT_BITS_29_TO_28_0_merge_fi1_ETC__q34,
	      CASE_merge_fi1D_OUT_BITS_39_TO_38_0_merge_fi1_ETC__q33,
	      CASE_merge_fi1D_OUT_BITS_9_TO_8_0_merge_fi1D_ETC__q36,
	      CASE_merge_foD_OUT_BITS_19_TO_18_0_merge_foD_ETC__q11,
	      CASE_merge_foD_OUT_BITS_29_TO_28_0_merge_foD_ETC__q10,
	      CASE_merge_foD_OUT_BITS_39_TO_38_0_merge_foD_ETC__q9,
	      CASE_merge_foD_OUT_BITS_9_TO_8_0_merge_foD_O_ETC__q12,
	      CASE_server_request_put_BITS_19_TO_18_0_server_ETC__q47,
	      CASE_server_request_put_BITS_29_TO_28_0_server_ETC__q46,
	      CASE_server_request_put_BITS_39_TO_38_0_server_ETC__q45,
	      CASE_server_request_put_BITS_9_TO_8_0_server_r_ETC__q48;
  reg CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_0_1_frk_ETC__q25,
      CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_1_1_frk_ETC__q24,
      CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_2_1_frk_ETC__q23,
      CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_0_1_frk_ETC__q18,
      CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_1_1_frk_ETC__q17,
      CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_2_1_frk_ETC__q16,
      CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_0_1_frk_ETC__q15,
      CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_1_1_frk_ETC__q14,
      CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_2_1_frk_ETC__q13,
      CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_0_1_frk_s_ETC__q28,
      CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_1_1_frk_s_ETC__q27,
      CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_2_1_frk_s_ETC__q26;
  wire [39 : 0] IF_frk_srcF_first__79_BITS_39_TO_38_80_EQ_0_81_ETC___d222;
  wire [19 : 0] IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d147;
  wire [15 : 0] seen__h10254;
  wire [9 : 0] IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d135,
	       IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d145,
	       IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d156,
	       IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d166,
	       IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_0_77__ETC___d394,
	       IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_1_84__ETC___d393,
	       IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_2_88__ETC___d392,
	       IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_0_57__ETC___d374,
	       IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_1_64__ETC___d373,
	       IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_2_68__ETC___d372,
	       IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_0_38__ETC___d355,
	       IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_1_45__ETC___d354,
	       IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_2_49__ETC___d353,
	       IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_0_96_fr_ETC___d413,
	       IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_1_03_fr_ETC___d412,
	       IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_2_07_fr_ETC___d411;
  wire [7 : 0] IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d128,
	       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d138,
	       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d149,
	       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d159;
  wire [2 : 0] frk_ptr_19_PLUS_1___d320;
  wire [1 : 0] IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d133,
	       IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d143,
	       IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d154,
	       IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d164;
  wire IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d113,
       IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d115,
       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d127,
       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d137,
       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d148,
       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d158,
       IF_merge_fi0HasPrio_06_THEN_merge_fi0_i_notEmp_ETC___d118,
       NOT_frk_stageSent_27_28_OR_frk_srcF_i_notEmpty_ETC___d334;

  // action method server_request_put
  assign RDY_server_request_put = frk_srcF_FULL_N ;

  // actionvalue method server_response_get
  assign server_response_get =
	     { CASE_merge_foD_OUT_BITS_39_TO_38_0_merge_foD_ETC__q9,
	       merge_fo_D_OUT[37:30],
	       CASE_merge_foD_OUT_BITS_29_TO_28_0_merge_foD_ETC__q10,
	       merge_fo_D_OUT[27:20],
	       CASE_merge_foD_OUT_BITS_19_TO_18_0_merge_foD_ETC__q11,
	       merge_fo_D_OUT[17:10],
	       CASE_merge_foD_OUT_BITS_9_TO_8_0_merge_foD_O_ETC__q12,
	       merge_fo_D_OUT[7:0] } ;
  assign RDY_server_response_get = merge_fo_EMPTY_N ;

  // actionvalue method client0_request_get
  assign client0_request_get =
	     { CASE_frk_d0FD_OUT_BITS_39_TO_38_0_frk_d0FD_O_ETC__q5,
	       frk_d0F_D_OUT[37:30],
	       CASE_frk_d0FD_OUT_BITS_29_TO_28_0_frk_d0FD_O_ETC__q6,
	       frk_d0F_D_OUT[27:20],
	       CASE_frk_d0FD_OUT_BITS_19_TO_18_0_frk_d0FD_O_ETC__q7,
	       frk_d0F_D_OUT[17:10],
	       CASE_frk_d0FD_OUT_BITS_9_TO_8_0_frk_d0FD_OUT_ETC__q8,
	       frk_d0F_D_OUT[7:0] } ;
  assign RDY_client0_request_get = frk_d0F_EMPTY_N ;

  // action method client0_response_put
  assign RDY_client0_response_put = merge_fi0_FULL_N ;

  // actionvalue method client1_request_get
  assign client1_request_get =
	     { CASE_frk_d1FD_OUT_BITS_39_TO_38_0_frk_d1FD_O_ETC__q1,
	       frk_d1F_D_OUT[37:30],
	       CASE_frk_d1FD_OUT_BITS_29_TO_28_0_frk_d1FD_O_ETC__q2,
	       frk_d1F_D_OUT[27:20],
	       CASE_frk_d1FD_OUT_BITS_19_TO_18_0_frk_d1FD_O_ETC__q3,
	       frk_d1F_D_OUT[17:10],
	       CASE_frk_d1FD_OUT_BITS_9_TO_8_0_frk_d1FD_OUT_ETC__q4,
	       frk_d1F_D_OUT[7:0] } ;
  assign RDY_client1_request_get = frk_d1F_EMPTY_N ;

  // action method client1_response_put
  assign RDY_client1_response_put = merge_fi1_FULL_N ;

  // submodule frk_d0F
  FIFO2 #(.width(32'd40), .guarded(32'd1)) frk_d0F(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(frk_d0F_D_IN),
						   .ENQ(frk_d0F_ENQ),
						   .DEQ(frk_d0F_DEQ),
						   .CLR(frk_d0F_CLR),
						   .D_OUT(frk_d0F_D_OUT),
						   .FULL_N(frk_d0F_FULL_N),
						   .EMPTY_N(frk_d0F_EMPTY_N));

  // submodule frk_d1F
  FIFO2 #(.width(32'd40), .guarded(32'd1)) frk_d1F(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(frk_d1F_D_IN),
						   .ENQ(frk_d1F_ENQ),
						   .DEQ(frk_d1F_DEQ),
						   .CLR(frk_d1F_CLR),
						   .D_OUT(frk_d1F_D_OUT),
						   .FULL_N(frk_d1F_FULL_N),
						   .EMPTY_N(frk_d1F_EMPTY_N));

  // submodule frk_srcF
  FIFO2 #(.width(32'd40), .guarded(32'd1)) frk_srcF(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(frk_srcF_D_IN),
						    .ENQ(frk_srcF_ENQ),
						    .DEQ(frk_srcF_DEQ),
						    .CLR(frk_srcF_CLR),
						    .D_OUT(frk_srcF_D_OUT),
						    .FULL_N(frk_srcF_FULL_N),
						    .EMPTY_N(frk_srcF_EMPTY_N));

  // submodule merge_fi0
  FIFO2 #(.width(32'd40), .guarded(32'd1)) merge_fi0(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(merge_fi0_D_IN),
						     .ENQ(merge_fi0_ENQ),
						     .DEQ(merge_fi0_DEQ),
						     .CLR(merge_fi0_CLR),
						     .D_OUT(merge_fi0_D_OUT),
						     .FULL_N(merge_fi0_FULL_N),
						     .EMPTY_N(merge_fi0_EMPTY_N));

  // submodule merge_fi1
  FIFO2 #(.width(32'd40), .guarded(32'd1)) merge_fi1(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(merge_fi1_D_IN),
						     .ENQ(merge_fi1_ENQ),
						     .DEQ(merge_fi1_DEQ),
						     .CLR(merge_fi1_CLR),
						     .D_OUT(merge_fi1_D_OUT),
						     .FULL_N(merge_fi1_FULL_N),
						     .EMPTY_N(merge_fi1_EMPTY_N));

  // submodule merge_fo
  FIFO2 #(.width(32'd40), .guarded(32'd1)) merge_fo(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(merge_fo_D_IN),
						    .ENQ(merge_fo_ENQ),
						    .DEQ(merge_fo_DEQ),
						    .CLR(merge_fo_CLR),
						    .D_OUT(merge_fo_D_OUT),
						    .FULL_N(merge_fo_FULL_N),
						    .EMPTY_N(merge_fo_EMPTY_N));

  // rule RL_merge_fi0_advance
  assign WILL_FIRE_RL_merge_fi0_advance =
	     merge_fi0_EMPTY_N && merge_fo_FULL_N && !merge_fi1Active &&
	     !WILL_FIRE_RL_merge_arbitrate ;

  // rule RL_merge_fi1_advance
  assign WILL_FIRE_RL_merge_fi1_advance =
	     merge_fo_FULL_N && merge_fi1_EMPTY_N && !merge_fi0Active &&
	     !WILL_FIRE_RL_merge_fi0_advance &&
	     !WILL_FIRE_RL_merge_arbitrate ;

  // rule RL_merge_arbitrate
  assign WILL_FIRE_RL_merge_arbitrate =
	     merge_fo_FULL_N &&
	     IF_merge_fi0HasPrio_06_THEN_merge_fi0_i_notEmp_ETC___d118 &&
	     merge_fi0_EMPTY_N &&
	     merge_fi1_EMPTY_N &&
	     !merge_fi0Active &&
	     !merge_fi1Active ;

  // rule RL_frk_stage
  assign WILL_FIRE_RL_frk_stage =
	     frk_srcF_EMPTY_N && !frk_staged && !frk_decided ;

  // rule RL_frk_decide
  assign WILL_FIRE_RL_frk_decide =
	     frk_srcF_EMPTY_N && frk_staged && !frk_decided ;

  // rule RL_frk_egress
  assign WILL_FIRE_RL_frk_egress =
	     NOT_frk_stageSent_27_28_OR_frk_srcF_i_notEmpty_ETC___d334 &&
	     frk_staged &&
	     frk_decided ;

  // inputs to muxes for submodule ports
  assign MUX_frk_decided_write_1__SEL_1 =
	     WILL_FIRE_RL_frk_egress && frk_stageSent &&
	     (frk_srcF_D_OUT[9:8] != 2'd0 || frk_srcF_D_OUT[19:18] != 2'd0 ||
	      frk_srcF_D_OUT[29:28] != 2'd0 ||
	      frk_srcF_D_OUT[39:38] != 2'd0) ;
  assign MUX_frk_ptr_write_1__SEL_1 =
	     WILL_FIRE_RL_frk_egress &&
	     (frk_srcF_D_OUT[9:8] != 2'd0 || frk_srcF_D_OUT[19:18] != 2'd0 ||
	      frk_srcF_D_OUT[29:28] != 2'd0 ||
	      frk_srcF_D_OUT[39:38] != 2'd0 ||
	      !frk_stageSent) ;
  assign MUX_merge_fi0Active_write_1__SEL_1 =
	     WILL_FIRE_RL_merge_arbitrate && merge_fi0HasPrio ;
  assign MUX_merge_fi1Active_write_1__SEL_1 =
	     WILL_FIRE_RL_merge_arbitrate && !merge_fi0HasPrio ;
  assign MUX_frk_ptr_write_1__VAL_1 =
	     frk_stageSent ? 3'd0 : frk_ptr_19_PLUS_1___d320 ;
  assign MUX_frk_ptr_write_1__VAL_2 =
	     (frk_srcF_D_OUT[9:8] != 2'd0 || frk_srcF_D_OUT[19:18] != 2'd0 ||
	      frk_srcF_D_OUT[29:28] != 2'd0 ||
	      frk_srcF_D_OUT[39:38] != 2'd0) ?
	       3'd0 :
	       frk_ptr_19_PLUS_1___d320 ;
  assign MUX_merge_fi0Active_write_1__VAL_1 =
	     IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d158 &&
	     IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d148 &&
	     IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d137 &&
	     IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d127 ;
  assign MUX_merge_fi0Active_write_1__VAL_2 =
	     merge_fi0_D_OUT[9:8] == 2'd0 && merge_fi0_D_OUT[19:18] == 2'd0 &&
	     merge_fi0_D_OUT[29:28] == 2'd0 &&
	     merge_fi0_D_OUT[39:38] == 2'd0 ;
  assign MUX_merge_fi1Active_write_1__VAL_2 =
	     merge_fi1_D_OUT[9:8] == 2'd0 && merge_fi1_D_OUT[19:18] == 2'd0 &&
	     merge_fi1_D_OUT[29:28] == 2'd0 &&
	     merge_fi1_D_OUT[39:38] == 2'd0 ;
  assign MUX_merge_fo_enq_1__VAL_1 =
	     { CASE_merge_fi0D_OUT_BITS_39_TO_38_0_merge_fi0_ETC__q29,
	       merge_fi0_D_OUT[37:30],
	       CASE_merge_fi0D_OUT_BITS_29_TO_28_0_merge_fi0_ETC__q30,
	       merge_fi0_D_OUT[27:20],
	       CASE_merge_fi0D_OUT_BITS_19_TO_18_0_merge_fi0_ETC__q31,
	       merge_fi0_D_OUT[17:10],
	       CASE_merge_fi0D_OUT_BITS_9_TO_8_0_merge_fi0D_ETC__q32,
	       merge_fi0_D_OUT[7:0] } ;
  assign MUX_merge_fo_enq_1__VAL_2 =
	     { CASE_merge_fi1D_OUT_BITS_39_TO_38_0_merge_fi1_ETC__q33,
	       merge_fi1_D_OUT[37:30],
	       CASE_merge_fi1D_OUT_BITS_29_TO_28_0_merge_fi1_ETC__q34,
	       merge_fi1_D_OUT[27:20],
	       CASE_merge_fi1D_OUT_BITS_19_TO_18_0_merge_fi1_ETC__q35,
	       merge_fi1_D_OUT[17:10],
	       CASE_merge_fi1D_OUT_BITS_9_TO_8_0_merge_fi1D_ETC__q36,
	       merge_fi1_D_OUT[7:0] } ;
  assign MUX_merge_fo_enq_1__VAL_3 =
	     { IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d147,
	       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d148 ?
		 { 2'd0,
		   IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d149 } :
		 IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d156,
	       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d158 ?
		 { 2'd0,
		   IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d159 } :
		 IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d166 } ;

  // register frk_decided
  assign frk_decided_D_IN = !MUX_frk_decided_write_1__SEL_1 ;
  assign frk_decided_EN =
	     WILL_FIRE_RL_frk_egress && frk_stageSent &&
	     (frk_srcF_D_OUT[9:8] != 2'd0 || frk_srcF_D_OUT[19:18] != 2'd0 ||
	      frk_srcF_D_OUT[29:28] != 2'd0 ||
	      frk_srcF_D_OUT[39:38] != 2'd0) ||
	     WILL_FIRE_RL_frk_decide ;

  // register frk_match0
  assign frk_match0_D_IN = et0 == seen__h10254 ;
  assign frk_match0_EN = WILL_FIRE_RL_frk_decide ;

  // register frk_ptr
  always@(MUX_frk_ptr_write_1__SEL_1 or
	  MUX_frk_ptr_write_1__VAL_1 or
	  WILL_FIRE_RL_frk_stage or
	  MUX_frk_ptr_write_1__VAL_2 or WILL_FIRE_RL_frk_decide)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_frk_ptr_write_1__SEL_1: frk_ptr_D_IN = MUX_frk_ptr_write_1__VAL_1;
      WILL_FIRE_RL_frk_stage: frk_ptr_D_IN = MUX_frk_ptr_write_1__VAL_2;
      WILL_FIRE_RL_frk_decide: frk_ptr_D_IN = 3'd0;
      default: frk_ptr_D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign frk_ptr_EN =
	     WILL_FIRE_RL_frk_egress &&
	     (frk_srcF_D_OUT[9:8] != 2'd0 || frk_srcF_D_OUT[19:18] != 2'd0 ||
	      frk_srcF_D_OUT[29:28] != 2'd0 ||
	      frk_srcF_D_OUT[39:38] != 2'd0 ||
	      !frk_stageSent) ||
	     WILL_FIRE_RL_frk_stage ||
	     WILL_FIRE_RL_frk_decide ;

  // register frk_sr
  assign frk_sr_D_IN =
	     { IF_frk_srcF_first__79_BITS_39_TO_38_80_EQ_0_81_ETC___d222,
	       CASE_frk_sr_BITS_119_TO_118_0_frk_sr_BITS_119__ETC__q37,
	       frk_sr[117:110],
	       CASE_frk_sr_BITS_109_TO_108_0_frk_sr_BITS_109__ETC__q38,
	       frk_sr[107:100],
	       CASE_frk_sr_BITS_99_TO_98_0_frk_sr_BITS_99_TO__ETC__q39,
	       frk_sr[97:90],
	       CASE_frk_sr_BITS_89_TO_88_0_frk_sr_BITS_89_TO__ETC__q40,
	       frk_sr[87:80],
	       CASE_frk_sr_BITS_79_TO_78_0_frk_sr_BITS_79_TO__ETC__q41,
	       frk_sr[77:70],
	       CASE_frk_sr_BITS_69_TO_68_0_frk_sr_BITS_69_TO__ETC__q42,
	       frk_sr[67:60],
	       CASE_frk_sr_BITS_59_TO_58_0_frk_sr_BITS_59_TO__ETC__q43,
	       frk_sr[57:50],
	       CASE_frk_sr_BITS_49_TO_48_0_frk_sr_BITS_49_TO__ETC__q44,
	       frk_sr[47:40] } ;
  assign frk_sr_EN = WILL_FIRE_RL_frk_stage ;

  // register frk_stageSent
  assign frk_stageSent_D_IN = !frk_stageSent && frk_ptr == 3'd2 ;
  assign frk_stageSent_EN = MUX_frk_ptr_write_1__SEL_1 ;

  // register frk_staged
  assign frk_staged_D_IN =
	     !MUX_frk_decided_write_1__SEL_1 && frk_ptr == 3'd2 ;
  assign frk_staged_EN =
	     WILL_FIRE_RL_frk_egress && frk_stageSent &&
	     (frk_srcF_D_OUT[9:8] != 2'd0 || frk_srcF_D_OUT[19:18] != 2'd0 ||
	      frk_srcF_D_OUT[29:28] != 2'd0 ||
	      frk_srcF_D_OUT[39:38] != 2'd0) ||
	     WILL_FIRE_RL_frk_stage ;

  // register merge_fi0Active
  assign merge_fi0Active_D_IN =
	     MUX_merge_fi0Active_write_1__SEL_1 ?
	       MUX_merge_fi0Active_write_1__VAL_1 :
	       MUX_merge_fi0Active_write_1__VAL_2 ;
  assign merge_fi0Active_EN =
	     WILL_FIRE_RL_merge_arbitrate && merge_fi0HasPrio ||
	     WILL_FIRE_RL_merge_fi0_advance ;

  // register merge_fi0HasPrio
  always@(WILL_FIRE_RL_merge_arbitrate or
	  merge_fi0HasPrio or
	  WILL_FIRE_RL_merge_fi0_advance or WILL_FIRE_RL_merge_fi1_advance)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_merge_arbitrate: merge_fi0HasPrio_D_IN = !merge_fi0HasPrio;
      WILL_FIRE_RL_merge_fi0_advance: merge_fi0HasPrio_D_IN = 1'd0;
      WILL_FIRE_RL_merge_fi1_advance: merge_fi0HasPrio_D_IN = 1'd1;
      default: merge_fi0HasPrio_D_IN = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign merge_fi0HasPrio_EN =
	     WILL_FIRE_RL_merge_arbitrate || WILL_FIRE_RL_merge_fi0_advance ||
	     WILL_FIRE_RL_merge_fi1_advance ;

  // register merge_fi1Active
  assign merge_fi1Active_D_IN =
	     MUX_merge_fi1Active_write_1__SEL_1 ?
	       MUX_merge_fi0Active_write_1__VAL_1 :
	       MUX_merge_fi1Active_write_1__VAL_2 ;
  assign merge_fi1Active_EN =
	     WILL_FIRE_RL_merge_arbitrate && !merge_fi0HasPrio ||
	     WILL_FIRE_RL_merge_fi1_advance ;

  // submodule frk_d0F
  assign frk_d0F_D_IN =
	     frk_stageSent ?
	       IF_frk_srcF_first__79_BITS_39_TO_38_80_EQ_0_81_ETC___d222 :
	       { IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_0_38__ETC___d355,
		 IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_0_57__ETC___d374,
		 IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_0_77__ETC___d394,
		 IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_0_96_fr_ETC___d413 } ;
  assign frk_d0F_ENQ = WILL_FIRE_RL_frk_egress && frk_match0 ;
  assign frk_d0F_DEQ = EN_client0_request_get ;
  assign frk_d0F_CLR = 1'b0 ;

  // submodule frk_d1F
  assign frk_d1F_D_IN = frk_d0F_D_IN ;
  assign frk_d1F_ENQ = WILL_FIRE_RL_frk_egress && !frk_match0 ;
  assign frk_d1F_DEQ = EN_client1_request_get ;
  assign frk_d1F_CLR = 1'b0 ;

  // submodule frk_srcF
  assign frk_srcF_D_IN =
	     { CASE_server_request_put_BITS_39_TO_38_0_server_ETC__q45,
	       server_request_put[37:30],
	       CASE_server_request_put_BITS_29_TO_28_0_server_ETC__q46,
	       server_request_put[27:20],
	       CASE_server_request_put_BITS_19_TO_18_0_server_ETC__q47,
	       server_request_put[17:10],
	       CASE_server_request_put_BITS_9_TO_8_0_server_r_ETC__q48,
	       server_request_put[7:0] } ;
  assign frk_srcF_ENQ = EN_server_request_put ;
  assign frk_srcF_DEQ =
	     WILL_FIRE_RL_frk_egress && frk_stageSent ||
	     WILL_FIRE_RL_frk_stage ;
  assign frk_srcF_CLR = 1'b0 ;

  // submodule merge_fi0
  assign merge_fi0_D_IN =
	     { CASE_client0_response_put_BITS_39_TO_38_0_clie_ETC__q49,
	       client0_response_put[37:30],
	       CASE_client0_response_put_BITS_29_TO_28_0_clie_ETC__q50,
	       client0_response_put[27:20],
	       CASE_client0_response_put_BITS_19_TO_18_0_clie_ETC__q51,
	       client0_response_put[17:10],
	       CASE_client0_response_put_BITS_9_TO_8_0_client_ETC__q52,
	       client0_response_put[7:0] } ;
  assign merge_fi0_ENQ = EN_client0_response_put ;
  assign merge_fi0_DEQ =
	     WILL_FIRE_RL_merge_arbitrate && merge_fi0HasPrio ||
	     WILL_FIRE_RL_merge_fi0_advance ;
  assign merge_fi0_CLR = 1'b0 ;

  // submodule merge_fi1
  assign merge_fi1_D_IN =
	     { CASE_client1_response_put_BITS_39_TO_38_0_clie_ETC__q53,
	       client1_response_put[37:30],
	       CASE_client1_response_put_BITS_29_TO_28_0_clie_ETC__q54,
	       client1_response_put[27:20],
	       CASE_client1_response_put_BITS_19_TO_18_0_clie_ETC__q55,
	       client1_response_put[17:10],
	       CASE_client1_response_put_BITS_9_TO_8_0_client_ETC__q56,
	       client1_response_put[7:0] } ;
  assign merge_fi1_ENQ = EN_client1_response_put ;
  assign merge_fi1_DEQ =
	     WILL_FIRE_RL_merge_arbitrate && !merge_fi0HasPrio ||
	     WILL_FIRE_RL_merge_fi1_advance ;
  assign merge_fi1_CLR = 1'b0 ;

  // submodule merge_fo
  always@(WILL_FIRE_RL_merge_fi0_advance or
	  MUX_merge_fo_enq_1__VAL_1 or
	  WILL_FIRE_RL_merge_fi1_advance or
	  MUX_merge_fo_enq_1__VAL_2 or
	  WILL_FIRE_RL_merge_arbitrate or MUX_merge_fo_enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_merge_fi0_advance:
	  merge_fo_D_IN = MUX_merge_fo_enq_1__VAL_1;
      WILL_FIRE_RL_merge_fi1_advance:
	  merge_fo_D_IN = MUX_merge_fo_enq_1__VAL_2;
      WILL_FIRE_RL_merge_arbitrate: merge_fo_D_IN = MUX_merge_fo_enq_1__VAL_3;
      default: merge_fo_D_IN = 40'hAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign merge_fo_ENQ =
	     WILL_FIRE_RL_merge_fi0_advance ||
	     WILL_FIRE_RL_merge_fi1_advance ||
	     WILL_FIRE_RL_merge_arbitrate ;
  assign merge_fo_DEQ = EN_server_response_get ;
  assign merge_fo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d133 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[39:38] == 2'd2 :
		merge_fi1_D_OUT[39:38] == 2'd2) ?
	       2'd2 :
	       2'd3 ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d135 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[39:38] == 2'd1 :
		merge_fi1_D_OUT[39:38] == 2'd1) ?
	       { 2'd1,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d128 } :
	       { IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d133,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d128 } ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d143 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[29:28] == 2'd2 :
		merge_fi1_D_OUT[29:28] == 2'd2) ?
	       2'd2 :
	       2'd3 ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d145 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[29:28] == 2'd1 :
		merge_fi1_D_OUT[29:28] == 2'd1) ?
	       { 2'd1,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d138 } :
	       { IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d143,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d138 } ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d147 =
	     { IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d127 ?
		 { 2'd0,
		   IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d128 } :
		 IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d135,
	       IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d137 ?
		 { 2'd0,
		   IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d138 } :
		 IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d145 } ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d154 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[19:18] == 2'd2 :
		merge_fi1_D_OUT[19:18] == 2'd2) ?
	       2'd2 :
	       2'd3 ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d156 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[19:18] == 2'd1 :
		merge_fi1_D_OUT[19:18] == 2'd1) ?
	       { 2'd1,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d149 } :
	       { IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d154,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d149 } ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d164 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[9:8] == 2'd2 :
		merge_fi1_D_OUT[9:8] == 2'd2) ?
	       2'd2 :
	       2'd3 ;
  assign IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d166 =
	     (merge_fi0HasPrio ?
		merge_fi0_D_OUT[9:8] == 2'd1 :
		merge_fi1_D_OUT[9:8] == 2'd1) ?
	       { 2'd1,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d159 } :
	       { IF_IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_ETC___d164,
		 IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d159 } ;
  assign IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_0_77__ETC___d394 =
	     CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_0_1_frk_ETC__q25 ?
	       { 2'd0,
		 SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 } :
	       IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_1_84__ETC___d393 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_1_84__ETC___d393 =
	     CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_1_1_frk_ETC__q24 ?
	       { 2'd1,
		 SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 } :
	       IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_2_88__ETC___d392 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_19_TO_18_76_EQ_2_88__ETC___d392 =
	     { CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_2_1_frk_ETC__q23 ?
		 2'd2 :
		 2'd3,
	       SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 } ;
  assign IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_0_57__ETC___d374 =
	     CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_0_1_frk_ETC__q18 ?
	       { 2'd0,
		 SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 } :
	       IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_1_64__ETC___d373 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_1_64__ETC___d373 =
	     CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_1_1_frk_ETC__q17 ?
	       { 2'd1,
		 SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 } :
	       IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_2_68__ETC___d372 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_29_TO_28_56_EQ_2_68__ETC___d372 =
	     { CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_2_1_frk_ETC__q16 ?
		 2'd2 :
		 2'd3,
	       SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 } ;
  assign IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_0_38__ETC___d355 =
	     CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_0_1_frk_ETC__q15 ?
	       { 2'd0,
		 SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 } :
	       IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_1_45__ETC___d354 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_1_45__ETC___d354 =
	     CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_1_1_frk_ETC__q14 ?
	       { 2'd1,
		 SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 } :
	       IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_2_49__ETC___d353 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_39_TO_38_37_EQ_2_49__ETC___d353 =
	     { CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_2_1_frk_ETC__q13 ?
		 2'd2 :
		 2'd3,
	       SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 } ;
  assign IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_0_96_fr_ETC___d413 =
	     CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_0_1_frk_s_ETC__q28 ?
	       { 2'd0,
		 SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 } :
	       IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_1_03_fr_ETC___d412 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_1_03_fr_ETC___d412 =
	     CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_1_1_frk_s_ETC__q27 ?
	       { 2'd1,
		 SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 } :
	       IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_2_07_fr_ETC___d411 ;
  assign IF_SEL_ARR_frk_sr_23_BITS_9_TO_8_95_EQ_2_07_fr_ETC___d411 =
	     { CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_2_1_frk_s_ETC__q26 ?
		 2'd2 :
		 2'd3,
	       SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 } ;
  assign IF_frk_srcF_first__79_BITS_39_TO_38_80_EQ_0_81_ETC___d222 =
	     { CASE_frk_srcFD_OUT_BITS_39_TO_38_0_frk_srcFD_ETC__q19,
	       frk_srcF_D_OUT[37:30],
	       CASE_frk_srcFD_OUT_BITS_29_TO_28_0_frk_srcFD_ETC__q20,
	       frk_srcF_D_OUT[27:20],
	       CASE_frk_srcFD_OUT_BITS_19_TO_18_0_frk_srcFD_ETC__q21,
	       frk_srcF_D_OUT[17:10],
	       CASE_frk_srcFD_OUT_BITS_9_TO_8_0_frk_srcFD_O_ETC__q22,
	       frk_srcF_D_OUT[7:0] } ;
  assign IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d113 =
	     merge_fi0HasPrio ?
	       !merge_fi0_EMPTY_N || merge_fi0_D_OUT[9:8] != 2'd0 :
	       !merge_fi1_EMPTY_N || merge_fi1_D_OUT[9:8] != 2'd0 ;
  assign IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d115 =
	     IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d113 ||
	     (merge_fi0HasPrio ? merge_fi0_EMPTY_N : merge_fi1_EMPTY_N) ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d127 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[39:38] == 2'd0 :
	       merge_fi1_D_OUT[39:38] == 2'd0 ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d128 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[37:30] :
	       merge_fi1_D_OUT[37:30] ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d137 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[29:28] == 2'd0 :
	       merge_fi1_D_OUT[29:28] == 2'd0 ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d138 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[27:20] :
	       merge_fi1_D_OUT[27:20] ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d148 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[19:18] == 2'd0 :
	       merge_fi1_D_OUT[19:18] == 2'd0 ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d149 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[17:10] :
	       merge_fi1_D_OUT[17:10] ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d158 =
	     merge_fi0HasPrio ?
	       merge_fi0_D_OUT[9:8] == 2'd0 :
	       merge_fi1_D_OUT[9:8] == 2'd0 ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_first_BI_ETC___d159 =
	     merge_fi0HasPrio ? merge_fi0_D_OUT[7:0] : merge_fi1_D_OUT[7:0] ;
  assign IF_merge_fi0HasPrio_06_THEN_merge_fi0_i_notEmp_ETC___d118 =
	     merge_fi0HasPrio ?
	       merge_fi0_EMPTY_N &&
	       IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d115 :
	       merge_fi1_EMPTY_N &&
	       IF_merge_fi0HasPrio_06_THEN_NOT_merge_fi0_i_no_ETC___d115 ;
  assign NOT_frk_stageSent_27_28_OR_frk_srcF_i_notEmpty_ETC___d334 =
	     (!frk_stageSent || frk_srcF_EMPTY_N) &&
	     (frk_match0 ? frk_d0F_FULL_N : frk_d1F_FULL_N) ;
  assign frk_ptr_19_PLUS_1___d320 = frk_ptr + 3'd1 ;
  assign seen__h10254 = { frk_srcF_D_OUT[7:0], frk_srcF_D_OUT[17:10] } ;
  always@(frk_d1F_D_OUT)
  begin
    case (frk_d1F_D_OUT[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d1FD_OUT_BITS_39_TO_38_0_frk_d1FD_O_ETC__q1 =
	      frk_d1F_D_OUT[39:38];
      2'd3: CASE_frk_d1FD_OUT_BITS_39_TO_38_0_frk_d1FD_O_ETC__q1 = 2'd3;
    endcase
  end
  always@(frk_d1F_D_OUT)
  begin
    case (frk_d1F_D_OUT[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d1FD_OUT_BITS_29_TO_28_0_frk_d1FD_O_ETC__q2 =
	      frk_d1F_D_OUT[29:28];
      2'd3: CASE_frk_d1FD_OUT_BITS_29_TO_28_0_frk_d1FD_O_ETC__q2 = 2'd3;
    endcase
  end
  always@(frk_d1F_D_OUT)
  begin
    case (frk_d1F_D_OUT[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d1FD_OUT_BITS_19_TO_18_0_frk_d1FD_O_ETC__q3 =
	      frk_d1F_D_OUT[19:18];
      2'd3: CASE_frk_d1FD_OUT_BITS_19_TO_18_0_frk_d1FD_O_ETC__q3 = 2'd3;
    endcase
  end
  always@(frk_d1F_D_OUT)
  begin
    case (frk_d1F_D_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d1FD_OUT_BITS_9_TO_8_0_frk_d1FD_OUT_ETC__q4 =
	      frk_d1F_D_OUT[9:8];
      2'd3: CASE_frk_d1FD_OUT_BITS_9_TO_8_0_frk_d1FD_OUT_ETC__q4 = 2'd3;
    endcase
  end
  always@(frk_d0F_D_OUT)
  begin
    case (frk_d0F_D_OUT[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d0FD_OUT_BITS_39_TO_38_0_frk_d0FD_O_ETC__q5 =
	      frk_d0F_D_OUT[39:38];
      2'd3: CASE_frk_d0FD_OUT_BITS_39_TO_38_0_frk_d0FD_O_ETC__q5 = 2'd3;
    endcase
  end
  always@(frk_d0F_D_OUT)
  begin
    case (frk_d0F_D_OUT[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d0FD_OUT_BITS_29_TO_28_0_frk_d0FD_O_ETC__q6 =
	      frk_d0F_D_OUT[29:28];
      2'd3: CASE_frk_d0FD_OUT_BITS_29_TO_28_0_frk_d0FD_O_ETC__q6 = 2'd3;
    endcase
  end
  always@(frk_d0F_D_OUT)
  begin
    case (frk_d0F_D_OUT[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d0FD_OUT_BITS_19_TO_18_0_frk_d0FD_O_ETC__q7 =
	      frk_d0F_D_OUT[19:18];
      2'd3: CASE_frk_d0FD_OUT_BITS_19_TO_18_0_frk_d0FD_O_ETC__q7 = 2'd3;
    endcase
  end
  always@(frk_d0F_D_OUT)
  begin
    case (frk_d0F_D_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_d0FD_OUT_BITS_9_TO_8_0_frk_d0FD_OUT_ETC__q8 =
	      frk_d0F_D_OUT[9:8];
      2'd3: CASE_frk_d0FD_OUT_BITS_9_TO_8_0_frk_d0FD_OUT_ETC__q8 = 2'd3;
    endcase
  end
  always@(merge_fo_D_OUT)
  begin
    case (merge_fo_D_OUT[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_foD_OUT_BITS_39_TO_38_0_merge_foD_ETC__q9 =
	      merge_fo_D_OUT[39:38];
      2'd3: CASE_merge_foD_OUT_BITS_39_TO_38_0_merge_foD_ETC__q9 = 2'd3;
    endcase
  end
  always@(merge_fo_D_OUT)
  begin
    case (merge_fo_D_OUT[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_foD_OUT_BITS_29_TO_28_0_merge_foD_ETC__q10 =
	      merge_fo_D_OUT[29:28];
      2'd3: CASE_merge_foD_OUT_BITS_29_TO_28_0_merge_foD_ETC__q10 = 2'd3;
    endcase
  end
  always@(merge_fo_D_OUT)
  begin
    case (merge_fo_D_OUT[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_foD_OUT_BITS_19_TO_18_0_merge_foD_ETC__q11 =
	      merge_fo_D_OUT[19:18];
      2'd3: CASE_merge_foD_OUT_BITS_19_TO_18_0_merge_foD_ETC__q11 = 2'd3;
    endcase
  end
  always@(merge_fo_D_OUT)
  begin
    case (merge_fo_D_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_foD_OUT_BITS_9_TO_8_0_merge_foD_O_ETC__q12 =
	      merge_fo_D_OUT[9:8];
      2'd3: CASE_merge_foD_OUT_BITS_9_TO_8_0_merge_foD_O_ETC__q12 = 2'd3;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 =
	      frk_sr[27:20];
      3'd1:
	  SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 =
	      frk_sr[67:60];
      3'd2:
	  SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 =
	      frk_sr[107:100];
      default: SEL_ARR_frk_sr_23_BITS_27_TO_20_60_frk_sr_23_B_ETC___d362 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 =
	      frk_sr[37:30];
      3'd1:
	  SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 =
	      frk_sr[77:70];
      3'd2:
	  SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 =
	      frk_sr[117:110];
      default: SEL_ARR_frk_sr_23_BITS_37_TO_30_41_frk_sr_23_B_ETC___d343 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_2_1_frk_ETC__q13 =
	      frk_sr[39:38] == 2'd2;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_2_1_frk_ETC__q13 =
	      frk_sr[79:78] == 2'd2;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_2_1_frk_ETC__q13 =
	      frk_sr[119:118] == 2'd2;
      default: CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_2_1_frk_ETC__q13 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_1_1_frk_ETC__q14 =
	      frk_sr[39:38] == 2'd1;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_1_1_frk_ETC__q14 =
	      frk_sr[79:78] == 2'd1;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_1_1_frk_ETC__q14 =
	      frk_sr[119:118] == 2'd1;
      default: CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_1_1_frk_ETC__q14 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_0_1_frk_ETC__q15 =
	      frk_sr[39:38] == 2'd0;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_0_1_frk_ETC__q15 =
	      frk_sr[79:78] == 2'd0;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_0_1_frk_ETC__q15 =
	      frk_sr[119:118] == 2'd0;
      default: CASE_frk_ptr_0_frk_sr_BITS_39_TO_38_EQ_0_1_frk_ETC__q15 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 =
	      frk_sr[17:10];
      3'd1:
	  SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 =
	      frk_sr[57:50];
      3'd2:
	  SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 =
	      frk_sr[97:90];
      default: SEL_ARR_frk_sr_23_BITS_17_TO_10_80_frk_sr_23_B_ETC___d382 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 =
	      frk_sr[7:0];
      3'd1:
	  SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 =
	      frk_sr[47:40];
      3'd2:
	  SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 =
	      frk_sr[87:80];
      default: SEL_ARR_frk_sr_23_BITS_7_TO_0_99_frk_sr_23_BIT_ETC___d401 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_2_1_frk_ETC__q16 =
	      frk_sr[29:28] == 2'd2;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_2_1_frk_ETC__q16 =
	      frk_sr[69:68] == 2'd2;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_2_1_frk_ETC__q16 =
	      frk_sr[109:108] == 2'd2;
      default: CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_2_1_frk_ETC__q16 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_1_1_frk_ETC__q17 =
	      frk_sr[29:28] == 2'd1;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_1_1_frk_ETC__q17 =
	      frk_sr[69:68] == 2'd1;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_1_1_frk_ETC__q17 =
	      frk_sr[109:108] == 2'd1;
      default: CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_1_1_frk_ETC__q17 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_0_1_frk_ETC__q18 =
	      frk_sr[29:28] == 2'd0;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_0_1_frk_ETC__q18 =
	      frk_sr[69:68] == 2'd0;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_0_1_frk_ETC__q18 =
	      frk_sr[109:108] == 2'd0;
      default: CASE_frk_ptr_0_frk_sr_BITS_29_TO_28_EQ_0_1_frk_ETC__q18 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_srcF_D_OUT)
  begin
    case (frk_srcF_D_OUT[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_srcFD_OUT_BITS_39_TO_38_0_frk_srcFD_ETC__q19 =
	      frk_srcF_D_OUT[39:38];
      2'd3: CASE_frk_srcFD_OUT_BITS_39_TO_38_0_frk_srcFD_ETC__q19 = 2'd3;
    endcase
  end
  always@(frk_srcF_D_OUT)
  begin
    case (frk_srcF_D_OUT[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_srcFD_OUT_BITS_29_TO_28_0_frk_srcFD_ETC__q20 =
	      frk_srcF_D_OUT[29:28];
      2'd3: CASE_frk_srcFD_OUT_BITS_29_TO_28_0_frk_srcFD_ETC__q20 = 2'd3;
    endcase
  end
  always@(frk_srcF_D_OUT)
  begin
    case (frk_srcF_D_OUT[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_srcFD_OUT_BITS_19_TO_18_0_frk_srcFD_ETC__q21 =
	      frk_srcF_D_OUT[19:18];
      2'd3: CASE_frk_srcFD_OUT_BITS_19_TO_18_0_frk_srcFD_ETC__q21 = 2'd3;
    endcase
  end
  always@(frk_srcF_D_OUT)
  begin
    case (frk_srcF_D_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_srcFD_OUT_BITS_9_TO_8_0_frk_srcFD_O_ETC__q22 =
	      frk_srcF_D_OUT[9:8];
      2'd3: CASE_frk_srcFD_OUT_BITS_9_TO_8_0_frk_srcFD_O_ETC__q22 = 2'd3;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_2_1_frk_ETC__q23 =
	      frk_sr[19:18] == 2'd2;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_2_1_frk_ETC__q23 =
	      frk_sr[59:58] == 2'd2;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_2_1_frk_ETC__q23 =
	      frk_sr[99:98] == 2'd2;
      default: CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_2_1_frk_ETC__q23 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_1_1_frk_ETC__q24 =
	      frk_sr[19:18] == 2'd1;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_1_1_frk_ETC__q24 =
	      frk_sr[59:58] == 2'd1;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_1_1_frk_ETC__q24 =
	      frk_sr[99:98] == 2'd1;
      default: CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_1_1_frk_ETC__q24 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_0_1_frk_ETC__q25 =
	      frk_sr[19:18] == 2'd0;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_0_1_frk_ETC__q25 =
	      frk_sr[59:58] == 2'd0;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_0_1_frk_ETC__q25 =
	      frk_sr[99:98] == 2'd0;
      default: CASE_frk_ptr_0_frk_sr_BITS_19_TO_18_EQ_0_1_frk_ETC__q25 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_2_1_frk_s_ETC__q26 =
	      frk_sr[9:8] == 2'd2;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_2_1_frk_s_ETC__q26 =
	      frk_sr[49:48] == 2'd2;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_2_1_frk_s_ETC__q26 =
	      frk_sr[89:88] == 2'd2;
      default: CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_2_1_frk_s_ETC__q26 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_1_1_frk_s_ETC__q27 =
	      frk_sr[9:8] == 2'd1;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_1_1_frk_s_ETC__q27 =
	      frk_sr[49:48] == 2'd1;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_1_1_frk_s_ETC__q27 =
	      frk_sr[89:88] == 2'd1;
      default: CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_1_1_frk_s_ETC__q27 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(frk_ptr or frk_sr)
  begin
    case (frk_ptr)
      3'd0:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_0_1_frk_s_ETC__q28 =
	      frk_sr[9:8] == 2'd0;
      3'd1:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_0_1_frk_s_ETC__q28 =
	      frk_sr[49:48] == 2'd0;
      3'd2:
	  CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_0_1_frk_s_ETC__q28 =
	      frk_sr[89:88] == 2'd0;
      default: CASE_frk_ptr_0_frk_sr_BITS_9_TO_8_EQ_0_1_frk_s_ETC__q28 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(merge_fi0_D_OUT)
  begin
    case (merge_fi0_D_OUT[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi0D_OUT_BITS_39_TO_38_0_merge_fi0_ETC__q29 =
	      merge_fi0_D_OUT[39:38];
      2'd3: CASE_merge_fi0D_OUT_BITS_39_TO_38_0_merge_fi0_ETC__q29 = 2'd3;
    endcase
  end
  always@(merge_fi0_D_OUT)
  begin
    case (merge_fi0_D_OUT[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi0D_OUT_BITS_29_TO_28_0_merge_fi0_ETC__q30 =
	      merge_fi0_D_OUT[29:28];
      2'd3: CASE_merge_fi0D_OUT_BITS_29_TO_28_0_merge_fi0_ETC__q30 = 2'd3;
    endcase
  end
  always@(merge_fi0_D_OUT)
  begin
    case (merge_fi0_D_OUT[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi0D_OUT_BITS_19_TO_18_0_merge_fi0_ETC__q31 =
	      merge_fi0_D_OUT[19:18];
      2'd3: CASE_merge_fi0D_OUT_BITS_19_TO_18_0_merge_fi0_ETC__q31 = 2'd3;
    endcase
  end
  always@(merge_fi0_D_OUT)
  begin
    case (merge_fi0_D_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi0D_OUT_BITS_9_TO_8_0_merge_fi0D_ETC__q32 =
	      merge_fi0_D_OUT[9:8];
      2'd3: CASE_merge_fi0D_OUT_BITS_9_TO_8_0_merge_fi0D_ETC__q32 = 2'd3;
    endcase
  end
  always@(merge_fi1_D_OUT)
  begin
    case (merge_fi1_D_OUT[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi1D_OUT_BITS_39_TO_38_0_merge_fi1_ETC__q33 =
	      merge_fi1_D_OUT[39:38];
      2'd3: CASE_merge_fi1D_OUT_BITS_39_TO_38_0_merge_fi1_ETC__q33 = 2'd3;
    endcase
  end
  always@(merge_fi1_D_OUT)
  begin
    case (merge_fi1_D_OUT[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi1D_OUT_BITS_29_TO_28_0_merge_fi1_ETC__q34 =
	      merge_fi1_D_OUT[29:28];
      2'd3: CASE_merge_fi1D_OUT_BITS_29_TO_28_0_merge_fi1_ETC__q34 = 2'd3;
    endcase
  end
  always@(merge_fi1_D_OUT)
  begin
    case (merge_fi1_D_OUT[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi1D_OUT_BITS_19_TO_18_0_merge_fi1_ETC__q35 =
	      merge_fi1_D_OUT[19:18];
      2'd3: CASE_merge_fi1D_OUT_BITS_19_TO_18_0_merge_fi1_ETC__q35 = 2'd3;
    endcase
  end
  always@(merge_fi1_D_OUT)
  begin
    case (merge_fi1_D_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_merge_fi1D_OUT_BITS_9_TO_8_0_merge_fi1D_ETC__q36 =
	      merge_fi1_D_OUT[9:8];
      2'd3: CASE_merge_fi1D_OUT_BITS_9_TO_8_0_merge_fi1D_ETC__q36 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[119:118])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_119_TO_118_0_frk_sr_BITS_119__ETC__q37 =
	      frk_sr[119:118];
      2'd3: CASE_frk_sr_BITS_119_TO_118_0_frk_sr_BITS_119__ETC__q37 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[109:108])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_109_TO_108_0_frk_sr_BITS_109__ETC__q38 =
	      frk_sr[109:108];
      2'd3: CASE_frk_sr_BITS_109_TO_108_0_frk_sr_BITS_109__ETC__q38 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[99:98])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_99_TO_98_0_frk_sr_BITS_99_TO__ETC__q39 =
	      frk_sr[99:98];
      2'd3: CASE_frk_sr_BITS_99_TO_98_0_frk_sr_BITS_99_TO__ETC__q39 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[89:88])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_89_TO_88_0_frk_sr_BITS_89_TO__ETC__q40 =
	      frk_sr[89:88];
      2'd3: CASE_frk_sr_BITS_89_TO_88_0_frk_sr_BITS_89_TO__ETC__q40 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[79:78])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_79_TO_78_0_frk_sr_BITS_79_TO__ETC__q41 =
	      frk_sr[79:78];
      2'd3: CASE_frk_sr_BITS_79_TO_78_0_frk_sr_BITS_79_TO__ETC__q41 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[69:68])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_69_TO_68_0_frk_sr_BITS_69_TO__ETC__q42 =
	      frk_sr[69:68];
      2'd3: CASE_frk_sr_BITS_69_TO_68_0_frk_sr_BITS_69_TO__ETC__q42 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[59:58])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_59_TO_58_0_frk_sr_BITS_59_TO__ETC__q43 =
	      frk_sr[59:58];
      2'd3: CASE_frk_sr_BITS_59_TO_58_0_frk_sr_BITS_59_TO__ETC__q43 = 2'd3;
    endcase
  end
  always@(frk_sr)
  begin
    case (frk_sr[49:48])
      2'd0, 2'd1, 2'd2:
	  CASE_frk_sr_BITS_49_TO_48_0_frk_sr_BITS_49_TO__ETC__q44 =
	      frk_sr[49:48];
      2'd3: CASE_frk_sr_BITS_49_TO_48_0_frk_sr_BITS_49_TO__ETC__q44 = 2'd3;
    endcase
  end
  always@(server_request_put)
  begin
    case (server_request_put[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_server_request_put_BITS_39_TO_38_0_server_ETC__q45 =
	      server_request_put[39:38];
      2'd3: CASE_server_request_put_BITS_39_TO_38_0_server_ETC__q45 = 2'd3;
    endcase
  end
  always@(server_request_put)
  begin
    case (server_request_put[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_server_request_put_BITS_29_TO_28_0_server_ETC__q46 =
	      server_request_put[29:28];
      2'd3: CASE_server_request_put_BITS_29_TO_28_0_server_ETC__q46 = 2'd3;
    endcase
  end
  always@(server_request_put)
  begin
    case (server_request_put[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_server_request_put_BITS_19_TO_18_0_server_ETC__q47 =
	      server_request_put[19:18];
      2'd3: CASE_server_request_put_BITS_19_TO_18_0_server_ETC__q47 = 2'd3;
    endcase
  end
  always@(server_request_put)
  begin
    case (server_request_put[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_server_request_put_BITS_9_TO_8_0_server_r_ETC__q48 =
	      server_request_put[9:8];
      2'd3: CASE_server_request_put_BITS_9_TO_8_0_server_r_ETC__q48 = 2'd3;
    endcase
  end
  always@(client0_response_put)
  begin
    case (client0_response_put[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_client0_response_put_BITS_39_TO_38_0_clie_ETC__q49 =
	      client0_response_put[39:38];
      2'd3: CASE_client0_response_put_BITS_39_TO_38_0_clie_ETC__q49 = 2'd3;
    endcase
  end
  always@(client0_response_put)
  begin
    case (client0_response_put[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_client0_response_put_BITS_29_TO_28_0_clie_ETC__q50 =
	      client0_response_put[29:28];
      2'd3: CASE_client0_response_put_BITS_29_TO_28_0_clie_ETC__q50 = 2'd3;
    endcase
  end
  always@(client0_response_put)
  begin
    case (client0_response_put[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_client0_response_put_BITS_19_TO_18_0_clie_ETC__q51 =
	      client0_response_put[19:18];
      2'd3: CASE_client0_response_put_BITS_19_TO_18_0_clie_ETC__q51 = 2'd3;
    endcase
  end
  always@(client0_response_put)
  begin
    case (client0_response_put[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_client0_response_put_BITS_9_TO_8_0_client_ETC__q52 =
	      client0_response_put[9:8];
      2'd3: CASE_client0_response_put_BITS_9_TO_8_0_client_ETC__q52 = 2'd3;
    endcase
  end
  always@(client1_response_put)
  begin
    case (client1_response_put[39:38])
      2'd0, 2'd1, 2'd2:
	  CASE_client1_response_put_BITS_39_TO_38_0_clie_ETC__q53 =
	      client1_response_put[39:38];
      2'd3: CASE_client1_response_put_BITS_39_TO_38_0_clie_ETC__q53 = 2'd3;
    endcase
  end
  always@(client1_response_put)
  begin
    case (client1_response_put[29:28])
      2'd0, 2'd1, 2'd2:
	  CASE_client1_response_put_BITS_29_TO_28_0_clie_ETC__q54 =
	      client1_response_put[29:28];
      2'd3: CASE_client1_response_put_BITS_29_TO_28_0_clie_ETC__q54 = 2'd3;
    endcase
  end
  always@(client1_response_put)
  begin
    case (client1_response_put[19:18])
      2'd0, 2'd1, 2'd2:
	  CASE_client1_response_put_BITS_19_TO_18_0_clie_ETC__q55 =
	      client1_response_put[19:18];
      2'd3: CASE_client1_response_put_BITS_19_TO_18_0_clie_ETC__q55 = 2'd3;
    endcase
  end
  always@(client1_response_put)
  begin
    case (client1_response_put[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_client1_response_put_BITS_9_TO_8_0_client_ETC__q56 =
	      client1_response_put[9:8];
      2'd3: CASE_client1_response_put_BITS_9_TO_8_0_client_ETC__q56 = 2'd3;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        frk_decided <= `BSV_ASSIGNMENT_DELAY 1'd0;
	frk_match0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	frk_ptr <= `BSV_ASSIGNMENT_DELAY 3'd0;
	frk_stageSent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	frk_staged <= `BSV_ASSIGNMENT_DELAY 1'd0;
	merge_fi0Active <= `BSV_ASSIGNMENT_DELAY 1'd0;
	merge_fi0HasPrio <= `BSV_ASSIGNMENT_DELAY 1'd1;
	merge_fi1Active <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (frk_decided_EN)
	  frk_decided <= `BSV_ASSIGNMENT_DELAY frk_decided_D_IN;
	if (frk_match0_EN)
	  frk_match0 <= `BSV_ASSIGNMENT_DELAY frk_match0_D_IN;
	if (frk_ptr_EN) frk_ptr <= `BSV_ASSIGNMENT_DELAY frk_ptr_D_IN;
	if (frk_stageSent_EN)
	  frk_stageSent <= `BSV_ASSIGNMENT_DELAY frk_stageSent_D_IN;
	if (frk_staged_EN)
	  frk_staged <= `BSV_ASSIGNMENT_DELAY frk_staged_D_IN;
	if (merge_fi0Active_EN)
	  merge_fi0Active <= `BSV_ASSIGNMENT_DELAY merge_fi0Active_D_IN;
	if (merge_fi0HasPrio_EN)
	  merge_fi0HasPrio <= `BSV_ASSIGNMENT_DELAY merge_fi0HasPrio_D_IN;
	if (merge_fi1Active_EN)
	  merge_fi1Active <= `BSV_ASSIGNMENT_DELAY merge_fi1Active_D_IN;
      end
    if (frk_sr_EN) frk_sr <= `BSV_ASSIGNMENT_DELAY frk_sr_D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    frk_decided = 1'h0;
    frk_match0 = 1'h0;
    frk_ptr = 3'h2;
    frk_sr = 120'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    frk_stageSent = 1'h0;
    frk_staged = 1'h0;
    merge_fi0Active = 1'h0;
    merge_fi0HasPrio = 1'h0;
    merge_fi1Active = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkQABSMF

