{
  "module_name": "mtk-mmsys.h",
  "hash_id": "3f9e38d956f3c7257d92c41d05d2c57abfb10afa25b6707e2998f53e3ee08cec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/mediatek/mtk-mmsys.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MTK_MMSYS_H\n#define __SOC_MEDIATEK_MTK_MMSYS_H\n\n#define DISP_REG_CONFIG_DISP_OVL0_MOUT_EN\t0x040\n#define DISP_REG_CONFIG_DISP_OVL1_MOUT_EN\t0x044\n#define DISP_REG_CONFIG_DISP_OD_MOUT_EN\t\t0x048\n#define DISP_REG_CONFIG_DISP_GAMMA_MOUT_EN\t0x04c\n#define DISP_REG_CONFIG_DISP_UFOE_MOUT_EN\t0x050\n#define DISP_REG_CONFIG_DISP_COLOR0_SEL_IN\t0x084\n#define DISP_REG_CONFIG_DISP_COLOR1_SEL_IN\t0x088\n#define DISP_REG_CONFIG_DSIE_SEL_IN\t\t0x0a4\n#define DISP_REG_CONFIG_DSIO_SEL_IN\t\t0x0a8\n#define DISP_REG_CONFIG_DPI_SEL_IN\t\t0x0ac\n#define DISP_REG_CONFIG_DISP_RDMA2_SOUT\t\t0x0b8\n#define DISP_REG_CONFIG_DISP_RDMA0_SOUT_EN\t0x0c4\n#define DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN\t0x0c8\n#define DISP_REG_CONFIG_MMSYS_CG_CON0\t\t0x100\n\n#define DISP_REG_CONFIG_DISP_OVL_MOUT_EN\t0x030\n#define DISP_REG_CONFIG_OUT_SEL\t\t\t0x04c\n#define DISP_REG_CONFIG_DSI_SEL\t\t\t0x050\n#define DISP_REG_CONFIG_DPI_SEL\t\t\t0x064\n\n#define OVL0_MOUT_EN_COLOR0\t\t\t0x1\n#define OD_MOUT_EN_RDMA0\t\t\t0x1\n#define OD1_MOUT_EN_RDMA1\t\t\tBIT(16)\n#define UFOE_MOUT_EN_DSI0\t\t\t0x1\n#define COLOR0_SEL_IN_OVL0\t\t\t0x1\n#define OVL1_MOUT_EN_COLOR1\t\t\t0x1\n#define GAMMA_MOUT_EN_RDMA1\t\t\t0x1\n#define RDMA0_SOUT_DPI0\t\t\t\t0x2\n#define RDMA0_SOUT_DPI1\t\t\t\t0x3\n#define RDMA0_SOUT_DSI1\t\t\t\t0x1\n#define RDMA0_SOUT_DSI2\t\t\t\t0x4\n#define RDMA0_SOUT_DSI3\t\t\t\t0x5\n#define RDMA0_SOUT_MASK\t\t\t\t0x7\n#define RDMA1_SOUT_DPI0\t\t\t\t0x2\n#define RDMA1_SOUT_DPI1\t\t\t\t0x3\n#define RDMA1_SOUT_DSI1\t\t\t\t0x1\n#define RDMA1_SOUT_DSI2\t\t\t\t0x4\n#define RDMA1_SOUT_DSI3\t\t\t\t0x5\n#define RDMA1_SOUT_MASK\t\t\t\t0x7\n#define RDMA2_SOUT_DPI0\t\t\t\t0x2\n#define RDMA2_SOUT_DPI1\t\t\t\t0x3\n#define RDMA2_SOUT_DSI1\t\t\t\t0x1\n#define RDMA2_SOUT_DSI2\t\t\t\t0x4\n#define RDMA2_SOUT_DSI3\t\t\t\t0x5\n#define RDMA2_SOUT_MASK\t\t\t\t0x7\n#define DPI0_SEL_IN_RDMA1\t\t\t0x1\n#define DPI0_SEL_IN_RDMA2\t\t\t0x3\n#define DPI0_SEL_IN_MASK\t\t\t0x3\n#define DPI1_SEL_IN_RDMA1\t\t\t(0x1 << 8)\n#define DPI1_SEL_IN_RDMA2\t\t\t(0x3 << 8)\n#define DPI1_SEL_IN_MASK\t\t\t(0x3 << 8)\n#define DSI0_SEL_IN_RDMA1\t\t\t0x1\n#define DSI0_SEL_IN_RDMA2\t\t\t0x4\n#define DSI0_SEL_IN_MASK\t\t\t0x7\n#define DSI1_SEL_IN_RDMA1\t\t\t0x1\n#define DSI1_SEL_IN_RDMA2\t\t\t0x4\n#define DSI1_SEL_IN_MASK\t\t\t0x7\n#define DSI2_SEL_IN_RDMA1\t\t\t(0x1 << 16)\n#define DSI2_SEL_IN_RDMA2\t\t\t(0x4 << 16)\n#define DSI2_SEL_IN_MASK\t\t\t(0x7 << 16)\n#define DSI3_SEL_IN_RDMA1\t\t\t(0x1 << 16)\n#define DSI3_SEL_IN_RDMA2\t\t\t(0x4 << 16)\n#define DSI3_SEL_IN_MASK\t\t\t(0x7 << 16)\n#define COLOR1_SEL_IN_OVL1\t\t\t0x1\n\n#define OVL_MOUT_EN_RDMA\t\t\t0x1\n#define BLS_TO_DSI_RDMA1_TO_DPI1\t\t0x8\n#define BLS_TO_DPI_RDMA1_TO_DSI\t\t\t0x2\n#define BLS_RDMA1_DSI_DPI_MASK\t\t\t0xf\n#define DSI_SEL_IN_BLS\t\t\t\t0x0\n#define DPI_SEL_IN_BLS\t\t\t\t0x0\n#define DPI_SEL_IN_MASK\t\t\t\t0x1\n#define DSI_SEL_IN_RDMA\t\t\t\t0x1\n#define DSI_SEL_IN_MASK\t\t\t\t0x1\n\nstruct mtk_mmsys_routes {\n\tu32 from_comp;\n\tu32 to_comp;\n\tu32 addr;\n\tu32 mask;\n\tu32 val;\n};\n\nstruct mtk_mmsys_driver_data {\n\tconst char *clk_driver;\n\tconst struct mtk_mmsys_routes *routes;\n\tconst unsigned int num_routes;\n\tconst u16 sw0_rst_offset;\n\tconst u32 num_resets;\n\tconst bool is_vppsys;\n};\n\n \nstatic const struct mtk_mmsys_routes mmsys_default_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_BLS, DDP_COMPONENT_DSI0,\n\t\tDISP_REG_CONFIG_OUT_SEL, BLS_RDMA1_DSI_DPI_MASK,\n\t\tBLS_TO_DSI_RDMA1_TO_DPI1\n\t}, {\n\t\tDDP_COMPONENT_BLS, DDP_COMPONENT_DSI0,\n\t\tDISP_REG_CONFIG_DSI_SEL, DSI_SEL_IN_MASK,\n\t\tDSI_SEL_IN_BLS\n\t}, {\n\t\tDDP_COMPONENT_BLS, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_OUT_SEL, BLS_RDMA1_DSI_DPI_MASK,\n\t\tBLS_TO_DPI_RDMA1_TO_DSI\n\t}, {\n\t\tDDP_COMPONENT_BLS, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DSI_SEL, DSI_SEL_IN_MASK,\n\t\tDSI_SEL_IN_RDMA\n\t}, {\n\t\tDDP_COMPONENT_BLS, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DPI_SEL, DPI_SEL_IN_MASK,\n\t\tDPI_SEL_IN_BLS\n\t}, {\n\t\tDDP_COMPONENT_GAMMA, DDP_COMPONENT_RDMA1,\n\t\tDISP_REG_CONFIG_DISP_GAMMA_MOUT_EN, GAMMA_MOUT_EN_RDMA1,\n\t\tGAMMA_MOUT_EN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_OD0, DDP_COMPONENT_RDMA0,\n\t\tDISP_REG_CONFIG_DISP_OD_MOUT_EN, OD_MOUT_EN_RDMA0,\n\t\tOD_MOUT_EN_RDMA0\n\t}, {\n\t\tDDP_COMPONENT_OD1, DDP_COMPONENT_RDMA1,\n\t\tDISP_REG_CONFIG_DISP_OD_MOUT_EN, OD1_MOUT_EN_RDMA1,\n\t\tOD1_MOUT_EN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_COLOR0,\n\t\tDISP_REG_CONFIG_DISP_OVL0_MOUT_EN, OVL0_MOUT_EN_COLOR0,\n\t\tOVL0_MOUT_EN_COLOR0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_COLOR0,\n\t\tDISP_REG_CONFIG_DISP_COLOR0_SEL_IN, COLOR0_SEL_IN_OVL0,\n\t\tCOLOR0_SEL_IN_OVL0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tDISP_REG_CONFIG_DISP_OVL_MOUT_EN, OVL_MOUT_EN_RDMA,\n\t\tOVL_MOUT_EN_RDMA\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_COLOR1,\n\t\tDISP_REG_CONFIG_DISP_OVL1_MOUT_EN, OVL1_MOUT_EN_COLOR1,\n\t\tOVL1_MOUT_EN_COLOR1\n\t}, {\n\t\tDDP_COMPONENT_OVL1, DDP_COMPONENT_COLOR1,\n\t\tDISP_REG_CONFIG_DISP_COLOR1_SEL_IN, COLOR1_SEL_IN_OVL1,\n\t\tCOLOR1_SEL_IN_OVL1\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DISP_RDMA0_SOUT_EN, RDMA0_SOUT_MASK,\n\t\tRDMA0_SOUT_DPI0\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_DPI1,\n\t\tDISP_REG_CONFIG_DISP_RDMA0_SOUT_EN, RDMA0_SOUT_MASK,\n\t\tRDMA0_SOUT_DPI1\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_DSI1,\n\t\tDISP_REG_CONFIG_DISP_RDMA0_SOUT_EN, RDMA0_SOUT_MASK,\n\t\tRDMA0_SOUT_DSI1\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_DSI2,\n\t\tDISP_REG_CONFIG_DISP_RDMA0_SOUT_EN, RDMA0_SOUT_MASK,\n\t\tRDMA0_SOUT_DSI2\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_DSI3,\n\t\tDISP_REG_CONFIG_DISP_RDMA0_SOUT_EN, RDMA0_SOUT_MASK,\n\t\tRDMA0_SOUT_DSI3\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DISP_RDMA1_SOUT_EN, RDMA1_SOUT_MASK,\n\t\tRDMA1_SOUT_DPI0\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DPI_SEL_IN, DPI0_SEL_IN_MASK,\n\t\tDPI0_SEL_IN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI1,\n\t\tDISP_REG_CONFIG_DISP_RDMA1_SOUT_EN, RDMA1_SOUT_MASK,\n\t\tRDMA1_SOUT_DPI1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI1,\n\t\tDISP_REG_CONFIG_DPI_SEL_IN, DPI1_SEL_IN_MASK,\n\t\tDPI1_SEL_IN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI0,\n\t\tDISP_REG_CONFIG_DSIE_SEL_IN, DSI0_SEL_IN_MASK,\n\t\tDSI0_SEL_IN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI1,\n\t\tDISP_REG_CONFIG_DISP_RDMA1_SOUT_EN, RDMA1_SOUT_MASK,\n\t\tRDMA1_SOUT_DSI1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI1,\n\t\tDISP_REG_CONFIG_DSIO_SEL_IN, DSI1_SEL_IN_MASK,\n\t\tDSI1_SEL_IN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI2,\n\t\tDISP_REG_CONFIG_DISP_RDMA1_SOUT_EN, RDMA1_SOUT_MASK,\n\t\tRDMA1_SOUT_DSI2\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI2,\n\t\tDISP_REG_CONFIG_DSIE_SEL_IN, DSI2_SEL_IN_MASK,\n\t\tDSI2_SEL_IN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI3,\n\t\tDISP_REG_CONFIG_DISP_RDMA1_SOUT_EN, RDMA1_SOUT_MASK,\n\t\tRDMA1_SOUT_DSI3\n\t}, {\n\t\tDDP_COMPONENT_RDMA1, DDP_COMPONENT_DSI3,\n\t\tDISP_REG_CONFIG_DSIO_SEL_IN, DSI3_SEL_IN_MASK,\n\t\tDSI3_SEL_IN_RDMA1\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DISP_RDMA2_SOUT, RDMA2_SOUT_MASK,\n\t\tRDMA2_SOUT_DPI0\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DPI0,\n\t\tDISP_REG_CONFIG_DPI_SEL_IN, DPI0_SEL_IN_MASK,\n\t\tDPI0_SEL_IN_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DPI1,\n\t\tDISP_REG_CONFIG_DISP_RDMA2_SOUT, RDMA2_SOUT_MASK,\n\t\tRDMA2_SOUT_DPI1\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DPI1,\n\t\tDISP_REG_CONFIG_DPI_SEL_IN, DPI1_SEL_IN_MASK,\n\t\tDPI1_SEL_IN_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI0,\n\t\tDISP_REG_CONFIG_DSIE_SEL_IN, DSI0_SEL_IN_MASK,\n\t\tDSI0_SEL_IN_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI1,\n\t\tDISP_REG_CONFIG_DISP_RDMA2_SOUT, RDMA2_SOUT_MASK,\n\t\tRDMA2_SOUT_DSI1\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI1,\n\t\tDISP_REG_CONFIG_DSIO_SEL_IN, DSI1_SEL_IN_MASK,\n\t\tDSI1_SEL_IN_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI2,\n\t\tDISP_REG_CONFIG_DISP_RDMA2_SOUT, RDMA2_SOUT_MASK,\n\t\tRDMA2_SOUT_DSI2\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI2,\n\t\tDISP_REG_CONFIG_DSIE_SEL_IN, DSI2_SEL_IN_MASK,\n\t\tDSI2_SEL_IN_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI3,\n\t\tDISP_REG_CONFIG_DISP_RDMA2_SOUT, RDMA2_SOUT_MASK,\n\t\tRDMA2_SOUT_DSI3\n\t}, {\n\t\tDDP_COMPONENT_RDMA2, DDP_COMPONENT_DSI3,\n\t\tDISP_REG_CONFIG_DSIO_SEL_IN, DSI3_SEL_IN_MASK,\n\t\tDSI3_SEL_IN_RDMA2\n\t}, {\n\t\tDDP_COMPONENT_UFOE, DDP_COMPONENT_DSI0,\n\t\tDISP_REG_CONFIG_DISP_UFOE_MOUT_EN, UFOE_MOUT_EN_DSI0,\n\t\tUFOE_MOUT_EN_DSI0\n\t}\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}