# Timing Analysis with Multiple Process Corners
define_corners wc typ bc

read_liberty -corner wc nangate45_slow.lib
read_liberty -corner typ nangate45_typ.lib
read_liberty -corner bc nangate45_fast.lib

read_verilog example1.v
link_design top
read_sdc SDC.sdc

# without derate
report_checks -path_delay min_max

# with derate
set_timing_derate -early 0.9
set_timing_derate -late 1.1

report_checks -path_delay min_max
report_checks -corner typ

exit
