{"sha": "1c154a230dd9652fb261d57a8101144cbaddc073", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWMxNTRhMjMwZGQ5NjUyZmIyNjFkNTdhODEwMTE0NGNiYWRkYzA3Mw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2010-06-19T16:04:33Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2010-06-19T16:04:33Z"}, "message": "Simplify modesuffix in sse.md.\n\n2010-06-19  H.J. Lu  <hongjiu.lu@intel.com>\n\n\t* config/i386/sse.md (fma4modesuffixf4): Removed.\n\t(ssemodesuffixf2s): Likewise.\n\t(ssemodesuffixf4): Likewise.\n\t(ssemodesuffixf2c): Likewise.\n\t(ssescalarmodesuffix2s): Likewise.\n\t(avxmodesuffixf2c): Likewise.\n\t(ssemodesuffix): New.\n\t(ssescalarmodesuffix): Likewise.\n\tUpdate patterns with ssemodesuffix and ssescalarmodesuffix.\n\nFrom-SVN: r161031", "tree": {"sha": "d15b0ce7e3780388ac5cf64b3b4de14abef7a70e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d15b0ce7e3780388ac5cf64b3b4de14abef7a70e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1c154a230dd9652fb261d57a8101144cbaddc073", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c154a230dd9652fb261d57a8101144cbaddc073", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1c154a230dd9652fb261d57a8101144cbaddc073", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c154a230dd9652fb261d57a8101144cbaddc073/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f59885258886c32861709aed9c95090d7c50886b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f59885258886c32861709aed9c95090d7c50886b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f59885258886c32861709aed9c95090d7c50886b"}], "stats": {"total": 249, "additions": 127, "deletions": 122}, "files": [{"sha": "3e3248631cfdb22ee1e83f03ffe7c2d211c8e0a3", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1c154a230dd9652fb261d57a8101144cbaddc073/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1c154a230dd9652fb261d57a8101144cbaddc073/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1c154a230dd9652fb261d57a8101144cbaddc073", "patch": "@@ -1,3 +1,15 @@\n+2010-06-19  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/i386/sse.md (fma4modesuffixf4): Removed.\n+\t(ssemodesuffixf2s): Likewise.\n+\t(ssemodesuffixf4): Likewise.\n+\t(ssemodesuffixf2c): Likewise.\n+\t(ssescalarmodesuffix2s): Likewise.\n+\t(avxmodesuffixf2c): Likewise.\n+\t(ssemodesuffix): New.\n+\t(ssescalarmodesuffix): Likewise.\n+\tUpdate patterns with ssemodesuffix and ssescalarmodesuffix.\n+\n 2010-06-19  Philip Herron  <herron.philip@googlemail.com>\n \n \t* c-decl.c (c_write_global_declarations): Don't check"}, {"sha": "b4046b82c41d1675065589c93ee61c528aba7bfc", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 115, "deletions": 122, "changes": 237, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1c154a230dd9652fb261d57a8101144cbaddc073/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1c154a230dd9652fb261d57a8101144cbaddc073/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=1c154a230dd9652fb261d57a8101144cbaddc073", "patch": "@@ -89,18 +89,13 @@\n ;; Mapping from integer vector mode to mnemonic suffix\n (define_mode_attr ssevecsize [(V16QI \"b\") (V8HI \"w\") (V4SI \"d\") (V2DI \"q\")])\n \n-;; Mapping of the fma4 suffix\n-(define_mode_attr fma4modesuffixf4 [(V8SF \"ps\") (V4DF \"pd\")])\n-(define_mode_attr ssemodesuffixf2s [(SF \"ss\") (DF \"sd\")\n-\t\t\t\t    (V4SF \"ss\") (V2DF \"sd\")])\n-\n-;; Mapping of the avx suffix\n-(define_mode_attr ssemodesuffixf4 [(SF \"ss\") (DF \"sd\")\n-\t\t\t\t   (V4SF \"ps\") (V2DF \"pd\")])\n-\n-(define_mode_attr ssemodesuffixf2c [(V4SF \"s\") (V2DF \"d\")])\n-\n-(define_mode_attr ssescalarmodesuffix2s [(V4SF \"ss\") (V4SI \"d\")])\n+;; Mapping of the insn mnemonic suffix\n+(define_mode_attr ssemodesuffix\n+  [(SF \"ss\") (DF \"sd\") (V4SF \"ps\") (V2DF \"pd\") (V8SF \"ps\") (V4DF \"pd\")\n+   (V8SI \"ps\") (V4DI \"pd\")])\n+(define_mode_attr ssescalarmodesuffix \n+  [(SF \"ss\") (DF \"sd\") (V4SF \"ss\") (V2DF \"sd\") (V8SF \"ss\") (V4DF \"sd\")\n+   (V4SI \"d\")])\n \n ;; Mapping of the max integer size for xop rotate immediate constraint\n (define_mode_attr sserotatemax [(V16QI \"7\") (V8HI \"15\") (V4SI \"31\") (V2DI \"63\")])\n@@ -141,8 +136,6 @@\n   [(V4SF \"V4SI\") (V8SF \"V8SI\") (V4SI \"V4SF\") (V8SI \"V8SF\")])\n (define_mode_attr avxpermvecmode\n   [(V2DF \"V2DI\") (V4SF \"V4SI\") (V4DF \"V4DI\") (V8SF \"V8SI\")])\n-(define_mode_attr avxmodesuffixf2c\n-  [(V4SF \"s\") (V2DF \"d\") (V8SI \"s\") (V8SF \"s\") (V4DI \"d\") (V4DF \"d\")])\n (define_mode_attr avxmodesuffixp\n  [(V2DF \"pd\") (V4SI \"si\") (V4SF \"ps\") (V8SF \"ps\") (V8SI \"si\")\n   (V4DF \"pd\")])\n@@ -366,14 +359,14 @@\n   DONE;\n })\n \n-(define_insn \"avx_movup<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_movu<ssemodesuffix><avxmodesuffix>\"\n   [(set (match_operand:AVXMODEF2P 0 \"nonimmediate_operand\" \"=x,m\")\n \t(unspec:AVXMODEF2P\n \t  [(match_operand:AVXMODEF2P 1 \"nonimmediate_operand\" \"xm,x\")]\n \t  UNSPEC_MOVU))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\n    && !(MEM_P (operands[0]) && MEM_P (operands[1]))\"\n-  \"vmovup<avxmodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"vmovu<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"movu\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n@@ -392,14 +385,14 @@\n    (set_attr \"prefix\" \"maybe_vex\")\n    (set_attr \"mode\" \"TI\")])\n \n-(define_insn \"<sse>_movup<ssemodesuffixf2c>\"\n+(define_insn \"<sse>_movu<ssemodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"nonimmediate_operand\" \"=x,m\")\n \t(unspec:SSEMODEF2P\n \t  [(match_operand:SSEMODEF2P 1 \"nonimmediate_operand\" \"xm,x\")]\n \t  UNSPEC_MOVU))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\n    && !(MEM_P (operands[0]) && MEM_P (operands[1]))\"\n-  \"movup<ssemodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"movu<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"movu\" \"1\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -433,7 +426,7 @@\n \t  [(match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")]\n \t  UNSPEC_MOVNT))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vmovntp<avxmodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"vmovnt<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -444,7 +437,7 @@\n \t  [(match_operand:SSEMODEF2P 1 \"register_operand\" \"x\")]\n \t  UNSPEC_MOVNT))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"movntp<ssemodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"movnt<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -565,7 +558,7 @@\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\n    && ix86_binary_operator_ok (<CODE>, <MODE>mode, operands)\"\n-  \"v<plusminus_mnemonic>p<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"v<plusminus_mnemonic><ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n@@ -585,7 +578,7 @@\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\n    && ix86_binary_operator_ok (<CODE>, <MODE>mode, operands)\"\n-  \"<plusminus_mnemonic>p<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"<plusminus_mnemonic><ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -598,7 +591,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"AVX128_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"v<plusminus_mnemonic>s<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"v<plusminus_mnemonic><ssescalarmodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -612,7 +605,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"<plusminus_mnemonic>s<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"<plusminus_mnemonic><ssescalarmodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -631,7 +624,7 @@\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\n    && ix86_binary_operator_ok (MULT, <MODE>mode, operands)\"\n-  \"vmulp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vmul<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssemul\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n@@ -651,7 +644,7 @@\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\n    && ix86_binary_operator_ok (MULT, <MODE>mode, operands)\"\n-  \"mulp<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"mul<ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssemul\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -664,7 +657,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vmuls<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vmul<ssescalarmodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssemul\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -678,7 +671,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"muls<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"mul<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssemul\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -713,7 +706,7 @@\n \t  (match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vdivp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vdiv<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssediv\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -747,7 +740,7 @@\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"x\")\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX128_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vdivp<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vdiv<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssediv\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -758,7 +751,7 @@\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"0\")\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"divp<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"div<ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssediv\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -771,7 +764,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"AVX128_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vdivs<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vdiv<ssescalarmodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssediv\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -785,7 +778,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"divs<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"div<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssediv\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -909,7 +902,7 @@\n \t  (match_operand:SSEMODEF2P 2 \"register_operand\" \"x\")\n \t  (const_int 1)))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vsqrts<ssemodesuffixf2c>\\t{%1, %2, %0|%0, %2, %1}\"\n+  \"vsqrt<ssescalarmodesuffix>\\t{%1, %2, %0|%0, %2, %1}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -922,7 +915,7 @@\n \t  (match_operand:SSEMODEF2P 2 \"register_operand\" \"0\")\n \t  (const_int 1)))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"sqrts<ssemodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"sqrt<ssescalarmodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"atom_sse_attr\" \"sqrt\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -1027,7 +1020,7 @@\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode) && flag_finite_math_only\n    && ix86_binary_operator_ok (<CODE>, <MODE>mode, operands)\"\n-  \"v<maxmin_float>p<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"v<maxmin_float><ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -1039,7 +1032,7 @@\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode) && flag_finite_math_only\n    && ix86_binary_operator_ok (<CODE>, <MODE>mode, operands)\"\n-  \"<maxmin_float>p<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"<maxmin_float><ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1049,7 +1042,7 @@\n \t  (match_operand:AVXMODEF2P 1 \"nonimmediate_operand\" \"%x\")\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"v<maxmin_float>p<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"v<maxmin_float><ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n@@ -1060,7 +1053,7 @@\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"0\")\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"<maxmin_float>p<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"<maxmin_float><ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1073,7 +1066,7 @@\n \t (match_dup 1)\n \t (const_int 1)))]\n   \"AVX128_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"v<maxmin_float>s<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"v<maxmin_float><ssescalarmodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -1087,7 +1080,7 @@\n \t (match_dup 1)\n \t (const_int 1)))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"<maxmin_float>s<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"<maxmin_float><ssescalarmodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -1104,7 +1097,7 @@\n \t   (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")]\n \t UNSPEC_IEEE_MIN))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vminp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vmin<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n@@ -1116,7 +1109,7 @@\n \t   (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")]\n \t UNSPEC_IEEE_MAX))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vmaxp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vmax<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n@@ -1128,7 +1121,7 @@\n \t   (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")]\n \t UNSPEC_IEEE_MIN))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"minp<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"min<ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1139,7 +1132,7 @@\n \t   (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")]\n \t UNSPEC_IEEE_MAX))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"maxp<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"max<ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sseadd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1438,21 +1431,21 @@\n ;;\n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n \n-(define_insn \"avx_cmpp<avxmodesuffixf2c><mode>3\"\n+(define_insn \"avx_cmp<ssemodesuffix><mode>3\"\n   [(set (match_operand:AVXMODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:AVXMODEF2P\n \t  [(match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")\n \t   (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")\n \t   (match_operand:SI 3 \"const_0_to_31_operand\" \"n\")]\n \t  UNSPEC_PCMP))]\n   \"TARGET_AVX\"\n-  \"vcmpp<avxmodesuffixf2c>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vcmp<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"avx_cmps<ssemodesuffixf2c><mode>3\"\n+(define_insn \"avx_cmp<ssescalarmodesuffix><mode>3\"\n   [(set (match_operand:SSEMODEF2P 0 \"register_operand\" \"\")\n \t(vec_merge:SSEMODEF2P\n \t  (unspec:SSEMODEF2P\n@@ -1463,7 +1456,7 @@\n \t (match_dup 1)\n \t (const_int 1)))]\n   \"TARGET_AVX\"\n-  \"vcmps<ssemodesuffixf2c>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vcmp<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n@@ -1477,7 +1470,7 @@\n \t\t[(match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")\n \t\t (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")]))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vcmp%D3p<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vcmp%D3<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"length_immediate\" \"1\")\n@@ -1490,7 +1483,7 @@\n \t\t (match_operand:SSEMODEF4 2 \"nonimmediate_operand\" \"xm\")]))]\n   \"!TARGET_XOP \n   && (SSE_FLOAT_MODE_P (<MODE>mode) || SSE_VEC_FLOAT_MODE_P (<MODE>mode))\"\n-  \"cmp%D3<ssemodesuffixf4>\\t{%2, %0|%0, %2}\"\n+  \"cmp%D3<ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -1504,7 +1497,7 @@\n \t (match_dup 1)\n \t (const_int 1)))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vcmp%D3s<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vcmp%D3<ssescalarmodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -1518,7 +1511,7 @@\n \t (match_dup 1)\n \t (const_int 1)))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"cmp%D3s<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"cmp%D3<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssecmp\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -1592,7 +1585,7 @@\n \t    (match_operand:AVXMODEF2P 1 \"register_operand\" \"x\"))\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"AVX_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vandnp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vandn<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n@@ -1604,7 +1597,7 @@\n \t    (match_operand:SSEMODEF2P 1 \"register_operand\" \"0\"))\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"andnp<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\"\n+  \"andn<ssemodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1627,7 +1620,7 @@\n   if (TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL)\n     return \"v<logic>ps\\t{%2, %1, %0|%0, %1, %2}\";\n   else\n-    return \"v<logic>p<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\";\n+    return \"v<logic><ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\";\n }\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix\" \"vex\")\n@@ -1652,7 +1645,7 @@\n   if (TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL)\n     return \"<logic>ps\\t{%2, %0|%0, %2}\";\n   else\n-    return \"<logic>p<ssemodesuffixf2c>\\t{%2, %0|%0, %2}\";\n+    return \"<logic><ssemodesuffix>\\t{%2, %0|%0, %2}\";\n }\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -1761,7 +1754,7 @@\n \t  (match_operand:FMA4MODEF4 2 \"nonimmediate_operand\" \"x,m\"))\n \t (match_operand:FMA4MODEF4 3 \"nonimmediate_operand\" \"xm,x\")))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfmadd<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1774,7 +1767,7 @@\n \t  (match_operand:FMA4MODEF4 2 \"nonimmediate_operand\" \"x,m\"))\n \t (match_operand:FMA4MODEF4 3 \"nonimmediate_operand\" \"xm,x\")))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfmsub<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1788,7 +1781,7 @@\n \t  (match_operand:FMA4MODEF4 1 \"nonimmediate_operand\" \"%x,x\")\n \t  (match_operand:FMA4MODEF4 2 \"nonimmediate_operand\" \"x,m\"))))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfnmadd<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1802,7 +1795,7 @@\n \t  (match_operand:FMA4MODEF4 2 \"nonimmediate_operand\" \"x,m\"))\n \t (match_operand:FMA4MODEF4 3 \"nonimmediate_operand\" \"xm,x\")))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfnmsub<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1814,7 +1807,7 @@\n \t  (match_operand:SSEMODEF4 2 \"nonimmediate_operand\" \"x,m\"))\n \t (match_operand:SSEMODEF4 3 \"nonimmediate_operand\" \"xm,x\")))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfmadd<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1832,7 +1825,7 @@\n \t (match_dup 0)\n \t (const_int 1)))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfmadd<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmadd<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1846,7 +1839,7 @@\n \t  (match_operand:SSEMODEF4 2 \"nonimmediate_operand\" \"x,m\"))\n \t (match_operand:SSEMODEF4 3 \"nonimmediate_operand\" \"xm,x\")))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfmsub<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1864,7 +1857,7 @@\n \t (match_dup 0)\n \t (const_int 1)))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfmsub<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmsub<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1878,7 +1871,7 @@\n \t  (match_operand:SSEMODEF4 1 \"nonimmediate_operand\" \"%x,x\")\n \t  (match_operand:SSEMODEF4 2 \"nonimmediate_operand\" \"x,m\"))))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfnmadd<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1896,7 +1889,7 @@\n \t (match_dup 0)\n \t (const_int 1)))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfnmadd<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmadd<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1911,7 +1904,7 @@\n \t  (match_operand:SSEMODEF4 2 \"nonimmediate_operand\" \"x,m\"))\n \t (match_operand:SSEMODEF4 3 \"nonimmediate_operand\" \"xm,x\")))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfnmsub<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1930,7 +1923,7 @@\n \t (match_dup 0)\n \t (const_int 1)))]\n   \"TARGET_FMA4 && TARGET_FUSED_MADD\"\n-  \"vfnmsub<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmsub<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1944,7 +1937,7 @@\n \t   (match_operand:FMA4MODEF4 3 \"nonimmediate_operand\" \"xm,x\"))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfmadd<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1958,7 +1951,7 @@\n \t   (match_operand:FMA4MODEF4 3 \"nonimmediate_operand\" \"xm,x\"))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfmsub<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1972,7 +1965,7 @@\n \t    (match_operand:FMA4MODEF4 2 \"nonimmediate_operand\" \"x,m\")))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfnmadd<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -1987,7 +1980,7 @@\n \t   (match_operand:FMA4MODEF4 3 \"nonimmediate_operand\" \"xm,x\"))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfnmsub<fma4modesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -2001,7 +1994,7 @@\n \t   (match_operand:SSEMODEF2P 3 \"nonimmediate_operand\" \"xm,x\"))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfmadd<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -2015,7 +2008,7 @@\n \t   (match_operand:SSEMODEF2P 3 \"nonimmediate_operand\" \"xm,x\"))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfmsub<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -2029,7 +2022,7 @@\n \t    (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"x,m\")))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfnmadd<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -2044,7 +2037,7 @@\n \t   (match_operand:SSEMODEF2P 3 \"nonimmediate_operand\" \"xm,x\"))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfnmsub<ssemodesuffixf4>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -2063,7 +2056,7 @@\n \t   (const_int 1))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfmadd<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmadd<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -2080,7 +2073,7 @@\n \t   (const_int 1))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfmsub<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfmsub<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -2097,7 +2090,7 @@\n \t   (const_int 1))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfnmadd<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmadd<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -2115,7 +2108,7 @@\n \t   (const_int 1))]\n \t UNSPEC_FMA4_INTRINSIC))]\n   \"TARGET_FMA4\"\n-  \"vfnmsub<ssemodesuffixf2s>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vfnmsub<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -3984,7 +3977,7 @@\n   \"TARGET_AVX\"\n   \"@\n    vinsertps\\t{$0xe, %2, %2, %0|%0, %2, %2, 0xe}\n-   vmov<ssescalarmodesuffix2s>\\t{%2, %0|%0, %2}\n+   vmov<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\n    vmovd\\t{%2, %0|%0, %2}\n    vmovss\\t{%2, %1, %0|%0, %1, %2}\n    vpinsrd\\t{$0, %2, %1, %0|%0, %1, %2, 0}\n@@ -4006,7 +3999,7 @@\n   \"TARGET_SSE4_1\"\n   \"@\n    insertps\\t{$0xe, %2, %0|%0, %2, 0xe}\n-   mov<ssescalarmodesuffix2s>\\t{%2, %0|%0, %2}\n+   mov<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\n    movd\\t{%2, %0|%0, %2}\n    movss\\t{%2, %0|%0, %2}\n    pinsrd\\t{$0, %2, %0|%0, %2, 0}\n@@ -4026,7 +4019,7 @@\n \t  (const_int 1)))]\n   \"TARGET_SSE2\"\n   \"@\n-   mov<ssescalarmodesuffix2s>\\t{%2, %0|%0, %2}\n+   mov<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\n    movd\\t{%2, %0|%0, %2}\n    movss\\t{%2, %0|%0, %2}\n    #\"\n@@ -8031,24 +8024,24 @@\n    (set_attr \"prefix_data16\" \"1\")\n    (set_attr \"mode\" \"TI\")])\n \n-(define_insn \"avx_movmskp<avxmodesuffixf2c>256\"\n+(define_insn \"avx_movmsk<ssemodesuffix>256\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(unspec:SI\n \t  [(match_operand:AVX256MODEF2P 1 \"register_operand\" \"x\")]\n \t  UNSPEC_MOVMSK))]\n   \"AVX256_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"vmovmskp<avxmodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"vmovmsk<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"<sse>_movmskp<ssemodesuffixf2c>\"\n+(define_insn \"<sse>_movmsk<ssemodesuffix>\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(unspec:SI\n \t  [(match_operand:SSEMODEF2P 1 \"register_operand\" \"x\")]\n \t  UNSPEC_MOVMSK))]\n   \"SSE_VEC_FLOAT_MODE_P (<MODE>mode)\"\n-  \"%vmovmskp<ssemodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"%vmovmsk<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix\" \"maybe_vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -9288,7 +9281,7 @@\n \t     (parallel [(const_int 0)]))]\n \t  UNSPEC_MOVNT))]\n   \"TARGET_SSE4A\"\n-  \"movnts<ssemodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"movnt<ssescalarmodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n \n@@ -9349,87 +9342,87 @@\n ;;\n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n \n-(define_insn \"avx_blendp<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_blend<ssemodesuffix><avxmodesuffix>\"\n   [(set (match_operand:AVXMODEF2P 0 \"register_operand\" \"=x\")\n \t(vec_merge:AVXMODEF2P\n \t  (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")\n \t  (match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")\n \t  (match_operand:SI 3 \"const_0_to_<blendbits>_operand\" \"n\")))]\n   \"TARGET_AVX\"\n-  \"vblendp<avxmodesuffixf2c>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vblend<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n \n-(define_insn \"avx_blendvp<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_blendv<ssemodesuffix><avxmodesuffix>\"\n   [(set (match_operand:AVXMODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:AVXMODEF2P\n \t  [(match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")\n \t   (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")\n \t   (match_operand:AVXMODEF2P 3 \"register_operand\" \"x\")]\n \t  UNSPEC_BLENDV))]\n   \"TARGET_AVX\"\n-  \"vblendvp<avxmodesuffixf2c>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vblendv<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n \n-(define_insn \"sse4_1_blendp<ssemodesuffixf2c>\"\n+(define_insn \"sse4_1_blend<ssemodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"register_operand\" \"=x\")\n \t(vec_merge:SSEMODEF2P\n \t  (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"0\")\n \t  (match_operand:SI 3 \"const_0_to_<blendbits>_operand\" \"n\")))]\n   \"TARGET_SSE4_1\"\n-  \"blendp<ssemodesuffixf2c>\\t{%3, %2, %0|%0, %2, %3}\"\n+  \"blend<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix_data16\" \"1\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"sse4_1_blendvp<ssemodesuffixf2c>\"\n+(define_insn \"sse4_1_blendv<ssemodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"reg_not_xmm0_operand\" \"=x\")\n \t(unspec:SSEMODEF2P\n \t  [(match_operand:SSEMODEF2P 1 \"reg_not_xmm0_operand\" \"0\")\n \t   (match_operand:SSEMODEF2P 2 \"nonimm_not_xmm0_operand\" \"xm\")\n \t   (match_operand:SSEMODEF2P 3 \"register_operand\" \"Yz\")]\n \t  UNSPEC_BLENDV))]\n   \"TARGET_SSE4_1\"\n-  \"blendvp<ssemodesuffixf2c>\\t{%3, %2, %0|%0, %2, %3}\"\n+  \"blendv<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\"\n   [(set_attr \"type\" \"ssemov\")\n    (set_attr \"prefix_data16\" \"1\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"avx_dpp<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_dp<ssemodesuffix><avxmodesuffix>\"\n   [(set (match_operand:AVXMODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:AVXMODEF2P\n \t  [(match_operand:AVXMODEF2P 1 \"nonimmediate_operand\" \"%x\")\n \t   (match_operand:AVXMODEF2P 2 \"nonimmediate_operand\" \"xm\")\n \t   (match_operand:SI 3 \"const_0_to_255_operand\" \"n\")]\n \t  UNSPEC_DP))]\n   \"TARGET_AVX\"\n-  \"vdpp<avxmodesuffixf2c>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vdp<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssemul\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"mode\" \"<avxvecmode>\")])\n \n-(define_insn \"sse4_1_dpp<ssemodesuffixf2c>\"\n+(define_insn \"sse4_1_dp<ssemodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:SSEMODEF2P\n \t  [(match_operand:SSEMODEF2P 1 \"nonimmediate_operand\" \"%0\")\n \t   (match_operand:SSEMODEF2P 2 \"nonimmediate_operand\" \"xm\")\n \t   (match_operand:SI 3 \"const_0_to_255_operand\" \"n\")]\n \t  UNSPEC_DP))]\n   \"TARGET_SSE4_1\"\n-  \"dpp<ssemodesuffixf2c>\\t{%3, %2, %0|%0, %2, %3}\"\n+  \"dp<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\"\n   [(set_attr \"type\" \"ssemul\")\n    (set_attr \"prefix_data16\" \"1\")\n    (set_attr \"prefix_extra\" \"1\")\n@@ -9955,13 +9948,13 @@\n \n ;; ptestps/ptestpd are very similar to comiss and ucomiss when\n ;; setting FLAGS_REG. But it is not a really compare instruction.\n-(define_insn \"avx_vtestp<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_vtest<ssemodesuffix><avxmodesuffix>\"\n   [(set (reg:CC FLAGS_REG)\n \t(unspec:CC [(match_operand:AVXMODEF2P 0 \"register_operand\" \"x\")\n \t\t    (match_operand:AVXMODEF2P 1 \"nonimmediate_operand\" \"xm\")]\n \t\t   UNSPEC_VTESTP))]\n   \"TARGET_AVX\"\n-  \"vtestp<avxmodesuffixf2c>\\t{%1, %0|%0, %1}\"\n+  \"vtest<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssecomi\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n@@ -9993,36 +9986,36 @@\n    (set_attr \"prefix\" \"maybe_vex\")\n    (set_attr \"mode\" \"TI\")])\n \n-(define_insn \"avx_roundp<avxmodesuffixf2c>256\"\n+(define_insn \"avx_round<ssemodesuffix>256\"\n   [(set (match_operand:AVX256MODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:AVX256MODEF2P\n \t  [(match_operand:AVX256MODEF2P 1 \"nonimmediate_operand\" \"xm\")\n \t   (match_operand:SI 2 \"const_0_to_15_operand\" \"n\")]\n \t  UNSPEC_ROUND))]\n   \"TARGET_AVX\"\n-  \"vroundp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vround<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"sse4_1_roundp<ssemodesuffixf2c>\"\n+(define_insn \"sse4_1_round<ssemodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:SSEMODEF2P\n \t  [(match_operand:SSEMODEF2P 1 \"nonimmediate_operand\" \"xm\")\n \t   (match_operand:SI 2 \"const_0_to_15_operand\" \"n\")]\n \t  UNSPEC_ROUND))]\n   \"TARGET_ROUND\"\n-  \"%vroundp<ssemodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"%vround<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix_data16\" \"1\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"maybe_vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"*avx_rounds<ssemodesuffixf2c>\"\n+(define_insn \"*avx_round<ssescalarmodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"register_operand\" \"=x\")\n \t(vec_merge:SSEMODEF2P\n \t  (unspec:SSEMODEF2P\n@@ -10032,14 +10025,14 @@\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"x\")\n \t  (const_int 1)))]\n   \"TARGET_AVX\"\n-  \"vrounds<ssemodesuffixf2c>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  \"vround<ssescalarmodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"sse4_1_rounds<ssemodesuffixf2c>\"\n+(define_insn \"sse4_1_round<ssescalarmodesuffix>\"\n   [(set (match_operand:SSEMODEF2P 0 \"register_operand\" \"=x\")\n \t(vec_merge:SSEMODEF2P\n \t  (unspec:SSEMODEF2P\n@@ -10049,7 +10042,7 @@\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"0\")\n \t  (const_int 1)))]\n   \"TARGET_ROUND\"\n-  \"rounds<ssemodesuffixf2c>\\t{%3, %2, %0|%0, %2, %3}\"\n+  \"round<ssescalarmodesuffix>\\t{%3, %2, %0|%0, %2, %3}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix_data16\" \"1\")\n    (set_attr \"prefix_extra\" \"1\")\n@@ -11491,7 +11484,7 @@\n \t [(match_operand:SSEMODEF2P 1 \"nonimmediate_operand\" \"xm\")]\n \t UNSPEC_FRCZ))]\n   \"TARGET_XOP\"\n-  \"vfrcz<ssemodesuffixf4>\\t{%1, %0|%0, %1}\"\n+  \"vfrcz<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssecvt1\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -11505,7 +11498,7 @@\n \t  (match_operand:SSEMODEF2P 1 \"register_operand\" \"0\")\n \t  (const_int 1)))]\n   \"TARGET_XOP\"\n-  \"vfrcz<ssemodesuffixf2s>\\t{%2, %0|%0, %2}\"\n+  \"vfrcz<ssescalarmodesuffix>\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"ssecvt1\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -11515,7 +11508,7 @@\n \t [(match_operand:FMA4MODEF4 1 \"nonimmediate_operand\" \"xm\")]\n \t UNSPEC_FRCZ))]\n   \"TARGET_XOP\"\n-  \"vfrcz<fma4modesuffixf4>\\t{%1, %0|%0, %1}\"\n+  \"vfrcz<ssemodesuffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssecvt1\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -11595,7 +11588,7 @@\n \t   (match_operand:SI 4 \"const_0_to_3_operand\" \"n\")]\n \t  UNSPEC_VPERMIL2))]\n   \"TARGET_XOP\"\n-  \"vpermil2p<avxmodesuffixf2c>\\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}\"\n+  \"vpermil2<ssemodesuffix>\\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}\"\n   [(set_attr \"type\" \"sse4arg\")\n    (set_attr \"length_immediate\" \"1\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -11812,7 +11805,7 @@\n \t  (match_operand:<avxscalarmode> 1 \"nonimmediate_operand\" \"m,?x\")))]\n   \"TARGET_AVX\"\n   \"@\n-   vbroadcasts<avxmodesuffixf2c>\\t{%1, %0|%0, %1}\n+   vbroadcast<ssescalarmodesuffix>\\t{%1, %0|%0, %1}\n    #\"\n   \"&& reload_completed && REG_P (operands[1])\"\n   [(set (match_dup 2) (vec_duplicate:<avxhalfvecmode> (match_dup 1)))\n@@ -11966,7 +11959,7 @@\n {\n   int mask = avx_vpermilp_parallel (operands[2], <MODE>mode) - 1;\n   operands[2] = GEN_INT (mask);\n-  return \"vpermilp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\";\n+  return \"vpermil<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\";\n }\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix_extra\" \"1\")\n@@ -11981,7 +11974,7 @@\n \t   (match_operand:<avxpermvecmode> 2 \"nonimmediate_operand\" \"xm\")]\n \t  UNSPEC_VPERMIL))]\n   \"TARGET_AVX\"\n-  \"vpermilp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vpermil<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n@@ -12224,29 +12217,29 @@\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"V8SF\")])\n \n-(define_insn \"avx_maskloadp<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_maskload<ssemodesuffix><avxmodesuffix>\"\n   [(set (match_operand:AVXMODEF2P 0 \"register_operand\" \"=x\")\n \t(unspec:AVXMODEF2P\n \t  [(match_operand:AVXMODEF2P 1 \"memory_operand\" \"m\")\n \t   (match_operand:AVXMODEF2P 2 \"register_operand\" \"x\")\n \t   (match_dup 0)]\n \t  UNSPEC_MASKLOAD))]\n   \"TARGET_AVX\"\n-  \"vmaskmovp<avxmodesuffixf2c>\\t{%1, %2, %0|%0, %2, %1}\"\n+  \"vmaskmov<ssemodesuffix>\\t{%1, %2, %0|%0, %2, %1}\"\n   [(set_attr \"type\" \"sselog1\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n-(define_insn \"avx_maskstorep<avxmodesuffixf2c><avxmodesuffix>\"\n+(define_insn \"avx_maskstore<ssemodesuffix><avxmodesuffix>\"\n   [(set (match_operand:AVXMODEF2P 0 \"memory_operand\" \"=m\")\n \t(unspec:AVXMODEF2P\n \t  [(match_operand:AVXMODEF2P 1 \"register_operand\" \"x\")\n \t   (match_operand:AVXMODEF2P 2 \"register_operand\" \"x\")\n \t   (match_dup 0)]\n \t  UNSPEC_MASKSTORE))]\n   \"TARGET_AVX\"\n-  \"vmaskmovp<avxmodesuffixf2c>\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"vmaskmov<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n   [(set_attr \"type\" \"sselog1\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set_attr \"prefix\" \"vex\")"}]}