
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 307.699 ; gain = 76.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:21]
	Parameter frec bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Clock_Divider.vhd:5' bound to instance 'Inst_Clock_Divider_FSM' of component 'Clock_Divider' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Clock_Divider.vhd:17]
	Parameter frec bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Clock_Divider.vhd:17]
	Parameter frec bound to: 300000000 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Clock_Divider.vhd:5' bound to instance 'Inst_Clock_Divider_Display' of component 'Clock_Divider' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized1' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Clock_Divider.vhd:17]
	Parameter frec bound to: 300000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized1' (1#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Clock_Divider.vhd:17]
INFO: [Synth 8-3491] module 'Display7seg' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decoder.vhd:7' bound to instance 'Inst_Decoder' of component 'Display7seg' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Display7seg' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decoder.vhd:22]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Display7seg' (2#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decoder.vhd:22]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:8' bound to instance 'Inst_FSM' of component 'FSM' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:24]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:28]
WARNING: [Synth 8-614] signal 'f_carrera_puerta' is read in the process but is not in the sensitivity list [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'piso' is read in the process but is not in the sensitivity list [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'FSM' (3#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:24]
INFO: [Synth 8-3491] module 'Control_Motor_Puerta' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Motor_Puerta.vhd:7' bound to instance 'Inst_Motor_Puerta' of component 'Control_Motor_Puerta' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Control_Motor_Puerta' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Motor_Puerta.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Control_Motor_Puerta' (4#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Motor_Puerta.vhd:15]
INFO: [Synth 8-3491] module 'Control_Motor_Ascensor' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Motor_Ascensor.vhd:8' bound to instance 'Inst_Motor_Ascensor' of component 'Control_Motor_Ascensor' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Control_Motor_Ascensor' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Motor_Ascensor.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Control_Motor_Ascensor' (5#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Motor_Ascensor.vhd:16]
INFO: [Synth 8-3491] module 'Sim_Piso' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Sim_Piso.vhd:7' bound to instance 'Inst_Sim_Piso' of component 'Sim_Piso' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:181]
INFO: [Synth 8-638] synthesizing module 'Sim_Piso' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Sim_Piso.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Sim_Piso' (6#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Sim_Piso.vhd:16]
INFO: [Synth 8-3491] module 'Sim_Puerta' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Sim_Puerta.vhd:7' bound to instance 'Inst_Sim_Puerta' of component 'Sim_Puerta' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Sim_Puerta' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Sim_Puerta.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Sim_Puerta' (7#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Sim_Puerta.vhd:19]
INFO: [Synth 8-3491] module 'Decod_Piso' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decod_Piso.vhd:5' bound to instance 'Inst_Decod_Boton' of component 'Decod_Piso' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:198]
INFO: [Synth 8-638] synthesizing module 'Decod_Piso' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decod_Piso.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Decod_Piso' (8#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decod_Piso.vhd:13]
INFO: [Synth 8-3491] module 'Decod_Piso' declared at 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Decod_Piso.vhd:5' bound to instance 'Inst_Decod_Piso' of component 'Decod_Piso' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:205]
WARNING: [Synth 8-3848] Net destino_fsm in module/entity Top does not have driver. [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Top' (9#1) [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 346.773 ; gain = 115.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_Decoder:destino[2] to constant 0 [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:140]
WARNING: [Synth 8-3295] tying undriven pin Inst_Decoder:destino[1] to constant 0 [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:140]
WARNING: [Synth 8-3295] tying undriven pin Inst_Decoder:destino[0] to constant 0 [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/Top.vhd:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 346.773 ; gain = 115.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/constrs_1/imports/Ascensor/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/constrs_1/imports/Ascensor/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/constrs_1/imports/Ascensor/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 646.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'presente_reg' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element presente_reg was removed.  [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:32]
INFO: [Synth 8-5544] ROM "presente" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "presente" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "salida" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element presente_reg was removed.  [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element presente_reg was removed.  [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  inicio |                              000 |                              000
                   abrir |                              001 |                              010
                  reposo |                              010 |                              100
                  cerrar |                              011 |                              001
                  marcha |                              100 |                              011
              emergencia |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'presente_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element presente_reg was removed.  [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 'accion_motor_reg' [C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.srcs/sources_1/new/FSM.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	  34 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  34 Input      7 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module Control_Motor_Puerta 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Control_Motor_Ascensor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Sim_Piso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sim_Puerta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Decod_Piso 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_FSM/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_FSM/clk_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_Display/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_Display/clk_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Inst_Decod_Boton/salida" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Decod_Piso/salida" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_FSM/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_FSM/clk_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_Display/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Clock_Divider_Display/clk_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    64|
|4     |LUT2   |    10|
|5     |LUT3   |    12|
|6     |LUT4   |    23|
|7     |LUT5   |    80|
|8     |LUT6   |    22|
|9     |FDCE   |    77|
|10    |FDPE   |    19|
|11    |FDRE   |    10|
|12    |FDSE   |     1|
|13    |LD     |     2|
|14    |IBUF   |    12|
|15    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------------+------+
|      |Instance                     |Module                        |Cells |
+------+-----------------------------+------------------------------+------+
|1     |top                          |                              |   364|
|2     |  Inst_Clock_Divider_Display |Clock_Divider__parameterized1 |   113|
|3     |  Inst_Clock_Divider_FSM     |Clock_Divider                 |   113|
|4     |  Inst_Decod_Boton           |Decod_Piso                    |    10|
|5     |  Inst_Decod_Piso            |Decod_Piso_0                  |    11|
|6     |  Inst_Decoder               |Display7seg                   |    36|
|7     |  Inst_FSM                   |FSM                           |    29|
|8     |  Inst_Motor_Ascensor        |Control_Motor_Ascensor        |     3|
|9     |  Inst_Motor_Puerta          |Control_Motor_Puerta          |     3|
|10    |  Inst_Sim_Piso              |Sim_Piso                      |     6|
|11    |  Inst_Sim_Puerta            |Sim_Puerta                    |    12|
+------+-----------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 646.637 ; gain = 415.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 646.637 ; gain = 115.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 646.637 ; gain = 415.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

70 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 646.637 ; gain = 423.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/Luis/Documents/GitHub/Ascensor/project_1/project_1.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 646.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 21:40:35 2018...
