// Seed: 1767381746
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  parameter id_3 = 1;
  assign module_1.id_3 = 0;
  wire id_4, id_5;
  initial begin : LABEL_0
    {-1} <= 1 % 1;
  end
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri0  id_3
);
  assign id_0 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd58
) (
    output supply0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output logic id_11,
    output supply0 id_12,
    input wor id_13,
    input uwire id_14,
    output wor id_15
);
  parameter id_17 = -1'b0 < 1'd0;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign id_3 = -1;
  wire _id_18;
  parameter id_19 = id_17;
  assign id_12 = 1;
  wire [id_18 : (  -1  )] id_20;
  assign id_20 = id_18;
  initial begin : LABEL_0
    if (-1 + -1) id_11 = id_5;
  end
endmodule
