 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: T-2022.03-SP3
Date   : Fri Mar 31 22:56:15 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_AO_RVT_TT_nldm_211120
Wire Load Model Mode: segmented

  Startpoint: x3_node2[0]
              (input port clocked by clk)
  Endpoint: n0/w3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x3_node2[0] (in)                                        0.00       0.10 f
  U19706/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U6564/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n0/w3_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w3_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x0_node2[0]
              (input port clocked by clk)
  Endpoint: n0/w0_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x0_node2[0] (in)                                        0.00       0.10 f
  U19685/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U6561/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n0/w0_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w0_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x3_node3[0]
              (input port clocked by clk)
  Endpoint: n1/w3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x3_node3[0] (in)                                        0.00       0.10 f
  U19215/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U4735/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n1/w3_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1/w3_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x0_node3[0]
              (input port clocked by clk)
  Endpoint: n1/w0_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x0_node3[0] (in)                                        0.00       0.10 f
  U19236/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U4738/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n1/w0_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1/w0_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x3_node3[0]
              (input port clocked by clk)
  Endpoint: n2/w3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x3_node3[0] (in)                                        0.00       0.10 f
  U18535/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U2545/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n2/w3_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2/w3_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x0_node3[0]
              (input port clocked by clk)
  Endpoint: n2/w0_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x0_node3[0] (in)                                        0.00       0.10 f
  U18556/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U2548/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n2/w0_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2/w0_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: n0/w2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x2_node2[0] (in)                                        0.00       0.10 f
  U19699/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U6563/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n0/w2_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w2_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x2_node3[0]
              (input port clocked by clk)
  Endpoint: n1/w2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x2_node3[0] (in)                                        0.00       0.10 f
  U19222/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U4736/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n1/w2_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1/w2_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x2_node3[0]
              (input port clocked by clk)
  Endpoint: n2/w2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x2_node3[0] (in)                                        0.00       0.10 f
  U18542/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U2546/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n2/w2_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2/w2_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x1_node2[0]
              (input port clocked by clk)
  Endpoint: n0/w1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x1_node2[0] (in)                                        0.00       0.10 f
  U19692/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U6562/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n0/w1_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w1_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x1_node3[0]
              (input port clocked by clk)
  Endpoint: n1/w1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x1_node3[0] (in)                                        0.00       0.10 f
  U19229/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U4737/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n1/w1_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n1/w1_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x1_node3[0]
              (input port clocked by clk)
  Endpoint: n2/w1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x1_node3[0] (in)                                        0.00       0.10 f
  U18549/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U2547/Y (OAI22xp5_ASAP7_75t_R)                         10.21      20.94 f
  n2/w1_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n2/w1_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x3_node2[0]
              (input port clocked by clk)
  Endpoint: n3/w3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x3_node2[0] (in)                                        0.00       0.10 f
  U17848/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U361/Y (OAI22xp5_ASAP7_75t_R)                          10.21      20.94 f
  n3/w3_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n3/w3_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x0_node2[0]
              (input port clocked by clk)
  Endpoint: n3/w0_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x0_node2[0] (in)                                        0.00       0.10 f
  U17869/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U364/Y (OAI22xp5_ASAP7_75t_R)                          10.21      20.94 f
  n3/w0_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n3/w0_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: n3/w2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x2_node2[0] (in)                                        0.00       0.10 f
  U17855/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U362/Y (OAI22xp5_ASAP7_75t_R)                          10.21      20.94 f
  n3/w2_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n3/w2_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x1_node2[0]
              (input port clocked by clk)
  Endpoint: n3/w1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  x1_node2[0] (in)                                        0.00       0.10 f
  U17862/Y (XOR2xp5_ASAP7_75t_R)                         10.62      10.72 r
  U363/Y (OAI22xp5_ASAP7_75t_R)                          10.21      20.94 f
  n3/w1_reg[0]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      20.94 f
  data arrival time                                                 20.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n3/w1_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      17.62      17.63
  data required time                                                17.63
  --------------------------------------------------------------------------
  data required time                                                17.63
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: x0_node2[2]
              (input port clocked by clk)
  Endpoint: n0/w0_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  x0_node2[2] (in)                                        0.00       0.10 r
  n0/add_0_root_add_112_2/U1_2/SN (FAx1_ASAP7_75t_R)      8.88       8.98 f
  U19683/Y (AO22x1_ASAP7_75t_R)                          21.48      30.46 f
  n0/w0_reg[2]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      30.46 f
  data arrival time                                                 30.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w0_reg[2]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      18.22      18.23
  data required time                                                18.23
  --------------------------------------------------------------------------
  data required time                                                18.23
  data arrival time                                                -30.46
  --------------------------------------------------------------------------
  slack (MET)                                                       12.23


  Startpoint: x0_node2[3]
              (input port clocked by clk)
  Endpoint: n0/w0_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  x0_node2[3] (in)                                        0.00       0.10 r
  n0/add_0_root_add_112_2/U1_3/SN (FAx1_ASAP7_75t_R)      8.88       8.98 f
  U19682/Y (AO22x1_ASAP7_75t_R)                          21.48      30.46 f
  n0/w0_reg[3]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      30.46 f
  data arrival time                                                 30.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w0_reg[3]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      18.22      18.23
  data required time                                                18.23
  --------------------------------------------------------------------------
  data required time                                                18.23
  data arrival time                                                -30.46
  --------------------------------------------------------------------------
  slack (MET)                                                       12.23


  Startpoint: x0_node2[4]
              (input port clocked by clk)
  Endpoint: n0/w0_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  x0_node2[4] (in)                                        0.00       0.10 r
  n0/add_0_root_add_112_2/U1_4/SN (FAx1_ASAP7_75t_R)      8.88       8.98 f
  U19681/Y (AO22x1_ASAP7_75t_R)                          21.48      30.46 f
  n0/w0_reg[4]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      30.46 f
  data arrival time                                                 30.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w0_reg[4]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      18.22      18.23
  data required time                                                18.23
  --------------------------------------------------------------------------
  data required time                                                18.23
  data arrival time                                                -30.46
  --------------------------------------------------------------------------
  slack (MET)                                                       12.23


  Startpoint: x0_node2[1]
              (input port clocked by clk)
  Endpoint: n0/w0_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  x0_node2[1] (in)                                        0.00       0.10 r
  n0/add_0_root_add_112_2/U1_1/SN (FAx1_ASAP7_75t_R)      8.88       8.98 f
  U19684/Y (AO22x1_ASAP7_75t_R)                          21.48      30.46 f
  n0/w0_reg[1]/D (DFFHQNx1_ASAP7_75t_R)                   0.00      30.46 f
  data arrival time                                                 30.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  n0/w0_reg[1]/CLK (DFFHQNx1_ASAP7_75t_R)                 0.00       0.01 r
  library hold time                                      18.22      18.23
  data required time                                                18.23
  --------------------------------------------------------------------------
  data required time                                                18.23
  data arrival time                                                -30.46
  --------------------------------------------------------------------------
  slack (MET)                                                       12.23


1
