Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov  4 00:32:49 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file internal_ram_timing_summary_routed.rpt -pb internal_ram_timing_summary_routed.pb -rpx internal_ram_timing_summary_routed.rpx -warn_on_violation
| Design       : internal_ram
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (292)
5. checking no_input_delay (34)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (292)
--------------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  325          inf        0.000                      0                  325           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           325 Endpoints
Min Delay           325 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 3.047ns (47.029%)  route 3.431ns (52.971%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[0]/C
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADDRESS_IV_SAVER_reg[0]/Q
                         net (fo=1, routed)           3.431     3.887    ADDR_TO_IV_SAVER_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591     6.478 r  ADDR_TO_IV_SAVER_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.478    ADDR_TO_IV_SAVER[0]
    V7                                                                r  ADDR_TO_IV_SAVER[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 3.080ns (47.572%)  route 3.395ns (52.428%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[1]/C
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADDRESS_IV_SAVER_reg[1]/Q
                         net (fo=1, routed)           3.395     3.851    ADDR_TO_IV_SAVER_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         2.624     6.475 r  ADDR_TO_IV_SAVER_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.475    ADDR_TO_IV_SAVER[1]
    U7                                                                r  ADDR_TO_IV_SAVER[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 3.131ns (49.314%)  route 3.218ns (50.686%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[3]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           3.218     3.736    ADDR_TO_IV_SAVER_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         2.613     6.349 r  ADDR_TO_IV_SAVER_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.349    ADDR_TO_IV_SAVER[3]
    U5                                                                r  ADDR_TO_IV_SAVER[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.115ns (49.190%)  route 3.218ns (50.810%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[2]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[2]/Q
                         net (fo=1, routed)           3.218     3.736    ADDR_TO_IV_SAVER_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         2.597     6.333 r  ADDR_TO_IV_SAVER_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.333    ADDR_TO_IV_SAVER[2]
    V5                                                                r  ADDR_TO_IV_SAVER[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 3.147ns (49.888%)  route 3.161ns (50.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[4]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[4]/Q
                         net (fo=1, routed)           3.161     3.679    ADDR_TO_IV_SAVER_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         2.629     6.307 r  ADDR_TO_IV_SAVER_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.307    ADDR_TO_IV_SAVER[4]
    V8                                                                r  ADDR_TO_IV_SAVER[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 3.140ns (49.853%)  route 3.159ns (50.147%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[6]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[6]/Q
                         net (fo=1, routed)           3.159     3.677    ADDR_TO_IV_SAVER_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         2.622     6.299 r  ADDR_TO_IV_SAVER_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.299    ADDR_TO_IV_SAVER[6]
    W6                                                                r  ADDR_TO_IV_SAVER[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 3.124ns (49.644%)  route 3.169ns (50.356%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[9]/C
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[9]/Q
                         net (fo=1, routed)           3.169     3.687    ADDR_TO_IV_SAVER_OBUF[9]
    W5                   OBUF (Prop_obuf_I_O)         2.606     6.293 r  ADDR_TO_IV_SAVER_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.293    ADDR_TO_IV_SAVER[9]
    W5                                                                r  ADDR_TO_IV_SAVER[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 3.134ns (49.804%)  route 3.159ns (50.196%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[10]/C
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[10]/Q
                         net (fo=1, routed)           3.159     3.677    ADDR_TO_IV_SAVER_OBUF[10]
    V4                   OBUF (Prop_obuf_I_O)         2.616     6.293 r  ADDR_TO_IV_SAVER_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.293    ADDR_TO_IV_SAVER[10]
    V4                                                                r  ADDR_TO_IV_SAVER[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.122ns (49.625%)  route 3.169ns (50.375%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[7]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           3.169     3.687    ADDR_TO_IV_SAVER_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         2.604     6.291 r  ADDR_TO_IV_SAVER_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.291    ADDR_TO_IV_SAVER[7]
    W7                                                                r  ADDR_TO_IV_SAVER[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_IV_SAVER_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDR_TO_IV_SAVER[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.121ns (49.702%)  route 3.159ns (50.298%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE                         0.000     0.000 r  ADDRESS_IV_SAVER_reg[8]/C
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADDRESS_IV_SAVER_reg[8]/Q
                         net (fo=1, routed)           3.159     3.677    ADDR_TO_IV_SAVER_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         2.603     6.280 r  ADDR_TO_IV_SAVER_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.280    ADDR_TO_IV_SAVER[8]
    W4                                                                r  ADDR_TO_IV_SAVER[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_CLK_IV_SAVER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_CLK_IV_SAVER_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  sig_CLK_IV_SAVER_reg/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sig_CLK_IV_SAVER_reg/Q
                         net (fo=1, routed)           0.082     0.246    sig_CLK_IV_SAVER_reg__1
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  sig_CLK_IV_SAVER__0_i_1/O
                         net (fo=1, routed)           0.000     0.291    sig_CLK_IV_SAVER__0_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  sig_CLK_IV_SAVER_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_CLK_IV_SAVER_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_CLK_IV_SAVER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.191ns (65.306%)  route 0.101ns (34.694%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  sig_CLK_IV_SAVER_reg__0/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  sig_CLK_IV_SAVER_reg__0/Q
                         net (fo=2, routed)           0.101     0.247    CLK_TO_IV_SAVER_OBUF
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.045     0.292 r  sig_CLK_IV_SAVER_i_1/O
                         net (fo=1, routed)           0.000     0.292    sig_CLK_IV_SAVER_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  sig_CLK_IV_SAVER_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_reg_0_15_0_0__0/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  ADDRESS_reg[3]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[3]/Q
                         net (fo=34, routed)          0.170     0.311    RAM_reg_0_15_0_0__0/A3
    SLICE_X2Y23          RAMS32                                       r  RAM_reg_0_15_0_0__0/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_reg_0_15_0_0__10/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  ADDRESS_reg[3]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[3]/Q
                         net (fo=34, routed)          0.170     0.311    RAM_reg_0_15_0_0__10/A3
    SLICE_X2Y23          RAMS32                                       r  RAM_reg_0_15_0_0__10/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_reg_0_15_0_0__12/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  ADDRESS_reg[3]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[3]/Q
                         net (fo=34, routed)          0.170     0.311    RAM_reg_0_15_0_0__12/A3
    SLICE_X2Y23          RAMS32                                       r  RAM_reg_0_15_0_0__12/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_reg_0_15_0_0__14/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  ADDRESS_reg[3]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[3]/Q
                         net (fo=34, routed)          0.170     0.311    RAM_reg_0_15_0_0__14/A3
    SLICE_X2Y23          RAMS32                                       r  RAM_reg_0_15_0_0__14/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TOPORT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.086%)  route 0.185ns (49.914%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  ADDRESS_reg[4]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[4]/Q
                         net (fo=19, routed)          0.185     0.326    ADDRESS_reg_n_0_[4]
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  TOPORT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    TOPORT[0]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  TOPORT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TOPORT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.086%)  route 0.185ns (49.914%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE                         0.000     0.000 r  ADDRESS_reg[4]/C
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[4]/Q
                         net (fo=19, routed)          0.185     0.326    ADDRESS_reg_n_0_[4]
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  TOPORT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.371    TOPORT[7]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  TOPORT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE                         0.000     0.000 r  state_reg/C
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  state_reg/Q
                         net (fo=3, routed)           0.175     0.339    state_reg_n_0
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  ADDRESS[15]_i_1/O
                         net (fo=33, routed)          0.000     0.384    ADDRESS[15]_i_1_n_0
    SLICE_X8Y30          FDCE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_reg_0_15_0_0__22/SP/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.141ns (36.379%)  route 0.247ns (63.621%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  ADDRESS_reg[2]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDRESS_reg[2]/Q
                         net (fo=33, routed)          0.247     0.388    RAM_reg_0_15_0_0__22/A2
    SLICE_X2Y27          RAMS32                                       r  RAM_reg_0_15_0_0__22/SP/ADR2
  -------------------------------------------------------------------    -------------------





