set_min_delay 30 -from clk1 -rise_from [get_ports {clk0}] -fall_from [get_clocks {core_clk}] -rise_through ff1 -fall_through ff1 -to ff1 -rise_to [get_clocks {core_clk}] -ignore_clock_latency -probe -reset_path
