// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha512_final (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        md_length_i,
        md_length_o,
        md_length_o_ap_vld,
        md_state_address0,
        md_state_ce0,
        md_state_we0,
        md_state_d0,
        md_state_q0,
        md_curlen_i,
        md_curlen_o,
        md_curlen_o_ap_vld,
        md_buf_address0,
        md_buf_ce0,
        md_buf_we0,
        md_buf_d0,
        md_buf_q0,
        md_buf_address1,
        md_buf_ce1,
        md_buf_we1,
        md_buf_d1,
        md_buf_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] md_length_i;
output  [63:0] md_length_o;
output   md_length_o_ap_vld;
output  [2:0] md_state_address0;
output   md_state_ce0;
output   md_state_we0;
output  [63:0] md_state_d0;
input  [63:0] md_state_q0;
input  [63:0] md_curlen_i;
output  [63:0] md_curlen_o;
output   md_curlen_o_ap_vld;
output  [6:0] md_buf_address0;
output   md_buf_ce0;
output   md_buf_we0;
output  [7:0] md_buf_d0;
input  [7:0] md_buf_q0;
output  [6:0] md_buf_address1;
output   md_buf_ce1;
output   md_buf_we1;
output  [7:0] md_buf_d1;
input  [7:0] md_buf_q1;
output  [5:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [5:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [7:0] out_r_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] md_length_o;
reg md_length_o_ap_vld;
reg[2:0] md_state_address0;
reg md_state_ce0;
reg md_state_we0;
reg[63:0] md_curlen_o;
reg md_curlen_o_ap_vld;
reg[6:0] md_buf_address0;
reg md_buf_ce0;
reg md_buf_we0;
reg[7:0] md_buf_d0;
reg[6:0] md_buf_address1;
reg md_buf_ce1;
reg md_buf_we1;
reg[7:0] md_buf_d1;
reg[5:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[5:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[7:0] out_r_d1;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_fu_482_p2;
reg   [0:0] icmp_reg_896;
wire   [0:0] tmp_24_fu_522_p2;
reg   [0:0] tmp_24_reg_900;
wire    ap_CS_fsm_state2;
wire   [7:0] temp_index_6_fu_557_p2;
reg   [7:0] temp_index_6_reg_910;
wire    ap_CS_fsm_state4;
wire   [63:0] tmp_26_fu_563_p1;
reg   [63:0] tmp_26_reg_915;
wire   [0:0] exitcond1_fu_551_p2;
wire   [7:0] temp_index_7_fu_574_p2;
reg   [7:0] temp_index_7_reg_928;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_27_fu_580_p1;
reg   [63:0] tmp_27_reg_933;
wire   [0:0] exitcond2_fu_568_p2;
reg   [7:0] tmp_32_reg_946;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_28_fu_589_p2;
reg   [7:0] tmp_33_reg_951;
reg   [7:0] tmp_34_reg_956;
reg   [7:0] tmp_35_reg_961;
reg   [7:0] tmp_36_reg_966;
wire   [7:0] tmp_56_fu_678_p1;
reg   [7:0] tmp_56_reg_971;
wire   [7:0] temp_index_8_fu_688_p2;
reg   [7:0] temp_index_8_reg_979;
wire    ap_CS_fsm_state13;
wire   [63:0] tmp_37_fu_694_p1;
reg   [63:0] tmp_37_reg_984;
wire   [0:0] exitcond9_fu_682_p2;
wire   [7:0] temp_index_9_fu_705_p2;
reg   [7:0] temp_index_9_reg_997;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_38_fu_711_p1;
reg   [63:0] tmp_38_reg_1002;
wire   [0:0] exitcond8_fu_699_p2;
wire   [3:0] i_3_fu_722_p2;
reg   [3:0] i_3_reg_1015;
wire    ap_CS_fsm_state18;
wire   [0:0] exitcond_fu_716_p2;
wire   [2:0] tmp_57_fu_733_p1;
reg   [2:0] tmp_57_reg_1025;
wire   [5:0] tmp_42_fu_748_p3;
reg   [5:0] tmp_42_reg_1030;
wire    ap_CS_fsm_state19;
reg   [7:0] tmp_45_reg_1040;
reg   [7:0] tmp_46_reg_1045;
reg   [7:0] tmp_47_reg_1050;
reg   [7:0] tmp_48_reg_1055;
reg   [7:0] tmp_49_reg_1060;
wire   [7:0] tmp_58_fu_832_p1;
reg   [7:0] tmp_58_reg_1065;
reg   [6:0] temp_buf_address0;
reg    temp_buf_ce0;
reg    temp_buf_we0;
reg   [7:0] temp_buf_d0;
wire   [7:0] temp_buf_q0;
reg    temp_buf_ce1;
wire   [7:0] temp_buf_q1;
wire    grp_sha512_compress_128_fu_463_ap_start;
wire    grp_sha512_compress_128_fu_463_ap_done;
wire    grp_sha512_compress_128_fu_463_ap_idle;
wire    grp_sha512_compress_128_fu_463_ap_ready;
wire   [2:0] grp_sha512_compress_128_fu_463_md_state_address0;
wire    grp_sha512_compress_128_fu_463_md_state_ce0;
wire    grp_sha512_compress_128_fu_463_md_state_we0;
wire   [63:0] grp_sha512_compress_128_fu_463_md_state_d0;
wire   [6:0] grp_sha512_compress_128_fu_463_buf_r_address0;
wire    grp_sha512_compress_128_fu_463_buf_r_ce0;
wire   [6:0] grp_sha512_compress_128_fu_463_buf_r_address1;
wire    grp_sha512_compress_128_fu_463_buf_r_ce1;
reg   [7:0] temp_index_reg_408;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_54_fu_532_p3;
reg   [7:0] temp_index_1_reg_419;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
reg   [7:0] temp_index_2_reg_430;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
reg   [7:0] temp_index_3_reg_441;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
reg   [3:0] i_reg_452;
wire    ap_CS_fsm_state22;
reg    ap_reg_grp_sha512_compress_128_fu_463_ap_start;
wire   [6:0] md_buf_addr_9_gep_fu_163_p3;
wire   [6:0] md_buf_addr_12_gep_fu_209_p3;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [63:0] tmp_40_fu_728_p1;
wire   [63:0] tmp_43_fu_755_p1;
wire   [63:0] p_sum1_cast_fu_777_p1;
wire   [63:0] p_sum2_cast_fu_841_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] p_sum3_cast_fu_851_p1;
wire   [63:0] p_sum4_cast_fu_861_p1;
wire    ap_CS_fsm_state21;
wire   [63:0] p_sum5_cast_fu_871_p1;
wire   [63:0] p_sum6_cast_fu_881_p1;
wire   [63:0] p_sum7_cast_fu_891_p1;
wire   [63:0] tmp_22_fu_504_p2;
wire   [63:0] tmp_23_fu_511_p2;
wire   [63:0] tmp_27_cast_fu_546_p1;
wire   [63:0] tmp_31_cast_fu_601_p1;
wire   [56:0] tmp_fu_472_p4;
wire   [6:0] tmp_39_fu_488_p1;
wire   [9:0] tmp_s_fu_492_p3;
wire   [63:0] tmp_cast_fu_500_p1;
wire   [7:0] tmp_52_fu_518_p1;
wire   [7:0] tmp_53_fu_528_p1;
wire   [7:0] tmp_25_fu_540_p2;
wire   [7:0] tmp_55_fu_585_p1;
wire   [7:0] tmp_29_fu_595_p2;
wire   [5:0] p_sum1_fu_771_p2;
wire   [5:0] p_sum2_fu_836_p2;
wire   [5:0] p_sum3_fu_846_p2;
wire   [5:0] p_sum4_fu_856_p2;
wire   [5:0] p_sum5_fu_866_p2;
wire   [5:0] p_sum6_fu_876_p2;
wire   [5:0] p_sum7_fu_886_p2;
reg   [21:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 ap_reg_grp_sha512_compress_128_fu_463_ap_start = 1'b0;
end

sha512_update_32_hbi #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
temp_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_buf_address0),
    .ce0(temp_buf_ce0),
    .we0(temp_buf_we0),
    .d0(temp_buf_d0),
    .q0(temp_buf_q0),
    .address1(grp_sha512_compress_128_fu_463_buf_r_address1),
    .ce1(temp_buf_ce1),
    .q1(temp_buf_q1)
);

sha512_compress_128 grp_sha512_compress_128_fu_463(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha512_compress_128_fu_463_ap_start),
    .ap_done(grp_sha512_compress_128_fu_463_ap_done),
    .ap_idle(grp_sha512_compress_128_fu_463_ap_idle),
    .ap_ready(grp_sha512_compress_128_fu_463_ap_ready),
    .md_state_address0(grp_sha512_compress_128_fu_463_md_state_address0),
    .md_state_ce0(grp_sha512_compress_128_fu_463_md_state_ce0),
    .md_state_we0(grp_sha512_compress_128_fu_463_md_state_we0),
    .md_state_d0(grp_sha512_compress_128_fu_463_md_state_d0),
    .md_state_q0(md_state_q0),
    .buf_r_address0(grp_sha512_compress_128_fu_463_buf_r_address0),
    .buf_r_ce0(grp_sha512_compress_128_fu_463_buf_r_ce0),
    .buf_r_q0(temp_buf_q0),
    .buf_r_address1(grp_sha512_compress_128_fu_463_buf_r_address1),
    .buf_r_ce1(grp_sha512_compress_128_fu_463_buf_r_ce1),
    .buf_r_q1(temp_buf_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_sha512_compress_128_fu_463_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state4) & (exitcond1_fu_551_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (1'd1 == exitcond9_fu_682_p2)))) begin
            ap_reg_grp_sha512_compress_128_fu_463_ap_start <= 1'b1;
        end else if ((1'b1 == grp_sha512_compress_128_fu_463_ap_ready)) begin
            ap_reg_grp_sha512_compress_128_fu_463_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd1 == exitcond8_fu_699_p2))) begin
        i_reg_452 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_reg_452 <= i_3_reg_1015;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_index_1_reg_419 <= temp_index_7_reg_928;
    end else if (((1'b1 == ap_CS_fsm_state6) & (grp_sha512_compress_128_fu_463_ap_done == 1'b1))) begin
        temp_index_1_reg_419 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_index_2_reg_430 <= temp_index_8_reg_979;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_index_2_reg_430 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        temp_index_3_reg_441 <= temp_index_9_reg_997;
    end else if (((grp_sha512_compress_128_fu_463_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        temp_index_3_reg_441 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_54_fu_532_p3))) begin
        temp_index_reg_408 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_index_reg_408 <= temp_index_6_reg_910;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_reg_896 == 1'd1))) begin
        i_3_reg_1015 <= i_3_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_reg_896 <= icmp_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_index_6_reg_910 <= temp_index_6_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_24_reg_900 == 1'd1))) begin
        temp_index_7_reg_928 <= temp_index_7_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_index_8_reg_979 <= temp_index_8_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        temp_index_9_reg_997 <= temp_index_9_fu_705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_24_reg_900 <= tmp_24_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond1_fu_551_p2 == 1'd0))) begin
        tmp_26_reg_915[7 : 0] <= tmp_26_fu_563_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_24_reg_900 == 1'd1) & (1'd0 == exitcond2_fu_568_p2))) begin
        tmp_27_reg_933[7 : 0] <= tmp_27_fu_580_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_28_fu_589_p2))) begin
        tmp_32_reg_946 <= {{md_length_i[47:40]}};
        tmp_33_reg_951 <= {{md_length_i[39:32]}};
        tmp_34_reg_956 <= {{md_length_i[31:24]}};
        tmp_35_reg_961 <= {{md_length_i[23:16]}};
        tmp_36_reg_966 <= {{md_length_i[15:8]}};
        tmp_56_reg_971 <= tmp_56_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd0 == exitcond9_fu_682_p2))) begin
        tmp_37_reg_984[7 : 0] <= tmp_37_fu_694_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd0 == exitcond8_fu_699_p2))) begin
        tmp_38_reg_1002[7 : 0] <= tmp_38_fu_711_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_42_reg_1030[5 : 3] <= tmp_42_fu_748_p3[5 : 3];
        tmp_45_reg_1040 <= {{md_state_q0[47:40]}};
        tmp_46_reg_1045 <= {{md_state_q0[39:32]}};
        tmp_47_reg_1050 <= {{md_state_q0[31:24]}};
        tmp_48_reg_1055 <= {{md_state_q0[23:16]}};
        tmp_49_reg_1060 <= {{md_state_q0[15:8]}};
        tmp_58_reg_1065 <= tmp_58_fu_832_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_reg_896 == 1'd1) & (1'd0 == exitcond_fu_716_p2))) begin
        tmp_57_reg_1025 <= tmp_57_fu_733_p1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state18) & ((icmp_reg_896 == 1'd0) | (1'd1 == exitcond_fu_716_p2))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & ((icmp_reg_896 == 1'd0) | (1'd1 == exitcond_fu_716_p2)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        md_buf_address0 = 64'd127;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        md_buf_address0 = 64'd125;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        md_buf_address0 = 64'd123;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_28_fu_589_p2))) begin
        md_buf_address0 = 64'd120;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2))) begin
        md_buf_address0 = md_buf_addr_12_gep_fu_209_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        md_buf_address0 = tmp_27_reg_933;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        md_buf_address0 = tmp_26_fu_563_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        md_buf_address0 = md_buf_addr_9_gep_fu_163_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        md_buf_address0 = md_curlen_i;
    end else begin
        md_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        md_buf_address1 = tmp_38_reg_1002;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        md_buf_address1 = tmp_37_fu_694_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        md_buf_address1 = 64'd126;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        md_buf_address1 = 64'd124;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        md_buf_address1 = 64'd122;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        md_buf_address1 = 64'd121;
    end else begin
        md_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_28_fu_589_p2)) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2)) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        md_buf_ce0 = 1'b1;
    end else begin
        md_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        md_buf_ce1 = 1'b1;
    end else begin
        md_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        md_buf_d0 = tmp_56_reg_971;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        md_buf_d0 = tmp_35_reg_961;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        md_buf_d0 = tmp_33_reg_951;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_28_fu_589_p2))) begin
        md_buf_d0 = {{md_length_i[63:56]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        md_buf_d0 = temp_buf_q0;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2)))) begin
        md_buf_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        md_buf_d0 = 8'd128;
    end else begin
        md_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        md_buf_d1 = temp_buf_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        md_buf_d1 = tmp_36_reg_966;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        md_buf_d1 = tmp_34_reg_956;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        md_buf_d1 = tmp_32_reg_946;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        md_buf_d1 = {{md_length_i[55:48]}};
    end else begin
        md_buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_28_fu_589_p2)) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state3) & (1'd0 == tmp_54_fu_532_p3)) | ((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2)) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd1)))) begin
        md_buf_we0 = 1'b1;
    end else begin
        md_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_28_fu_589_p2)) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        md_buf_we1 = 1'b1;
    end else begin
        md_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2))) begin
        md_curlen_o = tmp_31_cast_fu_601_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_24_reg_900 == 1'd1) & (1'd1 == exitcond2_fu_568_p2))) begin
        md_curlen_o = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == tmp_54_fu_532_p3))) begin
        md_curlen_o = tmp_27_cast_fu_546_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd1))) begin
        md_curlen_o = tmp_23_fu_511_p2;
    end else begin
        md_curlen_o = md_curlen_i;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'd0 == tmp_54_fu_532_p3)) | ((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (tmp_24_reg_900 == 1'd1) & (1'd1 == exitcond2_fu_568_p2)))) begin
        md_curlen_o_ap_vld = 1'b1;
    end else begin
        md_curlen_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd1))) begin
        md_length_o = tmp_22_fu_504_p2;
    end else begin
        md_length_o = md_length_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd1))) begin
        md_length_o_ap_vld = 1'b1;
    end else begin
        md_length_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        md_state_address0 = tmp_40_fu_728_p1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15))) begin
        md_state_address0 = grp_sha512_compress_128_fu_463_md_state_address0;
    end else begin
        md_state_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        md_state_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15))) begin
        md_state_ce0 = grp_sha512_compress_128_fu_463_md_state_ce0;
    end else begin
        md_state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15))) begin
        md_state_we0 = grp_sha512_compress_128_fu_463_md_state_we0;
    end else begin
        md_state_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_r_address0 = p_sum6_cast_fu_881_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_r_address0 = p_sum4_cast_fu_861_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out_r_address0 = p_sum2_cast_fu_841_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_r_address0 = tmp_43_fu_755_p1;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_r_address1 = p_sum7_cast_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_r_address1 = p_sum5_cast_fu_871_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out_r_address1 = p_sum3_cast_fu_851_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_r_address1 = p_sum1_cast_fu_777_p1;
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_r_d0 = tmp_49_reg_1060;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_r_d0 = tmp_47_reg_1050;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out_r_d0 = tmp_45_reg_1040;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_r_d0 = {{md_state_q0[63:56]}};
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_r_d1 = tmp_58_reg_1065;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_r_d1 = tmp_48_reg_1055;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out_r_d1 = tmp_46_reg_1045;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_r_d1 = {{md_state_q0[55:48]}};
    end else begin
        out_r_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        temp_buf_address0 = tmp_38_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_buf_address0 = tmp_37_reg_984;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_buf_address0 = tmp_27_fu_580_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_buf_address0 = tmp_26_reg_915;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15))) begin
        temp_buf_address0 = grp_sha512_compress_128_fu_463_buf_r_address0;
    end else begin
        temp_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state14))) begin
        temp_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15))) begin
        temp_buf_ce0 = grp_sha512_compress_128_fu_463_buf_r_ce0;
    end else begin
        temp_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15))) begin
        temp_buf_ce1 = grp_sha512_compress_128_fu_463_buf_r_ce1;
    end else begin
        temp_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_buf_d0 = md_buf_q1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_buf_d0 = md_buf_q0;
    end else begin
        temp_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state14))) begin
        temp_buf_we0 = 1'b1;
    end else begin
        temp_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (icmp_fu_482_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_24_fu_522_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_54_fu_532_p3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond1_fu_551_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_sha512_compress_128_fu_463_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & ((1'd1 == exitcond2_fu_568_p2) | (tmp_24_reg_900 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_28_fu_589_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == exitcond9_fu_682_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_sha512_compress_128_fu_463_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'd1 == exitcond8_fu_699_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & ((icmp_reg_896 == 1'd0) | (1'd1 == exitcond_fu_716_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond1_fu_551_p2 = ((temp_index_reg_408 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond2_fu_568_p2 = ((temp_index_1_reg_419 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond8_fu_699_p2 = ((temp_index_3_reg_441 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond9_fu_682_p2 = ((temp_index_2_reg_430 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond_fu_716_p2 = ((i_reg_452 == 4'd8) ? 1'b1 : 1'b0);

assign grp_sha512_compress_128_fu_463_ap_start = ap_reg_grp_sha512_compress_128_fu_463_ap_start;

assign i_3_fu_722_p2 = (i_reg_452 + 4'd1);

assign icmp_fu_482_p2 = ((tmp_fu_472_p4 == 57'd0) ? 1'b1 : 1'b0);

assign md_buf_addr_12_gep_fu_209_p3 = md_curlen_i;

assign md_buf_addr_9_gep_fu_163_p3 = md_curlen_i;

assign md_state_d0 = grp_sha512_compress_128_fu_463_md_state_d0;

assign p_sum1_cast_fu_777_p1 = p_sum1_fu_771_p2;

assign p_sum1_fu_771_p2 = (tmp_42_fu_748_p3 | 6'd1);

assign p_sum2_cast_fu_841_p1 = p_sum2_fu_836_p2;

assign p_sum2_fu_836_p2 = (tmp_42_reg_1030 | 6'd2);

assign p_sum3_cast_fu_851_p1 = p_sum3_fu_846_p2;

assign p_sum3_fu_846_p2 = (tmp_42_reg_1030 | 6'd3);

assign p_sum4_cast_fu_861_p1 = p_sum4_fu_856_p2;

assign p_sum4_fu_856_p2 = (tmp_42_reg_1030 | 6'd4);

assign p_sum5_cast_fu_871_p1 = p_sum5_fu_866_p2;

assign p_sum5_fu_866_p2 = (tmp_42_reg_1030 | 6'd5);

assign p_sum6_cast_fu_881_p1 = p_sum6_fu_876_p2;

assign p_sum6_fu_876_p2 = (tmp_42_reg_1030 | 6'd6);

assign p_sum7_cast_fu_891_p1 = p_sum7_fu_886_p2;

assign p_sum7_fu_886_p2 = (tmp_42_reg_1030 | 6'd7);

assign temp_index_6_fu_557_p2 = (temp_index_reg_408 + 8'd1);

assign temp_index_7_fu_574_p2 = (temp_index_1_reg_419 + 8'd1);

assign temp_index_8_fu_688_p2 = (temp_index_2_reg_430 + 8'd1);

assign temp_index_9_fu_705_p2 = (temp_index_3_reg_441 + 8'd1);

assign tmp_22_fu_504_p2 = (md_length_i + tmp_cast_fu_500_p1);

assign tmp_23_fu_511_p2 = (64'd1 + md_curlen_i);

assign tmp_24_fu_522_p2 = ((tmp_52_fu_518_p1 > 8'd112) ? 1'b1 : 1'b0);

assign tmp_25_fu_540_p2 = (tmp_53_fu_528_p1 + 8'd1);

assign tmp_26_fu_563_p1 = temp_index_reg_408;

assign tmp_27_cast_fu_546_p1 = tmp_25_fu_540_p2;

assign tmp_27_fu_580_p1 = temp_index_1_reg_419;

assign tmp_28_fu_589_p2 = ((tmp_55_fu_585_p1 < 8'd120) ? 1'b1 : 1'b0);

assign tmp_29_fu_595_p2 = (tmp_55_fu_585_p1 + 8'd1);

assign tmp_31_cast_fu_601_p1 = tmp_29_fu_595_p2;

assign tmp_37_fu_694_p1 = temp_index_2_reg_430;

assign tmp_38_fu_711_p1 = temp_index_3_reg_441;

assign tmp_39_fu_488_p1 = md_curlen_i[6:0];

assign tmp_40_fu_728_p1 = i_reg_452;

assign tmp_42_fu_748_p3 = {{tmp_57_reg_1025}, {3'd0}};

assign tmp_43_fu_755_p1 = tmp_42_fu_748_p3;

assign tmp_52_fu_518_p1 = md_curlen_i[7:0];

assign tmp_53_fu_528_p1 = md_curlen_i[7:0];

assign tmp_54_fu_532_p3 = md_curlen_i[32'd7];

assign tmp_55_fu_585_p1 = md_curlen_i[7:0];

assign tmp_56_fu_678_p1 = md_length_i[7:0];

assign tmp_57_fu_733_p1 = i_reg_452[2:0];

assign tmp_58_fu_832_p1 = md_state_q0[7:0];

assign tmp_cast_fu_500_p1 = tmp_s_fu_492_p3;

assign tmp_fu_472_p4 = {{md_curlen_i[63:7]}};

assign tmp_s_fu_492_p3 = {{tmp_39_fu_488_p1}, {3'd0}};

always @ (posedge ap_clk) begin
    tmp_26_reg_915[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_27_reg_933[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_37_reg_984[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_38_reg_1002[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_42_reg_1030[2:0] <= 3'b000;
end

endmodule //sha512_final
