# Makefile for compiling and linking C code
# Variables for compiler and flags
CC = gcc
CFLAGS = -Wall -g -std=c99
# Variables for filenames
TARGET = main
SOURCE = main.c
OBJECTS = $(patsubst %.c, %.o, $(SOURCE))
# Default rule
all: $(TARGET)
# Rule for compiling and linking
$(TARGET): $(OBJECTS)
	$(CC) $(CFLAGS) -o $@ $^
# Rule for compiling object files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@
# Clean rule
.PHONY: clean
clean:
	rm -f $(OBJECTS) $(TARGET)