ARM GAS  /tmp/cctgBnCT.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2s.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_I2S1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_I2S1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_I2S1_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/i2s.c"
   1:Core/Src/i2s.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2s.c **** /**
   3:Core/Src/i2s.c ****   ******************************************************************************
   4:Core/Src/i2s.c ****   * @file    i2s.c
   5:Core/Src/i2s.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2s.c ****   *          of the I2S instances.
   7:Core/Src/i2s.c ****   ******************************************************************************
   8:Core/Src/i2s.c ****   * @attention
   9:Core/Src/i2s.c ****   *
  10:Core/Src/i2s.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/i2s.c ****   * All rights reserved.
  12:Core/Src/i2s.c ****   *
  13:Core/Src/i2s.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2s.c ****   * in the root directory of this software component.
  15:Core/Src/i2s.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2s.c ****   *
  17:Core/Src/i2s.c ****   ******************************************************************************
  18:Core/Src/i2s.c ****   */
  19:Core/Src/i2s.c **** /* USER CODE END Header */
  20:Core/Src/i2s.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2s.c **** #include "i2s.h"
  22:Core/Src/i2s.c **** 
  23:Core/Src/i2s.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2s.c **** 
  25:Core/Src/i2s.c **** /* USER CODE END 0 */
  26:Core/Src/i2s.c **** 
  27:Core/Src/i2s.c **** I2S_HandleTypeDef hi2s1;
  28:Core/Src/i2s.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/i2s.c **** 
  30:Core/Src/i2s.c **** /* I2S1 init function */
ARM GAS  /tmp/cctgBnCT.s 			page 2


  31:Core/Src/i2s.c **** void MX_I2S1_Init(void)
  32:Core/Src/i2s.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  33:Core/Src/i2s.c **** 
  34:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S1_Init 0 */
  35:Core/Src/i2s.c **** 
  36:Core/Src/i2s.c ****   /* USER CODE END I2S1_Init 0 */
  37:Core/Src/i2s.c **** 
  38:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S1_Init 1 */
  39:Core/Src/i2s.c **** 
  40:Core/Src/i2s.c ****   /* USER CODE END I2S1_Init 1 */
  41:Core/Src/i2s.c ****   hi2s1.Instance = SPI1;
  38              		.loc 1 41 3 view .LVU1
  39              		.loc 1 41 18 is_stmt 0 view .LVU2
  40 0002 0C48     		ldr	r0, .L5
  41 0004 0C4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  42:Core/Src/i2s.c ****   hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
  43              		.loc 1 42 3 is_stmt 1 view .LVU3
  44              		.loc 1 42 19 is_stmt 0 view .LVU4
  45 0008 4FF44073 		mov	r3, #768
  46 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/i2s.c ****   hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
  47              		.loc 1 43 3 is_stmt 1 view .LVU5
  48              		.loc 1 43 23 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/i2s.c ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
  51              		.loc 1 44 3 is_stmt 1 view .LVU7
  52              		.loc 1 44 25 is_stmt 0 view .LVU8
  53 0012 0322     		movs	r2, #3
  54 0014 C260     		str	r2, [r0, #12]
  45:Core/Src/i2s.c ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU9
  56              		.loc 1 45 25 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
  46:Core/Src/i2s.c ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
  58              		.loc 1 46 3 is_stmt 1 view .LVU11
  59              		.loc 1 46 24 is_stmt 0 view .LVU12
  60 0018 4FF47A52 		mov	r2, #16000
  61 001c 4261     		str	r2, [r0, #20]
  47:Core/Src/i2s.c ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
  62              		.loc 1 47 3 is_stmt 1 view .LVU13
  63              		.loc 1 47 19 is_stmt 0 view .LVU14
  64 001e 8361     		str	r3, [r0, #24]
  48:Core/Src/i2s.c ****   hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
  65              		.loc 1 48 3 is_stmt 1 view .LVU15
  66              		.loc 1 48 26 is_stmt 0 view .LVU16
  67 0020 C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cctgBnCT.s 			page 3


  49:Core/Src/i2s.c ****   hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU17
  69              		.loc 1 49 29 is_stmt 0 view .LVU18
  70 0022 0362     		str	r3, [r0, #32]
  50:Core/Src/i2s.c ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
  71              		.loc 1 50 3 is_stmt 1 view .LVU19
  72              		.loc 1 50 7 is_stmt 0 view .LVU20
  73 0024 FFF7FEFF 		bl	HAL_I2S_Init
  74              	.LVL0:
  75              		.loc 1 50 6 view .LVU21
  76 0028 00B9     		cbnz	r0, .L4
  77              	.L1:
  51:Core/Src/i2s.c ****   {
  52:Core/Src/i2s.c ****     Error_Handler();
  53:Core/Src/i2s.c ****   }
  54:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S1_Init 2 */
  55:Core/Src/i2s.c **** 
  56:Core/Src/i2s.c ****   /* USER CODE END I2S1_Init 2 */
  57:Core/Src/i2s.c **** 
  58:Core/Src/i2s.c **** }
  78              		.loc 1 58 1 view .LVU22
  79 002a 08BD     		pop	{r3, pc}
  80              	.L4:
  52:Core/Src/i2s.c ****   }
  81              		.loc 1 52 5 is_stmt 1 view .LVU23
  82 002c FFF7FEFF 		bl	Error_Handler
  83              	.LVL1:
  84              		.loc 1 58 1 is_stmt 0 view .LVU24
  85 0030 FBE7     		b	.L1
  86              	.L6:
  87 0032 00BF     		.align	2
  88              	.L5:
  89 0034 00000000 		.word	hi2s1
  90 0038 00300140 		.word	1073819648
  91              		.cfi_endproc
  92              	.LFE134:
  94              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_I2S_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	HAL_I2S_MspInit:
 103              	.LVL2:
 104              	.LFB135:
  59:Core/Src/i2s.c **** 
  60:Core/Src/i2s.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
  61:Core/Src/i2s.c **** {
 105              		.loc 1 61 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 120
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 61 1 is_stmt 0 view .LVU26
 110 0000 30B5     		push	{r4, r5, lr}
 111              	.LCFI1:
 112              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/cctgBnCT.s 			page 4


 113              		.cfi_offset 4, -12
 114              		.cfi_offset 5, -8
 115              		.cfi_offset 14, -4
 116 0002 9FB0     		sub	sp, sp, #124
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 136
 119 0004 0446     		mov	r4, r0
  62:Core/Src/i2s.c **** 
  63:Core/Src/i2s.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 63 3 is_stmt 1 view .LVU27
 121              		.loc 1 63 20 is_stmt 0 view .LVU28
 122 0006 0021     		movs	r1, #0
 123 0008 1991     		str	r1, [sp, #100]
 124 000a 1A91     		str	r1, [sp, #104]
 125 000c 1B91     		str	r1, [sp, #108]
 126 000e 1C91     		str	r1, [sp, #112]
 127 0010 1D91     		str	r1, [sp, #116]
  64:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 128              		.loc 1 64 3 is_stmt 1 view .LVU29
 129              		.loc 1 64 28 is_stmt 0 view .LVU30
 130 0012 5C22     		movs	r2, #92
 131 0014 02A8     		add	r0, sp, #8
 132              	.LVL3:
 133              		.loc 1 64 28 view .LVU31
 134 0016 FFF7FEFF 		bl	memset
 135              	.LVL4:
  65:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI1)
 136              		.loc 1 65 3 is_stmt 1 view .LVU32
 137              		.loc 1 65 15 is_stmt 0 view .LVU33
 138 001a 2268     		ldr	r2, [r4]
 139              		.loc 1 65 5 view .LVU34
 140 001c 2F4B     		ldr	r3, .L15
 141 001e 9A42     		cmp	r2, r3
 142 0020 01D0     		beq	.L12
 143              	.L7:
  66:Core/Src/i2s.c ****   {
  67:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  68:Core/Src/i2s.c **** 
  69:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspInit 0 */
  70:Core/Src/i2s.c **** 
  71:Core/Src/i2s.c ****   /** Initializes the peripherals clock
  72:Core/Src/i2s.c ****   */
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB2;
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
  75:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
  76:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
  77:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  78:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
  79:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
  80:Core/Src/i2s.c ****     PeriphClkInitStruct.I2sApb2ClockSelection = RCC_I2SAPB2CLKSOURCE_PLLI2S;
  81:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  82:Core/Src/i2s.c ****     {
  83:Core/Src/i2s.c ****       Error_Handler();
  84:Core/Src/i2s.c ****     }
  85:Core/Src/i2s.c **** 
  86:Core/Src/i2s.c ****     /* I2S1 clock enable */
  87:Core/Src/i2s.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
ARM GAS  /tmp/cctgBnCT.s 			page 5


  88:Core/Src/i2s.c **** 
  89:Core/Src/i2s.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  90:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
  91:Core/Src/i2s.c ****     PA4     ------> I2S1_WS
  92:Core/Src/i2s.c ****     PA5     ------> I2S1_CK
  93:Core/Src/i2s.c ****     PA7     ------> I2S1_SD
  94:Core/Src/i2s.c ****     */
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  96:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  97:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 100:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 101:Core/Src/i2s.c **** 
 102:Core/Src/i2s.c ****     /* I2S1 DMA Init */
 103:Core/Src/i2s.c ****     /* SPI1_RX Init */
 104:Core/Src/i2s.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
 105:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 106:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 107:Core/Src/i2s.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 108:Core/Src/i2s.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 109:Core/Src/i2s.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 110:Core/Src/i2s.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 111:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 112:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 113:Core/Src/i2s.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 114:Core/Src/i2s.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 115:Core/Src/i2s.c ****     {
 116:Core/Src/i2s.c ****       Error_Handler();
 117:Core/Src/i2s.c ****     }
 118:Core/Src/i2s.c **** 
 119:Core/Src/i2s.c ****     __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi1_rx);
 120:Core/Src/i2s.c **** 
 121:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 122:Core/Src/i2s.c **** 
 123:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspInit 1 */
 124:Core/Src/i2s.c ****   }
 125:Core/Src/i2s.c **** }
 144              		.loc 1 125 1 view .LVU35
 145 0022 1FB0     		add	sp, sp, #124
 146              	.LCFI3:
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 12
 149              		@ sp needed
 150 0024 30BD     		pop	{r4, r5, pc}
 151              	.LVL5:
 152              	.L12:
 153              	.LCFI4:
 154              		.cfi_restore_state
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 155              		.loc 1 73 5 is_stmt 1 view .LVU36
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 156              		.loc 1 73 46 is_stmt 0 view .LVU37
 157 0026 0223     		movs	r3, #2
 158 0028 0293     		str	r3, [sp, #8]
  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 159              		.loc 1 74 5 is_stmt 1 view .LVU38
ARM GAS  /tmp/cctgBnCT.s 			page 6


  74:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 160              		.loc 1 74 40 is_stmt 0 view .LVU39
 161 002a 3222     		movs	r2, #50
 162 002c 0492     		str	r2, [sp, #16]
  75:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 163              		.loc 1 75 5 is_stmt 1 view .LVU40
  75:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 164              		.loc 1 75 40 is_stmt 0 view .LVU41
 165 002e 0593     		str	r3, [sp, #20]
  76:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 166              		.loc 1 76 5 is_stmt 1 view .LVU42
  76:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 167              		.loc 1 76 40 is_stmt 0 view .LVU43
 168 0030 0422     		movs	r2, #4
 169 0032 0392     		str	r2, [sp, #12]
  77:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 170              		.loc 1 77 5 is_stmt 1 view .LVU44
  77:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 171              		.loc 1 77 40 is_stmt 0 view .LVU45
 172 0034 0793     		str	r3, [sp, #28]
  78:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 173              		.loc 1 78 5 is_stmt 1 view .LVU46
  78:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 174              		.loc 1 78 40 is_stmt 0 view .LVU47
 175 0036 0693     		str	r3, [sp, #24]
  79:Core/Src/i2s.c ****     PeriphClkInitStruct.I2sApb2ClockSelection = RCC_I2SAPB2CLKSOURCE_PLLI2S;
 176              		.loc 1 79 5 is_stmt 1 view .LVU48
  79:Core/Src/i2s.c ****     PeriphClkInitStruct.I2sApb2ClockSelection = RCC_I2SAPB2CLKSOURCE_PLLI2S;
 177              		.loc 1 79 36 is_stmt 0 view .LVU49
 178 0038 0123     		movs	r3, #1
 179 003a 0C93     		str	r3, [sp, #48]
  80:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 180              		.loc 1 80 5 is_stmt 1 view .LVU50
  80:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 181              		.loc 1 80 47 is_stmt 0 view .LVU51
 182 003c 0023     		movs	r3, #0
 183 003e 1193     		str	r3, [sp, #68]
  81:Core/Src/i2s.c ****     {
 184              		.loc 1 81 5 is_stmt 1 view .LVU52
  81:Core/Src/i2s.c ****     {
 185              		.loc 1 81 9 is_stmt 0 view .LVU53
 186 0040 02A8     		add	r0, sp, #8
 187 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 188              	.LVL6:
  81:Core/Src/i2s.c ****     {
 189              		.loc 1 81 8 view .LVU54
 190 0046 0028     		cmp	r0, #0
 191 0048 41D1     		bne	.L13
 192              	.L9:
  87:Core/Src/i2s.c **** 
 193              		.loc 1 87 5 is_stmt 1 view .LVU55
 194              	.LBB2:
  87:Core/Src/i2s.c **** 
 195              		.loc 1 87 5 view .LVU56
 196 004a 0025     		movs	r5, #0
 197 004c 0095     		str	r5, [sp]
  87:Core/Src/i2s.c **** 
ARM GAS  /tmp/cctgBnCT.s 			page 7


 198              		.loc 1 87 5 view .LVU57
 199 004e 244B     		ldr	r3, .L15+4
 200 0050 5A6C     		ldr	r2, [r3, #68]
 201 0052 42F48052 		orr	r2, r2, #4096
 202 0056 5A64     		str	r2, [r3, #68]
  87:Core/Src/i2s.c **** 
 203              		.loc 1 87 5 view .LVU58
 204 0058 5A6C     		ldr	r2, [r3, #68]
 205 005a 02F48052 		and	r2, r2, #4096
 206 005e 0092     		str	r2, [sp]
  87:Core/Src/i2s.c **** 
 207              		.loc 1 87 5 view .LVU59
 208 0060 009A     		ldr	r2, [sp]
 209              	.LBE2:
  87:Core/Src/i2s.c **** 
 210              		.loc 1 87 5 view .LVU60
  89:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 211              		.loc 1 89 5 view .LVU61
 212              	.LBB3:
  89:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 213              		.loc 1 89 5 view .LVU62
 214 0062 0195     		str	r5, [sp, #4]
  89:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 215              		.loc 1 89 5 view .LVU63
 216 0064 1A6B     		ldr	r2, [r3, #48]
 217 0066 42F00102 		orr	r2, r2, #1
 218 006a 1A63     		str	r2, [r3, #48]
  89:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 219              		.loc 1 89 5 view .LVU64
 220 006c 1B6B     		ldr	r3, [r3, #48]
 221 006e 03F00103 		and	r3, r3, #1
 222 0072 0193     		str	r3, [sp, #4]
  89:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 223              		.loc 1 89 5 view .LVU65
 224 0074 019B     		ldr	r3, [sp, #4]
 225              	.LBE3:
  89:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 226              		.loc 1 89 5 view .LVU66
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227              		.loc 1 95 5 view .LVU67
  95:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 228              		.loc 1 95 25 is_stmt 0 view .LVU68
 229 0076 B023     		movs	r3, #176
 230 0078 1993     		str	r3, [sp, #100]
  96:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 96 5 is_stmt 1 view .LVU69
  96:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 96 26 is_stmt 0 view .LVU70
 233 007a 0223     		movs	r3, #2
 234 007c 1A93     		str	r3, [sp, #104]
  97:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 235              		.loc 1 97 5 is_stmt 1 view .LVU71
  97:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 236              		.loc 1 97 26 is_stmt 0 view .LVU72
 237 007e 1B95     		str	r5, [sp, #108]
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 238              		.loc 1 98 5 is_stmt 1 view .LVU73
ARM GAS  /tmp/cctgBnCT.s 			page 8


  98:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 239              		.loc 1 98 27 is_stmt 0 view .LVU74
 240 0080 0323     		movs	r3, #3
 241 0082 1C93     		str	r3, [sp, #112]
  99:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 242              		.loc 1 99 5 is_stmt 1 view .LVU75
  99:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 243              		.loc 1 99 31 is_stmt 0 view .LVU76
 244 0084 0523     		movs	r3, #5
 245 0086 1D93     		str	r3, [sp, #116]
 100:Core/Src/i2s.c **** 
 246              		.loc 1 100 5 is_stmt 1 view .LVU77
 247 0088 19A9     		add	r1, sp, #100
 248 008a 1648     		ldr	r0, .L15+8
 249 008c FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL7:
 104:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 251              		.loc 1 104 5 view .LVU78
 104:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 252              		.loc 1 104 27 is_stmt 0 view .LVU79
 253 0090 1548     		ldr	r0, .L15+12
 254 0092 164B     		ldr	r3, .L15+16
 255 0094 0360     		str	r3, [r0]
 105:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 256              		.loc 1 105 5 is_stmt 1 view .LVU80
 105:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 257              		.loc 1 105 31 is_stmt 0 view .LVU81
 258 0096 4FF0C063 		mov	r3, #100663296
 259 009a 4360     		str	r3, [r0, #4]
 106:Core/Src/i2s.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 260              		.loc 1 106 5 is_stmt 1 view .LVU82
 106:Core/Src/i2s.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 261              		.loc 1 106 33 is_stmt 0 view .LVU83
 262 009c 8560     		str	r5, [r0, #8]
 107:Core/Src/i2s.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 263              		.loc 1 107 5 is_stmt 1 view .LVU84
 107:Core/Src/i2s.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 264              		.loc 1 107 33 is_stmt 0 view .LVU85
 265 009e C560     		str	r5, [r0, #12]
 108:Core/Src/i2s.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 266              		.loc 1 108 5 is_stmt 1 view .LVU86
 108:Core/Src/i2s.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 267              		.loc 1 108 30 is_stmt 0 view .LVU87
 268 00a0 4FF48063 		mov	r3, #1024
 269 00a4 0361     		str	r3, [r0, #16]
 109:Core/Src/i2s.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 270              		.loc 1 109 5 is_stmt 1 view .LVU88
 109:Core/Src/i2s.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 271              		.loc 1 109 43 is_stmt 0 view .LVU89
 272 00a6 4FF48053 		mov	r3, #4096
 273 00aa 4361     		str	r3, [r0, #20]
 110:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 274              		.loc 1 110 5 is_stmt 1 view .LVU90
 110:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 275              		.loc 1 110 40 is_stmt 0 view .LVU91
 276 00ac 4FF48043 		mov	r3, #16384
 277 00b0 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cctgBnCT.s 			page 9


 111:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 278              		.loc 1 111 5 is_stmt 1 view .LVU92
 111:Core/Src/i2s.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 279              		.loc 1 111 28 is_stmt 0 view .LVU93
 280 00b2 4FF48073 		mov	r3, #256
 281 00b6 C361     		str	r3, [r0, #28]
 112:Core/Src/i2s.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 282              		.loc 1 112 5 is_stmt 1 view .LVU94
 112:Core/Src/i2s.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 283              		.loc 1 112 32 is_stmt 0 view .LVU95
 284 00b8 4FF40033 		mov	r3, #131072
 285 00bc 0362     		str	r3, [r0, #32]
 113:Core/Src/i2s.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 286              		.loc 1 113 5 is_stmt 1 view .LVU96
 113:Core/Src/i2s.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 287              		.loc 1 113 32 is_stmt 0 view .LVU97
 288 00be 4562     		str	r5, [r0, #36]
 114:Core/Src/i2s.c ****     {
 289              		.loc 1 114 5 is_stmt 1 view .LVU98
 114:Core/Src/i2s.c ****     {
 290              		.loc 1 114 9 is_stmt 0 view .LVU99
 291 00c0 FFF7FEFF 		bl	HAL_DMA_Init
 292              	.LVL8:
 114:Core/Src/i2s.c ****     {
 293              		.loc 1 114 8 view .LVU100
 294 00c4 30B9     		cbnz	r0, .L14
 295              	.L10:
 119:Core/Src/i2s.c **** 
 296              		.loc 1 119 5 is_stmt 1 view .LVU101
 119:Core/Src/i2s.c **** 
 297              		.loc 1 119 5 view .LVU102
 298 00c6 084B     		ldr	r3, .L15+12
 299 00c8 E363     		str	r3, [r4, #60]
 119:Core/Src/i2s.c **** 
 300              		.loc 1 119 5 view .LVU103
 301 00ca 9C63     		str	r4, [r3, #56]
 119:Core/Src/i2s.c **** 
 302              		.loc 1 119 5 view .LVU104
 303              		.loc 1 125 1 is_stmt 0 view .LVU105
 304 00cc A9E7     		b	.L7
 305              	.L13:
  83:Core/Src/i2s.c ****     }
 306              		.loc 1 83 7 is_stmt 1 view .LVU106
 307 00ce FFF7FEFF 		bl	Error_Handler
 308              	.LVL9:
 309 00d2 BAE7     		b	.L9
 310              	.L14:
 116:Core/Src/i2s.c ****     }
 311              		.loc 1 116 7 view .LVU107
 312 00d4 FFF7FEFF 		bl	Error_Handler
 313              	.LVL10:
 314 00d8 F5E7     		b	.L10
 315              	.L16:
 316 00da 00BF     		.align	2
 317              	.L15:
 318 00dc 00300140 		.word	1073819648
 319 00e0 00380240 		.word	1073887232
ARM GAS  /tmp/cctgBnCT.s 			page 10


 320 00e4 00000240 		.word	1073872896
 321 00e8 00000000 		.word	hdma_spi1_rx
 322 00ec 10640240 		.word	1073898512
 323              		.cfi_endproc
 324              	.LFE135:
 326              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 327              		.align	1
 328              		.global	HAL_I2S_MspDeInit
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 332              		.fpu fpv4-sp-d16
 334              	HAL_I2S_MspDeInit:
 335              	.LVL11:
 336              	.LFB136:
 126:Core/Src/i2s.c **** 
 127:Core/Src/i2s.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
 128:Core/Src/i2s.c **** {
 337              		.loc 1 128 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 129:Core/Src/i2s.c **** 
 130:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI1)
 341              		.loc 1 130 3 view .LVU109
 342              		.loc 1 130 15 is_stmt 0 view .LVU110
 343 0000 0268     		ldr	r2, [r0]
 344              		.loc 1 130 5 view .LVU111
 345 0002 094B     		ldr	r3, .L24
 346 0004 9A42     		cmp	r2, r3
 347 0006 00D0     		beq	.L23
 348 0008 7047     		bx	lr
 349              	.L23:
 128:Core/Src/i2s.c **** 
 350              		.loc 1 128 1 view .LVU112
 351 000a 10B5     		push	{r4, lr}
 352              	.LCFI5:
 353              		.cfi_def_cfa_offset 8
 354              		.cfi_offset 4, -8
 355              		.cfi_offset 14, -4
 356 000c 0446     		mov	r4, r0
 131:Core/Src/i2s.c ****   {
 132:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 133:Core/Src/i2s.c **** 
 134:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 135:Core/Src/i2s.c ****     /* Peripheral clock disable */
 136:Core/Src/i2s.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 357              		.loc 1 136 5 is_stmt 1 view .LVU113
 358 000e 074A     		ldr	r2, .L24+4
 359 0010 536C     		ldr	r3, [r2, #68]
 360 0012 23F48053 		bic	r3, r3, #4096
 361 0016 5364     		str	r3, [r2, #68]
 137:Core/Src/i2s.c **** 
 138:Core/Src/i2s.c ****     /**I2S1 GPIO Configuration
 139:Core/Src/i2s.c ****     PA4     ------> I2S1_WS
 140:Core/Src/i2s.c ****     PA5     ------> I2S1_CK
 141:Core/Src/i2s.c ****     PA7     ------> I2S1_SD
ARM GAS  /tmp/cctgBnCT.s 			page 11


 142:Core/Src/i2s.c ****     */
 143:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 362              		.loc 1 143 5 view .LVU114
 363 0018 B021     		movs	r1, #176
 364 001a 0548     		ldr	r0, .L24+8
 365              	.LVL12:
 366              		.loc 1 143 5 is_stmt 0 view .LVU115
 367 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 368              	.LVL13:
 144:Core/Src/i2s.c **** 
 145:Core/Src/i2s.c ****     /* I2S1 DMA DeInit */
 146:Core/Src/i2s.c ****     HAL_DMA_DeInit(i2sHandle->hdmarx);
 369              		.loc 1 146 5 is_stmt 1 view .LVU116
 370 0020 E06B     		ldr	r0, [r4, #60]
 371 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 372              	.LVL14:
 147:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 148:Core/Src/i2s.c **** 
 149:Core/Src/i2s.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 150:Core/Src/i2s.c ****   }
 151:Core/Src/i2s.c **** }
 373              		.loc 1 151 1 is_stmt 0 view .LVU117
 374 0026 10BD     		pop	{r4, pc}
 375              	.LVL15:
 376              	.L25:
 377              		.loc 1 151 1 view .LVU118
 378              		.align	2
 379              	.L24:
 380 0028 00300140 		.word	1073819648
 381 002c 00380240 		.word	1073887232
 382 0030 00000240 		.word	1073872896
 383              		.cfi_endproc
 384              	.LFE136:
 386              		.comm	hdma_spi1_rx,96,4
 387              		.comm	hi2s1,72,4
 388              		.text
 389              	.Letext0:
 390              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 391              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 392              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 393              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 394              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 395              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 396              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 397              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 398              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 399              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 400              		.file 12 "Core/Inc/i2s.h"
 401              		.file 13 "Core/Inc/main.h"
 402              		.file 14 "<built-in>"
ARM GAS  /tmp/cctgBnCT.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2s.c
     /tmp/cctgBnCT.s:18     .text.MX_I2S1_Init:0000000000000000 $t
     /tmp/cctgBnCT.s:26     .text.MX_I2S1_Init:0000000000000000 MX_I2S1_Init
     /tmp/cctgBnCT.s:89     .text.MX_I2S1_Init:0000000000000034 $d
                            *COM*:0000000000000048 hi2s1
     /tmp/cctgBnCT.s:95     .text.HAL_I2S_MspInit:0000000000000000 $t
     /tmp/cctgBnCT.s:102    .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
     /tmp/cctgBnCT.s:318    .text.HAL_I2S_MspInit:00000000000000dc $d
                            *COM*:0000000000000060 hdma_spi1_rx
     /tmp/cctgBnCT.s:327    .text.HAL_I2S_MspDeInit:0000000000000000 $t
     /tmp/cctgBnCT.s:334    .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
     /tmp/cctgBnCT.s:380    .text.HAL_I2S_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_I2S_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
