$date
  Tue May 24 10:21:36 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tipot_tb $end
$var reg 1 ! rst $end
$var reg 1 " d $end
$var reg 1 # q $end
$var reg 1 $ clk $end
$scope module uut $end
$var reg 1 % rst $end
$var reg 1 & d $end
$var reg 1 ' q $end
$var reg 1 ( clk $end
$var reg 1 ) internalq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
U'
U(
U)
#10000000
1"
1#
1$
1&
1'
1(
1)
#20000000
0"
0$
0&
0(
#30000000
1"
1$
1&
1(
#40000000
0"
0$
0&
0(
#50000000
1!
0#
1$
1%
0'
1(
0)
#80000000
