Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 20 18:19:07 2019
| Host         : vlad-putin running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file Top_level_control_sets_placed.rpt
| Design       : Top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     14 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              50 |           14 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             218 |           51 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   |                             |                2 |              4 |
|  clk_IBUF_BUFG | uart/rx_mod/s_next                | reset_IBUF                  |                2 |              8 |
|  clk_IBUF_BUFG | uart/tx_mod/s_next                | reset_IBUF                  |                2 |              8 |
|  clk_IBUF_BUFG |                                   | uart/br_g/ciclos[7]_i_1_n_0 |                4 |             14 |
|  clk_IBUF_BUFG | uart/int_tx/i[7]_i_1_n_0          | reset_IBUF                  |                3 |             16 |
|  clk_IBUF_BUFG | uart/int_tx/out[7]_i_1_n_0        | reset_IBUF                  |                8 |             16 |
|  clk_IBUF_BUFG | uart/rx_mod/b_next                | reset_IBUF                  |                2 |             16 |
|  clk_IBUF_BUFG | uart/tx_mod/b_next_0              | reset_IBUF                  |                2 |             16 |
|  clk_IBUF_BUFG | uart/int_rx/ena                   | reset_IBUF                  |                3 |             22 |
|  clk_IBUF_BUFG | uart/int_tx/aux_Count[11]_i_1_n_0 | reset_IBUF                  |                7 |             24 |
|  clk_IBUF_BUFG | uart/int_tx/div                   | reset_IBUF                  |                6 |             28 |
|  clk_IBUF_BUFG | uart/int_tx/aux[15]_i_1_n_0       | reset_IBUF                  |               10 |             32 |
|  clk_IBUF_BUFG | Program_memory/E[0]               | reset_IBUF                  |                6 |             32 |
|  clk_IBUF_BUFG |                                   | reset_IBUF                  |               14 |             50 |
+----------------+-----------------------------------+-----------------------------+------------------+----------------+


