{
    "code": "```verilog\nmodule TopModule (\n    input wire a,  // 1-bit input\n    input wire b,  // 1-bit input\n    input wire c,  // 1-bit input\n    input wire d,  // 1-bit input\n    output wire out // 1-bit output\n);\n\n    assign out = (~c & ~d) | (~c & ~a & ~b) | (c & ~d & b) | (c & d);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}