$date
	Mon Nov 03 15:46:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ring_counter4bit_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ q [3:0] $end
$var wire 4 % count [3:0] $end
$scope module df1 $end
$var wire 1 & D $end
$var wire 1 " clk $end
$var wire 1 ' in $end
$var wire 1 # reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module df2 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 * in $end
$var wire 1 # reset $end
$var reg 1 + Q $end
$upscope $end
$scope module df3 $end
$var wire 1 , D $end
$var wire 1 " clk $end
$var wire 1 - in $end
$var wire 1 # reset $end
$var reg 1 . Q $end
$upscope $end
$scope module df4 $end
$var wire 1 / D $end
$var wire 1 " clk $end
$var wire 1 0 in $end
$var wire 1 # reset $end
$var reg 1 1 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x1
00
x/
x.
0-
x,
x+
0*
x)
x(
1'
x&
bx %
bx $
x#
0"
bx !
$end
#5000
1"
#10000
0&
0/
0,
1)
b10 $
01
0.
0+
b1 !
b1 %
1(
0"
1#
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
0#
#65000
1,
0)
b100 $
1+
b10 !
b10 %
0(
1"
#70000
0"
#75000
0,
1/
b1000 $
0+
b100 !
b100 %
1.
1"
#80000
0"
#85000
1&
0/
b1 $
11
b1000 !
b1000 %
0.
1"
#90000
0"
#95000
1)
0&
b10 $
1(
b1 !
b1 %
01
1"
#100000
0"
#105000
1,
0)
b100 $
1+
b10 !
b10 %
0(
1"
#110000
1)
0,
b10 $
1(
b1 !
b1 %
0+
0"
1#
