---
title: "Logic Design Lab Final Project Proposal"
author: 106033233 資工大四 周聖諺(Sheng-Yen Chou)
date: "2022-04-15"
CJKmainfont: "Microsoft JhengHei"
CJKoptions: AutoFakeBold
subject: "Logic Design Lab Final Project Proposal"
keywords: [Markdown, Pandoc]
titlepage: true, 
titlepage-text-color: "FFFFFF" 
titlepage-rule-color: "360049" 
titlepage-rule-height: 0 
titlepage-background: "background.pdf"
toc-own-page: true
footer-left: false
---

# Logic Design Lab Final Project Proposal

106033233 資工大四 周聖諺(Sheng-Yen Chou)

---

Make a simple 32-bits MIPS CPU like ahegazy/mips-cpu, including basic instructions ADD, SUB, Compare, and Jump... 



## Reference

RISC-V
- [liangkangnan / tinyriscv_vivado](https://gitee.com/liangkangnan/tinyriscv_vivado)
- [从零开始写RISC-V处理器](https://liangkangnan.gitee.io/2020/04/29/%E4%BB%8E%E9%9B%B6%E5%BC%80%E5%A7%8B%E5%86%99RISC-V%E5%A4%84%E7%90%86%E5%99%A8/)
- [liangkangnan / deep_in_riscv_debug](https://gitee.com/liangkangnan/deep_in_riscv_debug)
- [深入浅出RISC-V调试](https://liangkangnan.gitee.io/2020/03/21/%E6%B7%B1%E5%85%A5%E6%B5%85%E5%87%BARISC-V%E8%B0%83%E8%AF%95/)
- [splinedrive/kianRiscV](https://github.com/splinedrive/kianRiscV)

- [darklife/darkriscv](https://github.com/darklife/darkriscv)
  
- [liuqidev/8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)

MIPS
- [ahegazy/mips-cpu](https://github.com/ahegazy/mips-cpu)
- [jmahler/mips-cpu](https://github.com/jmahler/mips-cpu)
- [单周期cpu设计代码解读](https://www.cnblogs.com/hesse-summer/p/10940775.html)
- [單週期CPU設計(Verilog) - 台部落](https://www.twblogs.net/a/5e4eb9b6bd9eee101e836364)

