Project Information                                 c:\booksoft\chap9\ball.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 06/30/2001 12:15:08

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


BALL


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

ball      EPF10K20RC240-4  3      21     0    0         0  %    181      15 %

User Pins:                 3      21     0  



Project Information                                 c:\booksoft\chap9\ball.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'PB1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PB2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Warning: Node 'Flex_switch_1' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_2' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_3' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_4' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_5' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_6' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_7' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'Flex_switch_8' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem


Project Information                                 c:\booksoft\chap9\ball.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

ball@238                          Blue
ball@91                           Clock
ball@41          ---------        Flex_switch_1
ball@40          ---------        Flex_switch_2
ball@39          ---------        Flex_switch_3
ball@38          ---------        Flex_switch_4
ball@36          ---------        Flex_switch_5
ball@35          ---------        Flex_switch_6
ball@34          ---------        Flex_switch_7
ball@33          ---------        Flex_switch_8
ball@237                          Green
ball@240                          Horiz_sync
ball@17                           LSB_a
ball@18                           LSB_b
ball@19                           LSB_c
ball@20                           LSB_d
ball@25                           LSB_dp
ball@21                           LSB_e
ball@23                           LSB_f
ball@24                           LSB_g
ball@6                            MSB_a
ball@7                            MSB_b
ball@8                            MSB_c
ball@9                            MSB_d
ball@14                           MSB_dp
ball@11                           MSB_e
ball@12                           MSB_f
ball@13                           MSB_g
ball@28                           PB1
ball@29                           PB2
ball@236                          Red
ball@239                          Vert_sync


Project Information                                 c:\booksoft\chap9\ball.rpt

** FILE HIERARCHY **



|lpm_add_sub:356|
|lpm_add_sub:356|addcore:adder|
|lpm_add_sub:356|altshift:result_ext_latency_ffs|
|lpm_add_sub:356|altshift:carry_ext_latency_ffs|
|lpm_add_sub:356|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:430|
|lpm_add_sub:430|addcore:adder|
|lpm_add_sub:430|altshift:result_ext_latency_ffs|
|lpm_add_sub:430|altshift:carry_ext_latency_ffs|
|lpm_add_sub:430|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:547|
|lpm_add_sub:547|addcore:adder|
|lpm_add_sub:547|altshift:result_ext_latency_ffs|
|lpm_add_sub:547|altshift:carry_ext_latency_ffs|
|lpm_add_sub:547|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:622|
|lpm_add_sub:622|addcore:adder|
|lpm_add_sub:622|altshift:result_ext_latency_ffs|
|lpm_add_sub:622|altshift:carry_ext_latency_ffs|
|lpm_add_sub:622|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:861|
|lpm_add_sub:861|addcore:adder|
|lpm_add_sub:861|altshift:result_ext_latency_ffs|
|lpm_add_sub:861|altshift:carry_ext_latency_ffs|
|lpm_add_sub:861|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:997|
|lpm_add_sub:997|addcore:adder|
|lpm_add_sub:997|altshift:result_ext_latency_ffs|
|lpm_add_sub:997|altshift:carry_ext_latency_ffs|
|lpm_add_sub:997|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1157|
|lpm_add_sub:1157|addcore:adder|
|lpm_add_sub:1157|altshift:result_ext_latency_ffs|
|lpm_add_sub:1157|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1157|altshift:oflow_ext_latency_ffs|
|vga_sync:SYNC|
|vga_sync:SYNC|lpm_add_sub:323|
|vga_sync:SYNC|lpm_add_sub:323|addcore:adder|
|vga_sync:SYNC|lpm_add_sub:323|altshift:result_ext_latency_ffs|
|vga_sync:SYNC|lpm_add_sub:323|altshift:carry_ext_latency_ffs|
|vga_sync:SYNC|lpm_add_sub:323|altshift:oflow_ext_latency_ffs|
|vga_sync:SYNC|lpm_add_sub:731|
|vga_sync:SYNC|lpm_add_sub:731|addcore:adder|
|vga_sync:SYNC|lpm_add_sub:731|altshift:result_ext_latency_ffs|
|vga_sync:SYNC|lpm_add_sub:731|altshift:carry_ext_latency_ffs|
|vga_sync:SYNC|lpm_add_sub:731|altshift:oflow_ext_latency_ffs|
|dec_7seg:MSD|
|dec_7seg:LSD|


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

***** Logic for device 'ball' compiled without errors.




Device: EPF10K20RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                H                                                                                                                        
                o V                                                                                                                      
                r e       R R R   R R R R R R R   R R R R R R R   R R R       R R R R   R R R R R R R   R R R R R R R   R R R R R R R R  
                i r       E E E   E E E E E E E   E E E E E E E   E E E       E E E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                z t       S S S G S S S S S S S V S S S S S S S G S S S G G G S S S S V S S S S S S S G S S S S S S S V S S S S S S S S  
                _ _   G   E E E N E E E E E E E C E E E E E E E N E E E N N N E E E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                s s B r   R R R D R R R R R R R C R R R R R R R D R R R D D D R R R R C R R R R R R R D R R R R R R R C R R R R R R R R  
                y y l e R V V V I V V V V V V V I V V V V V V V I V V V I I I V V V V I V V V V V V V I V V V V V V V I V V V V V V V V  
                n n u e e E E E N E E E E E E E N E E E E E E E N E E E N N N E E E E N E E E E E E E N E E E E E E E N E E E E E E E E  
                c c e n d D D D T D D D D D D D T D D D D D D D T D D D T T T D D D D T D D D D D D D T D D D D D D D T D D D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
     MSB_a |  6                                                                                                                         175 | RESERVED 
     MSB_b |  7                                                                                                                         174 | RESERVED 
     MSB_c |  8                                                                                                                         173 | RESERVED 
     MSB_d |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
     MSB_e | 11                                                                                                                         170 | VCCINT 
     MSB_f | 12                                                                                                                         169 | RESERVED 
     MSB_g | 13                                                                                                                         168 | RESERVED 
    MSB_dp | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
     LSB_a | 17                                                                                                                         164 | RESERVED 
     LSB_b | 18                                                                                                                         163 | RESERVED 
     LSB_c | 19                                                                                                                         162 | RESERVED 
     LSB_d | 20                                                                                                                         161 | RESERVED 
     LSB_e | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
     LSB_f | 23                                                                                                                         158 | RESERVED 
     LSB_g | 24                                                                                                                         157 | RESERVED 
    LSB_dp | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
       PB1 | 28                                                                                                                         153 | RESERVED 
       PB2 | 29                                                                                                                         152 | RESERVED 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K20RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | RESERVED 
  RESERVED | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  RESERVED | 38                                                                                                                         143 | RESERVED 
  RESERVED | 39                                                                                                                         142 | RESERVED 
  RESERVED | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | RESERVED 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V G C G G R R V R R R R R R R G R R R R R R R V R R R R R R R R  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C N l N N E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C D o D D S S C S S S S S S S D S S S S S S S C S S S S S S S S  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I I c I I E E I E E E E E E E I E E E E E E E I E E E E E E E E  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N N k N N R R N R R R R R R R N R R R R R R R N R R R R R R R R  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T T   T T V V T V V V V V V V T V V V V V V V T V V V V V V V V  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E           E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D           D D   D D D D D D D   D D D D D D D   D D D D D D D D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A3       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       7/22( 31%)   
A5       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       7/22( 31%)   
B1       8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2       4/22( 18%)   
B2       8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2       5/22( 22%)   
B4       7/ 8( 87%)   1/ 8( 12%)   6/ 8( 75%)    0/2    0/2       4/22( 18%)   
B6       7/ 8( 87%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      13/22( 59%)   
B7       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       4/22( 18%)   
B10      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2       4/22( 18%)   
D1       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      15/22( 68%)   
D2       8/ 8(100%)   4/ 8( 50%)   3/ 8( 37%)    0/2    0/2       6/22( 27%)   
D3       8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       4/22( 18%)   
D4       8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2       4/22( 18%)   
D5       8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    1/2    0/2       6/22( 27%)   
D7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
D9       3/ 8( 37%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   
D11      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      12/22( 54%)   
D12      7/ 8( 87%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
D24      7/ 8( 87%)   3/ 8( 37%)   0/ 8(  0%)    1/2    0/2      10/22( 45%)   
F13      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
F14      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       2/22(  9%)   
F19      4/ 8( 50%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       2/22(  9%)   
F20      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
F21      7/ 8( 87%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       6/22( 27%)   
F23      4/ 8( 50%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       5/22( 22%)   
F24      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       9/22( 40%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 1/6      ( 16%)
Total I/O pins used:                            23/183    ( 12%)
Total logic cells used:                        181/1152   ( 15%)
Total embedded cells used:                       0/48     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.44/4    ( 86%)
Total fan-in:                                 624/4608    ( 13%)

Total input pins required:                       3
Total input I/O cell registers required:         0
Total output pins required:                     21
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    181
Total flipflops required:                       69
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        20/1152   (  1%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16/0  
 B:      8   8   0   7   0   7   7   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     45/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      8   8   8   8   8   0   8   0   3   0   8   7   0   0   0   0   0   0   0   0   0   0   0   0   7     73/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   0   0   0   0   4   8   7   0   4   8     47/0  

Total:  16  16  16  15  16   7  15   0   3   8   8   7   0   8   8   0   0   0   0   4   8   7   0   4  15    181/0  



Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  Clock
  28      -     -    C    --      INPUT                0    0    0    0  PB1
  29      -     -    C    --      INPUT                0    0    0    0  PB2


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 238      -     -    -    24     OUTPUT                0    1    0    0  Blue
 237      -     -    -    24     OUTPUT                0    1    0    0  Green
 240      -     -    A    --     OUTPUT                0    1    0    0  Horiz_sync
  17      -     -    B    --     OUTPUT                0    1    0    0  LSB_a
  18      -     -    B    --     OUTPUT                0    1    0    0  LSB_b
  19      -     -    B    --     OUTPUT                0    1    0    0  LSB_c
  20      -     -    B    --     OUTPUT                0    1    0    0  LSB_d
  25      -     -    C    --     OUTPUT                0    0    0    0  LSB_dp
  21      -     -    B    --     OUTPUT                0    1    0    0  LSB_e
  23      -     -    C    --     OUTPUT                0    1    0    0  LSB_f
  24      -     -    C    --     OUTPUT                0    1    0    0  LSB_g
   6      -     -    A    --     OUTPUT                0    1    0    0  MSB_a
   7      -     -    A    --     OUTPUT                0    1    0    0  MSB_b
   8      -     -    A    --     OUTPUT                0    1    0    0  MSB_c
   9      -     -    A    --     OUTPUT                0    1    0    0  MSB_d
  14      -     -    B    --     OUTPUT                0    0    0    0  MSB_dp
  11      -     -    A    --     OUTPUT                0    1    0    0  MSB_e
  12      -     -    A    --     OUTPUT                0    1    0    0  MSB_f
  13      -     -    B    --     OUTPUT                0    1    0    0  MSB_g
 236      -     -    -    23     OUTPUT                0    1    0    0  Red
 239      -     -    A    --     OUTPUT                0    1    0    0  Vert_sync


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      6     -    B    07        OR2        !       0    4    0    2  |dec_7seg:LSD|:492
   -      2     -    B    04       AND2                0    4    0    2  |dec_7seg:LSD|:528
   -      4     -    B    04        OR2        !       0    4    1    0  |dec_7seg:LSD|:543
   -      5     -    B    04        OR2        !       0    4    1    0  |dec_7seg:LSD|:591
   -      6     -    B    04        OR2        !       0    4    1    0  |dec_7seg:LSD|:639
   -      7     -    B    07        OR2    s           0    4    0    1  |dec_7seg:LSD|~687~1
   -      1     -    B    07        OR2    s           0    4    0    1  |dec_7seg:LSD|~687~2
   -      6     -    B    06        OR2        !       0    4    1    0  |dec_7seg:LSD|:687
   -      8     -    B    04        OR2        !       0    4    1    0  |dec_7seg:LSD|:735
   -      4     -    B    07        OR2    s           0    4    0    2  |dec_7seg:LSD|~771~1
   -      1     -    B    04        OR2        !       0    4    1    0  |dec_7seg:LSD|:783
   -      3     -    B    07        OR2        !       0    4    0    1  |dec_7seg:LSD|:815
   -      5     -    B    07        OR2    s           0    3    0    2  |dec_7seg:LSD|~825~1
   -      2     -    B    07       AND2        !       0    4    0    1  |dec_7seg:LSD|:825
   -      3     -    B    06        OR2        !       0    4    1    0  |dec_7seg:LSD|:833
   -      4     -    D    02       AND2    s   !       0    2    0    1  |dec_7seg:MSD|~396~1
   -      5     -    A    05        OR2        !       0    4    0    1  |dec_7seg:MSD|:425
   -      2     -    A    03        OR2        !       0    4    0    3  |dec_7seg:MSD|:492
   -      7     -    A    05        OR2        !       0    3    0    1  |dec_7seg:MSD|:509
   -      1     -    A    05       AND2                0    4    0    4  |dec_7seg:MSD|:528
   -      2     -    D    02        OR2        !       0    4    0    5  |dec_7seg:MSD|:540
   -      3     -    A    05        OR2        !       0    4    1    0  |dec_7seg:MSD|:543
   -      4     -    A    05        OR2        !       0    4    1    0  |dec_7seg:MSD|:591
   -      6     -    A    05        OR2    s           0    4    0    1  |dec_7seg:MSD|~630~1
   -      8     -    D    02        OR2        !       0    4    1    0  |dec_7seg:MSD|:639
   -      7     -    A    03        OR2    s           0    4    0    1  |dec_7seg:MSD|~687~1
   -      8     -    A    03        OR2    s           0    3    0    1  |dec_7seg:MSD|~687~2
   -      6     -    A    03        OR2        !       0    4    1    0  |dec_7seg:MSD|:687
   -      6     -    D    02        OR2        !       0    4    1    0  |dec_7seg:MSD|:735
   -      4     -    A    03        OR2    s           0    4    0    2  |dec_7seg:MSD|~771~1
   -      2     -    A    05        OR2        !       0    4    0    1  |dec_7seg:MSD|:771
   -      8     -    A    05        OR2        !       0    4    1    0  |dec_7seg:MSD|:783
   -      3     -    A    03        OR2        !       0    4    0    1  |dec_7seg:MSD|:815
   -      2     -    D    09        OR2    s           0    3    0    4  |dec_7seg:MSD|~825~1
   -      5     -    A    03       AND2        !       0    4    0    1  |dec_7seg:MSD|:825
   -      1     -    A    03        OR2        !       0    3    1    0  |dec_7seg:MSD|:833
   -      8     -    F    13        OR2        !       0    3    0    1  |LPM_ADD_SUB:356|addcore:adder|:99
   -      3     -    D    11       AND2                0    3    0    4  |LPM_ADD_SUB:547|addcore:adder|:99
   -      8     -    D    11       AND2                0    3    0    1  |LPM_ADD_SUB:547|addcore:adder|:107
   -      1     -    D    11       AND2                0    4    0    1  |LPM_ADD_SUB:547|addcore:adder|:111
   -      2     -    D    05        OR2                0    3    0    1  |LPM_ADD_SUB:547|addcore:adder|:127
   -      6     -    D    11        OR2                0    3    0    1  |LPM_ADD_SUB:547|addcore:adder|:129
   -      7     -    D    02       AND2                0    2    0    4  |LPM_ADD_SUB:622|addcore:adder|:99
   -      8     -    D    01       AND2                0    3    0    1  |LPM_ADD_SUB:622|addcore:adder|:107
   -      5     -    D    02       AND2                0    4    0    1  |LPM_ADD_SUB:622|addcore:adder|:111
   -      6     -    D    01        OR2                0    3    0    1  |LPM_ADD_SUB:622|addcore:adder|:129
   -      5     -    B    10        OR2                0    4    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry1
   -      3     -    B    10        OR2                0    3    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry2
   -      6     -    B    02        OR2                0    3    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry3
   -      4     -    B    02        OR2                0    3    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry4
   -      4     -    B    06        OR2                0    3    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry5
   -      8     -    B    06        OR2                0    3    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry6
   -      4     -    B    01        OR2                0    3    0    2  |LPM_ADD_SUB:1157|addcore:adder|pcarry7
   -      5     -    B    01        OR2                0    3    0    1  |LPM_ADD_SUB:1157|addcore:adder|pcarry8
   -      1     -    F    19        OR2        !       0    2    0    5  |vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:79
   -      2     -    F    21        OR2        !       0    3    0    4  |vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:87
   -      1     -    F    14       AND2                0    3    0    3  |vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:95
   -      6     -    F    14       AND2                0    3    0    2  |vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:103
   -      1     -    D    03       AND2                0    2    0    1  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:79
   -      2     -    D    03       AND2                0    3    0    1  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:83
   -      6     -    D    03       AND2                0    4    0    3  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:87
   -      7     -    D    05       AND2                0    2    0    1  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:91
   -      6     -    D    05       AND2                0    3    0    4  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:95
   -      6     -    D    04       AND2                0    2    0    1  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:99
   -      4     -    D    04       AND2                0    3    0    1  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:103
   -      8     -    D    04       AND2                0    4    0    1  |vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:107
   -      2     -    D    24       DFFE   +            0    2    1    0  |vga_sync:SYNC|:5
   -      1     -    D    24       DFFE   +            0    4    1    0  |vga_sync:SYNC|:7
   -      8     -    D    24       DFFE   +            0    4    1    0  |vga_sync:SYNC|:9
   -      2     -    F    20       DFFE   +            0    1    1    0  |vga_sync:SYNC|:11
   -      1     -    D    12       DFFE   +            0    1    1   20  |vga_sync:SYNC|:13
   -      3     -    D    24       DFFE   +            0    2    0    2  |vga_sync:SYNC|:15
   -      3     -    D    12       DFFE   +            0    3    0    3  |vga_sync:SYNC|:17
   -      5     -    D    11       DFFE   +            0    3    0    4  |vga_sync:SYNC|:19
   -      5     -    D    12       DFFE   +            0    3    0    5  |vga_sync:SYNC|:21
   -      8     -    D    05       DFFE   +            0    3    0    3  |vga_sync:SYNC|:23
   -      4     -    D    05       DFFE   +            0    3    0    4  |vga_sync:SYNC|:25
   -      1     -    D    05       DFFE   +            0    3    0    5  |vga_sync:SYNC|:27
   -      4     -    D    07       DFFE   +            0    3    0    2  |vga_sync:SYNC|:29
   -      3     -    D    07       DFFE   +            0    3    0    2  |vga_sync:SYNC|:31
   -      2     -    D    07       DFFE   +            0    3    0    2  |vga_sync:SYNC|:33
   -      4     -    F    23       DFFE   +            0    3    0    1  |vga_sync:SYNC|:35
   -      3     -    F    23       DFFE   +            0    3    0    1  |vga_sync:SYNC|:37
   -      3     -    F    24       AND2    s           0    3    0    1  |vga_sync:SYNC|~39~1
   -      8     -    F    24       DFFE   +            0    3    0    2  |vga_sync:SYNC|:39
   -      6     -    F    24       DFFE   +            0    2    0    2  |vga_sync:SYNC|:41
   -      5     -    F    13       DFFE   +            0    2    0    2  |vga_sync:SYNC|:43
   -      6     -    F    13       DFFE   +            0    2    0    2  |vga_sync:SYNC|:45
   -      4     -    F    13       DFFE   +            0    2    0    2  |vga_sync:SYNC|:47
   -      2     -    F    13       DFFE   +            0    2    0    1  |vga_sync:SYNC|:49
   -      3     -    F    13       DFFE   +            0    2    0    1  |vga_sync:SYNC|:51
   -      2     -    F    19       DFFE   +            0    2    0    1  |vga_sync:SYNC|:53
   -      5     -    F    14       DFFE   +            0    3    0    8  |vga_sync:SYNC|h_count9 (|vga_sync:SYNC|:55)
   -      7     -    F    14       DFFE   +            0    2    0    9  |vga_sync:SYNC|h_count8 (|vga_sync:SYNC|:56)
   -      3     -    F    14       DFFE   +            0    3    0    9  |vga_sync:SYNC|h_count7 (|vga_sync:SYNC|:57)
   -      8     -    F    14       DFFE   +            0    2    0    7  |vga_sync:SYNC|h_count6 (|vga_sync:SYNC|:58)
   -      4     -    F    14       DFFE   +            0    3    0    6  |vga_sync:SYNC|h_count5 (|vga_sync:SYNC|:59)
   -      2     -    F    14       DFFE   +            0    2    0    8  |vga_sync:SYNC|h_count4 (|vga_sync:SYNC|:60)
   -      3     -    F    21       DFFE   +            0    3    0    6  |vga_sync:SYNC|h_count3 (|vga_sync:SYNC|:61)
   -      4     -    F    21       DFFE   +            0    2    0    6  |vga_sync:SYNC|h_count2 (|vga_sync:SYNC|:62)
   -      3     -    F    19       DFFE   +            0    2    0    2  |vga_sync:SYNC|h_count1 (|vga_sync:SYNC|:63)
   -      4     -    F    19       DFFE   +            0    0    0    3  |vga_sync:SYNC|h_count0 (|vga_sync:SYNC|:64)
   -      8     -    F    20       DFFE   +            0    4    0    1  |vga_sync:SYNC|horiz_sync (|vga_sync:SYNC|:65)
   -      7     -    D    04       DFFE   +            0    3    0   13  |vga_sync:SYNC|v_count9 (|vga_sync:SYNC|:66)
   -      1     -    D    04       DFFE   +            0    3    0    4  |vga_sync:SYNC|v_count8 (|vga_sync:SYNC|:67)
   -      3     -    D    04       DFFE   +            0    3    0    5  |vga_sync:SYNC|v_count7 (|vga_sync:SYNC|:68)
   -      5     -    D    04       DFFE   +            0    3    0    6  |vga_sync:SYNC|v_count6 (|vga_sync:SYNC|:69)
   -      3     -    D    05       DFFE   +            0    3    0    4  |vga_sync:SYNC|v_count5 (|vga_sync:SYNC|:70)
   -      5     -    D    05       DFFE   +            0    3    0    5  |vga_sync:SYNC|v_count4 (|vga_sync:SYNC|:71)
   -      5     -    D    03       DFFE   +            0    3    0    4  |vga_sync:SYNC|v_count3 (|vga_sync:SYNC|:72)
   -      4     -    D    03       DFFE   +            0    3    0    5  |vga_sync:SYNC|v_count2 (|vga_sync:SYNC|:73)
   -      8     -    D    03       DFFE   +            0    3    0    5  |vga_sync:SYNC|v_count1 (|vga_sync:SYNC|:74)
   -      7     -    D    03       DFFE   +            0    2    0    6  |vga_sync:SYNC|v_count0 (|vga_sync:SYNC|:75)
   -      6     -    D    12       DFFE   +            0    4    0    1  |vga_sync:SYNC|vert_sync (|vga_sync:SYNC|:76)
   -      7     -    F    24       DFFE   +            0    3    0    2  |vga_sync:SYNC|video_on_h (|vga_sync:SYNC|:77)
   -      8     -    D    12       DFFE   +            0    2    0    2  |vga_sync:SYNC|video_on_v (|vga_sync:SYNC|:78)
   -      6     -    F    20        OR2    s           0    2    0    2  |vga_sync:SYNC|~262~1
   -      5     -    F    24        OR2    s           0    4    0    1  |vga_sync:SYNC|~262~2
   -      2     -    F    24        OR2        !       0    3    0    9  |vga_sync:SYNC|:262
   -      7     -    F    20        OR2    s           0    4    0    1  |vga_sync:SYNC|~427~1
   -      4     -    F    20        OR2                0    4    0    1  |vga_sync:SYNC|:490
   -      2     -    D    12        OR2    s           0    4    0    1  |vga_sync:SYNC|~555~1
   -      4     -    D    12       AND2                0    4    0    1  |vga_sync:SYNC|:555
   -      3     -    F    20        OR2                0    4    0    1  |vga_sync:SYNC|:613
   -      5     -    F    21        OR2    s           0    3    0    1  |vga_sync:SYNC|~631~1
   -      1     -    F    20        OR2                0    4    0    1  |vga_sync:SYNC|:631
   -      1     -    F    21       AND2                0    2    0    2  |vga_sync:SYNC|:643
   -      5     -    F    20        OR2        !       0    4    0   10  |vga_sync:SYNC|:659
   -      6     -    F    21        OR2    s   !       0    3    0    1  |vga_sync:SYNC|~670~1
   -      2     -    F    23        OR2    s   !       0    3    0    2  |vga_sync:SYNC|~670~2
   -      8     -    F    21        OR2        !       0    3    0   10  |vga_sync:SYNC|:670
   -      3     -    D    03        OR2    s           0    4    0    1  |vga_sync:SYNC|~967~1
   -      4     -    F    24        OR2        !       0    3    0    7  |vga_sync:SYNC|:996
   -      2     -    D    04       AND2                0    4    0   12  |vga_sync:SYNC|:1170
   -      5     -    D    24       AND2                0    2    0    2  |vga_sync:SYNC|:1421
   -      7     -    B    01       DFFE                0    3    0   12  Ball_Y_pos9 (:77)
   -      2     -    B    01       DFFE                0    3    0    6  Ball_Y_pos8 (:78)
   -      6     -    B    01       DFFE                0    3    0   19  Ball_Y_pos7 (:79)
   -      1     -    B    06       DFFE                0    3    0   20  Ball_Y_pos6 (:80)
   -      3     -    B    02       DFFE                0    3    0   18  Ball_Y_pos5 (:81)
   -      2     -    B    02       DFFE                0    3    0   16  Ball_Y_pos4 (:82)
   -      1     -    B    02       DFFE                0    3    0   19  Ball_Y_pos3 (:83)
   -      2     -    B    10       DFFE                0    3    0   15  Ball_Y_pos2 (:84)
   -      4     -    B    10       DFFE                0    4    0   15  Ball_Y_pos1 (:85)
   -      1     -    B    10       DFFE                0    2    0   15  Ball_Y_pos0 (:86)
   -      3     -    B    01       DFFE                0    4    0    1  Ball_Y_motion9 (:88)
   -      1     -    B    01       DFFE                0    4    0    2  Ball_Y_motion8 (:89)
   -      8     -    B    01       DFFE                0    4    0    2  Ball_Y_motion7 (:90)
   -      5     -    B    06       DFFE                0    4    0    2  Ball_Y_motion6 (:91)
   -      5     -    B    02       DFFE                0    4    0    2  Ball_Y_motion5 (:92)
   -      7     -    B    02       DFFE                0    4    0    2  Ball_Y_motion4 (:93)
   -      8     -    B    02       DFFE                0    4    0    2  Ball_Y_motion3 (:94)
   -      7     -    B    10       DFFE                0    4    0    2  Ball_Y_motion2 (:95)
   -      6     -    B    10       DFFE                0    4    0    2  Ball_Y_motion1 (:96)
   -      8     -    B    10       DFFE                0    4    0    3  Ball_Y_motion0 (:97)
   -      1     -    F    24        OR2                0    3    0    1  :467
   -      1     -    F    13        OR2                0    4    0    1  :477
   -      7     -    F    13        OR2                0    3    0    1  :492
   -      4     -    D    24        OR2                0    4    0    2  :550
   -      2     -    D    11        OR2                0    4    0    1  :558
   -      7     -    D    11        OR2                0    3    0    1  :563
   -      4     -    D    11        OR2                0    4    0    1  :568
   -      8     -    D    09        OR2                0    3    0    1  :573
   -      1     -    D    09        OR2                0    4    0    1  :578
   -      1     -    D    07        OR2                0    3    0    1  :583
   -      6     -    D    07        OR2                0    3    0    1  :588
   -      5     -    D    07        OR2                0    4    0    1  :593
   -      6     -    D    24        OR2                0    4    0    2  :646
   -      2     -    D    01        OR2                0    4    0    1  :654
   -      7     -    D    01        OR2                0    3    0    1  :659
   -      5     -    D    01        OR2                0    4    0    1  :664
   -      4     -    D    01        OR2                0    4    0    1  :669
   -      3     -    D    01        OR2                0    4    0    1  :674
   -      1     -    D    01        OR2                0    3    0    1  :679
   -      8     -    D    07        OR2                0    3    0    1  :684
   -      7     -    D    07        OR2                0    4    0    1  :689
   -      1     -    F    23        OR2    s           0    4    0    2  ~697~1
   -      1     -    D    02        OR2        !       0    4    0   10  :872
   -      3     -    D    02       AND2        !       0    2    0    3  :892
   -      2     -    B    06        OR2                0    4    0   10  :944
   -      3     -    B    04        OR2                0    3    0    3  :974


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       8/ 96(  8%)     7/ 48( 14%)     1/ 48(  2%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
B:       9/ 96(  9%)    18/ 48( 37%)     0/ 48(  0%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
C:       2/ 96(  2%)     0/ 48(  0%)     0/ 48(  0%)    2/16( 12%)      3/16( 18%)     0/16(  0%)
D:      10/ 96( 10%)    33/ 48( 68%)     2/ 48(  4%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       2/ 96(  2%)     0/ 48(  0%)    21/ 48( 43%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
24:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       49         Clock
DFF         21         |vga_sync:SYNC|:13


Device-Specific Information:                        c:\booksoft\chap9\ball.rpt
ball

** EQUATIONS **

Clock    : INPUT;
PB1      : INPUT;
PB2      : INPUT;

-- Node name is ':97' = 'Ball_Y_motion0' 
-- Equation name is 'Ball_Y_motion0', location is LC8_B10, type is buried.
Ball_Y_motion0 = DFFE( _EQ001,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ001 =  Ball_Y_motion0 & !Ball_Y_pos9 &  _LC1_D2 &  _LC2_B6;

-- Node name is ':96' = 'Ball_Y_motion1' 
-- Equation name is 'Ball_Y_motion1', location is LC6_B10, type is buried.
Ball_Y_motion1 = DFFE( _EQ002,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ002 =  Ball_Y_motion1
         #  Ball_Y_pos9
         # !_LC1_D2
         # !_LC2_B6;

-- Node name is ':95' = 'Ball_Y_motion2' 
-- Equation name is 'Ball_Y_motion2', location is LC7_B10, type is buried.
Ball_Y_motion2 = DFFE( _EQ003,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ003 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion2 &  _LC2_B6;

-- Node name is ':94' = 'Ball_Y_motion3' 
-- Equation name is 'Ball_Y_motion3', location is LC8_B2, type is buried.
Ball_Y_motion3 = DFFE( _EQ004,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ004 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion3 &  _LC2_B6;

-- Node name is ':93' = 'Ball_Y_motion4' 
-- Equation name is 'Ball_Y_motion4', location is LC7_B2, type is buried.
Ball_Y_motion4 = DFFE( _EQ005,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ005 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion4 &  _LC2_B6;

-- Node name is ':92' = 'Ball_Y_motion5' 
-- Equation name is 'Ball_Y_motion5', location is LC5_B2, type is buried.
Ball_Y_motion5 = DFFE( _EQ006,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ006 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion5 &  _LC2_B6;

-- Node name is ':91' = 'Ball_Y_motion6' 
-- Equation name is 'Ball_Y_motion6', location is LC5_B6, type is buried.
Ball_Y_motion6 = DFFE( _EQ007,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ007 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion6 &  _LC2_B6;

-- Node name is ':90' = 'Ball_Y_motion7' 
-- Equation name is 'Ball_Y_motion7', location is LC8_B1, type is buried.
Ball_Y_motion7 = DFFE( _EQ008,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ008 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion7 &  _LC2_B6;

-- Node name is ':89' = 'Ball_Y_motion8' 
-- Equation name is 'Ball_Y_motion8', location is LC1_B1, type is buried.
Ball_Y_motion8 = DFFE( _EQ009,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ009 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion8 &  _LC2_B6;

-- Node name is ':88' = 'Ball_Y_motion9' 
-- Equation name is 'Ball_Y_motion9', location is LC3_B1, type is buried.
Ball_Y_motion9 = DFFE( _EQ010,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ010 =  Ball_Y_pos9
         # !_LC1_D2
         #  Ball_Y_motion9 &  _LC2_B6;

-- Node name is ':86' = 'Ball_Y_pos0' 
-- Equation name is 'Ball_Y_pos0', location is LC1_B10, type is buried.
Ball_Y_pos0 = DFFE( _EQ011,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ011 = !Ball_Y_motion0 &  Ball_Y_pos0
         #  Ball_Y_motion0 & !Ball_Y_pos0;

-- Node name is ':85' = 'Ball_Y_pos1' 
-- Equation name is 'Ball_Y_pos1', location is LC4_B10, type is buried.
Ball_Y_pos1 = DFFE( _EQ012,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ012 =  Ball_Y_motion0 &  Ball_Y_motion1 &  Ball_Y_pos0 &  Ball_Y_pos1
         # !Ball_Y_motion1 & !Ball_Y_pos0 &  Ball_Y_pos1
         # !Ball_Y_motion0 & !Ball_Y_motion1 &  Ball_Y_pos1
         #  Ball_Y_motion0 & !Ball_Y_motion1 &  Ball_Y_pos0 & !Ball_Y_pos1
         #  Ball_Y_motion1 & !Ball_Y_pos0 & !Ball_Y_pos1
         # !Ball_Y_motion0 &  Ball_Y_motion1 & !Ball_Y_pos1;

-- Node name is ':84' = 'Ball_Y_pos2' 
-- Equation name is 'Ball_Y_pos2', location is LC2_B10, type is buried.
Ball_Y_pos2 = DFFE( _EQ013,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ013 = !Ball_Y_motion2 &  Ball_Y_pos2 & !_LC5_B10
         #  Ball_Y_motion2 & !Ball_Y_pos2 & !_LC5_B10
         #  Ball_Y_motion2 &  Ball_Y_pos2 &  _LC5_B10
         # !Ball_Y_motion2 & !Ball_Y_pos2 &  _LC5_B10;

-- Node name is ':83' = 'Ball_Y_pos3' 
-- Equation name is 'Ball_Y_pos3', location is LC1_B2, type is buried.
Ball_Y_pos3 = DFFE( _EQ014,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ014 = !Ball_Y_motion3 &  Ball_Y_pos3 & !_LC3_B10
         #  Ball_Y_motion3 & !Ball_Y_pos3 & !_LC3_B10
         #  Ball_Y_motion3 &  Ball_Y_pos3 &  _LC3_B10
         # !Ball_Y_motion3 & !Ball_Y_pos3 &  _LC3_B10;

-- Node name is ':82' = 'Ball_Y_pos4' 
-- Equation name is 'Ball_Y_pos4', location is LC2_B2, type is buried.
Ball_Y_pos4 = DFFE( _EQ015,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ015 = !Ball_Y_motion4 &  Ball_Y_pos4 & !_LC6_B2
         #  Ball_Y_motion4 & !Ball_Y_pos4 & !_LC6_B2
         #  Ball_Y_motion4 &  Ball_Y_pos4 &  _LC6_B2
         # !Ball_Y_motion4 & !Ball_Y_pos4 &  _LC6_B2;

-- Node name is ':81' = 'Ball_Y_pos5' 
-- Equation name is 'Ball_Y_pos5', location is LC3_B2, type is buried.
Ball_Y_pos5 = DFFE( _EQ016,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ016 = !Ball_Y_motion5 &  Ball_Y_pos5 & !_LC4_B2
         #  Ball_Y_motion5 & !Ball_Y_pos5 & !_LC4_B2
         #  Ball_Y_motion5 &  Ball_Y_pos5 &  _LC4_B2
         # !Ball_Y_motion5 & !Ball_Y_pos5 &  _LC4_B2;

-- Node name is ':80' = 'Ball_Y_pos6' 
-- Equation name is 'Ball_Y_pos6', location is LC1_B6, type is buried.
Ball_Y_pos6 = DFFE( _EQ017,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ017 = !Ball_Y_motion6 &  Ball_Y_pos6 & !_LC4_B6
         #  Ball_Y_motion6 & !Ball_Y_pos6 & !_LC4_B6
         #  Ball_Y_motion6 &  Ball_Y_pos6 &  _LC4_B6
         # !Ball_Y_motion6 & !Ball_Y_pos6 &  _LC4_B6;

-- Node name is ':79' = 'Ball_Y_pos7' 
-- Equation name is 'Ball_Y_pos7', location is LC6_B1, type is buried.
Ball_Y_pos7 = DFFE( _EQ018,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ018 = !Ball_Y_motion7 &  Ball_Y_pos7 & !_LC8_B6
         #  Ball_Y_motion7 & !Ball_Y_pos7 & !_LC8_B6
         #  Ball_Y_motion7 &  Ball_Y_pos7 &  _LC8_B6
         # !Ball_Y_motion7 & !Ball_Y_pos7 &  _LC8_B6;

-- Node name is ':78' = 'Ball_Y_pos8' 
-- Equation name is 'Ball_Y_pos8', location is LC2_B1, type is buried.
Ball_Y_pos8 = DFFE( _EQ019,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ019 =  Ball_Y_motion8 &  Ball_Y_pos8 &  _LC4_B1
         # !Ball_Y_motion8 & !Ball_Y_pos8 &  _LC4_B1
         # !Ball_Y_motion8 &  Ball_Y_pos8 & !_LC4_B1
         #  Ball_Y_motion8 & !Ball_Y_pos8 & !_LC4_B1;

-- Node name is ':77' = 'Ball_Y_pos9' 
-- Equation name is 'Ball_Y_pos9', location is LC7_B1, type is buried.
Ball_Y_pos9 = DFFE( _EQ020,  _LC1_D12,  VCC,  VCC,  VCC);
  _EQ020 =  Ball_Y_motion9 &  Ball_Y_pos9 &  _LC5_B1
         # !Ball_Y_motion9 & !Ball_Y_pos9 &  _LC5_B1
         # !Ball_Y_motion9 &  Ball_Y_pos9 & !_LC5_B1
         #  Ball_Y_motion9 & !Ball_Y_pos9 & !_LC5_B1;

-- Node name is 'Blue' 
-- Equation name is 'Blue', type is output 
Blue     =  _LC8_D24;

-- Node name is 'Green' 
-- Equation name is 'Green', type is output 
Green    =  _LC1_D24;

-- Node name is 'Horiz_sync' 
-- Equation name is 'Horiz_sync', type is output 
Horiz_sync =  _LC2_F20;

-- Node name is 'LSB_a' 
-- Equation name is 'LSB_a', type is output 
LSB_a    = !_LC4_B4;

-- Node name is 'LSB_b' 
-- Equation name is 'LSB_b', type is output 
LSB_b    = !_LC5_B4;

-- Node name is 'LSB_c' 
-- Equation name is 'LSB_c', type is output 
LSB_c    = !_LC6_B4;

-- Node name is 'LSB_d' 
-- Equation name is 'LSB_d', type is output 
LSB_d    = !_LC6_B6;

-- Node name is 'LSB_dp' 
-- Equation name is 'LSB_dp', type is output 
LSB_dp   =  VCC;

-- Node name is 'LSB_e' 
-- Equation name is 'LSB_e', type is output 
LSB_e    = !_LC8_B4;

-- Node name is 'LSB_f' 
-- Equation name is 'LSB_f', type is output 
LSB_f    = !_LC1_B4;

-- Node name is 'LSB_g' 
-- Equation name is 'LSB_g', type is output 
LSB_g    = !_LC3_B6;

-- Node name is 'MSB_a' 
-- Equation name is 'MSB_a', type is output 
MSB_a    = !_LC3_A5;

-- Node name is 'MSB_b' 
-- Equation name is 'MSB_b', type is output 
MSB_b    = !_LC4_A5;

-- Node name is 'MSB_c' 
-- Equation name is 'MSB_c', type is output 
MSB_c    = !_LC8_D2;

-- Node name is 'MSB_d' 
-- Equation name is 'MSB_d', type is output 
MSB_d    = !_LC6_A3;

-- Node name is 'MSB_dp' 
-- Equation name is 'MSB_dp', type is output 
MSB_dp   =  VCC;

-- Node name is 'MSB_e' 
-- Equation name is 'MSB_e', type is output 
MSB_e    = !_LC6_D2;

-- Node name is 'MSB_f' 
-- Equation name is 'MSB_f', type is output 
MSB_f    = !_LC8_A5;

-- Node name is 'MSB_g' 
-- Equation name is 'MSB_g', type is output 
MSB_g    = !_LC1_A3;

-- Node name is 'Red' 
-- Equation name is 'Red', type is output 
Red      =  _LC2_D24;

-- Node name is 'Vert_sync' 
-- Equation name is 'Vert_sync', type is output 
Vert_sync =  _LC1_D12;

-- Node name is '|dec_7seg:LSD|:492' 
-- Equation name is '_LC6_B7', type is buried 
!_LC6_B7 = _LC6_B7~NOT;
_LC6_B7~NOT = LCELL( _EQ021);
  _EQ021 =  Ball_Y_pos1
         #  Ball_Y_pos0
         #  Ball_Y_pos3
         # !Ball_Y_pos2;

-- Node name is '|dec_7seg:LSD|:528' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ022);
  _EQ022 =  Ball_Y_pos0 & !Ball_Y_pos1 & !Ball_Y_pos2 & !Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|:543' 
-- Equation name is '_LC4_B4', type is buried 
!_LC4_B4 = _LC4_B4~NOT;
_LC4_B4~NOT = LCELL( _EQ023);
  _EQ023 =  Ball_Y_pos0 &  Ball_Y_pos1 & !Ball_Y_pos2 &  Ball_Y_pos3
         #  Ball_Y_pos0 & !Ball_Y_pos1 &  Ball_Y_pos2 &  Ball_Y_pos3
         #  Ball_Y_pos0 & !Ball_Y_pos1 & !Ball_Y_pos2 & !Ball_Y_pos3
         # !Ball_Y_pos0 & !Ball_Y_pos1 &  Ball_Y_pos2 & !Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|:591' 
-- Equation name is '_LC5_B4', type is buried 
!_LC5_B4 = _LC5_B4~NOT;
_LC5_B4~NOT = LCELL( _EQ024);
  _EQ024 =  Ball_Y_pos1 &  Ball_Y_pos2 &  Ball_Y_pos3
         #  Ball_Y_pos0 &  Ball_Y_pos1 &  Ball_Y_pos3
         # !Ball_Y_pos0 &  Ball_Y_pos2 &  Ball_Y_pos3
         #  Ball_Y_pos0 & !Ball_Y_pos1 &  Ball_Y_pos2 & !Ball_Y_pos3
         # !Ball_Y_pos0 &  Ball_Y_pos1 &  Ball_Y_pos2;

-- Node name is '|dec_7seg:LSD|:639' 
-- Equation name is '_LC6_B4', type is buried 
!_LC6_B4 = _LC6_B4~NOT;
_LC6_B4~NOT = LCELL( _EQ025);
  _EQ025 = !Ball_Y_pos0 &  Ball_Y_pos2 &  Ball_Y_pos3
         #  Ball_Y_pos1 &  Ball_Y_pos2 &  Ball_Y_pos3
         # !Ball_Y_pos0 &  Ball_Y_pos1 & !Ball_Y_pos2 & !Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|~687~1' 
-- Equation name is '_LC7_B7', type is buried 
-- synthesized logic cell 
_LC7_B7  = LCELL( _EQ026);
  _EQ026 =  Ball_Y_pos0 &  Ball_Y_pos1 &  Ball_Y_pos2
         # !Ball_Y_pos3
         # !Ball_Y_pos0 &  Ball_Y_pos1 & !Ball_Y_pos2;

-- Node name is '|dec_7seg:LSD|~687~2' 
-- Equation name is '_LC1_B7', type is buried 
-- synthesized logic cell 
_LC1_B7  = LCELL( _EQ027);
  _EQ027 =  _LC4_B7 &  _LC5_B7 &  _LC7_B7
         #  _LC5_B7 &  _LC6_B7;

-- Node name is '|dec_7seg:LSD|:687' 
-- Equation name is '_LC6_B6', type is buried 
!_LC6_B6 = _LC6_B6~NOT;
_LC6_B6~NOT = LCELL( _EQ028);
  _EQ028 =  Ball_Y_pos3 &  _LC1_B7
         #  _LC1_B7 &  _LC3_B4
         #  Ball_Y_pos3 &  _LC2_B4
         #  _LC2_B4 &  _LC3_B4;

-- Node name is '|dec_7seg:LSD|:735' 
-- Equation name is '_LC8_B4', type is buried 
!_LC8_B4 = _LC8_B4~NOT;
_LC8_B4~NOT = LCELL( _EQ029);
  _EQ029 = !Ball_Y_pos1 &  Ball_Y_pos2 & !Ball_Y_pos3
         #  Ball_Y_pos0 & !Ball_Y_pos1 & !Ball_Y_pos2
         #  Ball_Y_pos0 & !Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|~771~1' 
-- Equation name is '_LC4_B7', type is buried 
-- synthesized logic cell 
_LC4_B7  = LCELL( _EQ030);
  _EQ030 =  Ball_Y_pos3
         # !Ball_Y_pos2
         # !Ball_Y_pos0 & !Ball_Y_pos1
         #  Ball_Y_pos0 &  Ball_Y_pos1;

-- Node name is '|dec_7seg:LSD|:783' 
-- Equation name is '_LC1_B4', type is buried 
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ031);
  _EQ031 =  Ball_Y_pos1 & !Ball_Y_pos2 & !Ball_Y_pos3
         #  Ball_Y_pos0 & !Ball_Y_pos2 & !Ball_Y_pos3
         #  Ball_Y_pos0 &  Ball_Y_pos1 & !Ball_Y_pos3
         #  Ball_Y_pos0 & !Ball_Y_pos1 &  Ball_Y_pos2 &  Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|:815' 
-- Equation name is '_LC3_B7', type is buried 
!_LC3_B7 = _LC3_B7~NOT;
_LC3_B7~NOT = LCELL( _EQ032);
  _EQ032 =  Ball_Y_pos0 &  Ball_Y_pos1 &  Ball_Y_pos2 & !Ball_Y_pos3
         # !Ball_Y_pos0 & !Ball_Y_pos1 &  Ball_Y_pos2 &  Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|~825~1' 
-- Equation name is '_LC5_B7', type is buried 
-- synthesized logic cell 
_LC5_B7  = LCELL( _EQ033);
  _EQ033 = !Ball_Y_pos1
         #  Ball_Y_pos2
         #  Ball_Y_pos3;

-- Node name is '|dec_7seg:LSD|:825' 
-- Equation name is '_LC2_B7', type is buried 
!_LC2_B7 = _LC2_B7~NOT;
_LC2_B7~NOT = LCELL( _EQ034);
  _EQ034 = !_LC3_B7 &  _LC4_B7 &  _LC5_B7 & !_LC6_B7;

-- Node name is '|dec_7seg:LSD|:833' 
-- Equation name is '_LC3_B6', type is buried 
!_LC3_B6 = _LC3_B6~NOT;
_LC3_B6~NOT = LCELL( _EQ035);
  _EQ035 =  _LC2_B4
         # !Ball_Y_pos3 & !_LC3_B4
         # !_LC2_B7;

-- Node name is '|dec_7seg:MSD|~396~1' 
-- Equation name is '_LC4_D2', type is buried 
-- synthesized logic cell 
!_LC4_D2 = _LC4_D2~NOT;
_LC4_D2~NOT = LCELL( _EQ036);
  _EQ036 =  Ball_Y_pos6 &  Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|:425' 
-- Equation name is '_LC5_A5', type is buried 
!_LC5_A5 = _LC5_A5~NOT;
_LC5_A5~NOT = LCELL( _EQ037);
  _EQ037 =  Ball_Y_pos4 &  Ball_Y_pos5 & !Ball_Y_pos6 &  Ball_Y_pos7
         #  Ball_Y_pos4 & !Ball_Y_pos5 &  Ball_Y_pos6 &  Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|:492' 
-- Equation name is '_LC2_A3', type is buried 
!_LC2_A3 = _LC2_A3~NOT;
_LC2_A3~NOT = LCELL( _EQ038);
  _EQ038 =  Ball_Y_pos5
         #  Ball_Y_pos4
         #  Ball_Y_pos7
         # !Ball_Y_pos6;

-- Node name is '|dec_7seg:MSD|:509' 
-- Equation name is '_LC7_A5', type is buried 
!_LC7_A5 = _LC7_A5~NOT;
_LC7_A5~NOT = LCELL( _EQ039);
  _EQ039 = !_LC5_A5 &  _LC6_A5
         #  _LC2_A3;

-- Node name is '|dec_7seg:MSD|:528' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ040);
  _EQ040 =  Ball_Y_pos4 & !Ball_Y_pos5 & !Ball_Y_pos6 & !Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|:540' 
-- Equation name is '_LC2_D2', type is buried 
!_LC2_D2 = _LC2_D2~NOT;
_LC2_D2~NOT = LCELL( _EQ041);
  _EQ041 =  Ball_Y_pos5
         #  Ball_Y_pos4
         #  Ball_Y_pos7
         #  Ball_Y_pos6;

-- Node name is '|dec_7seg:MSD|:543' 
-- Equation name is '_LC3_A5', type is buried 
!_LC3_A5 = _LC3_A5~NOT;
_LC3_A5~NOT = LCELL( _EQ042);
  _EQ042 = !_LC2_D2 &  _LC2_D9 & !_LC7_A5
         #  _LC1_A5 & !_LC2_D2;

-- Node name is '|dec_7seg:MSD|:591' 
-- Equation name is '_LC4_A5', type is buried 
!_LC4_A5 = _LC4_A5~NOT;
_LC4_A5~NOT = LCELL( _EQ043);
  _EQ043 =  Ball_Y_pos5 &  Ball_Y_pos6 &  Ball_Y_pos7
         #  Ball_Y_pos4 &  Ball_Y_pos5 &  Ball_Y_pos7
         # !Ball_Y_pos4 &  Ball_Y_pos6 &  Ball_Y_pos7
         # !Ball_Y_pos4 &  Ball_Y_pos5 &  Ball_Y_pos6
         #  Ball_Y_pos4 & !Ball_Y_pos5 &  Ball_Y_pos6 & !Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|~630~1' 
-- Equation name is '_LC6_A5', type is buried 
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ044);
  _EQ044 =  Ball_Y_pos6 &  Ball_Y_pos7
         #  Ball_Y_pos4 &  Ball_Y_pos5 &  Ball_Y_pos7
         # !Ball_Y_pos6 & !Ball_Y_pos7
         #  Ball_Y_pos4 &  Ball_Y_pos5 & !Ball_Y_pos6
         # !Ball_Y_pos4 & !Ball_Y_pos5 & !Ball_Y_pos7
         # !Ball_Y_pos4 & !Ball_Y_pos5 &  Ball_Y_pos6;

-- Node name is '|dec_7seg:MSD|:639' 
-- Equation name is '_LC8_D2', type is buried 
!_LC8_D2 = _LC8_D2~NOT;
_LC8_D2~NOT = LCELL( _EQ045);
  _EQ045 = !Ball_Y_pos4 &  Ball_Y_pos6 &  Ball_Y_pos7
         #  Ball_Y_pos5 &  Ball_Y_pos6 &  Ball_Y_pos7
         # !Ball_Y_pos4 &  Ball_Y_pos5 & !Ball_Y_pos6 & !Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|~687~1' 
-- Equation name is '_LC7_A3', type is buried 
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ046);
  _EQ046 = !Ball_Y_pos7
         #  Ball_Y_pos4 &  Ball_Y_pos5 &  Ball_Y_pos6
         # !Ball_Y_pos4 &  Ball_Y_pos5 & !Ball_Y_pos6;

-- Node name is '|dec_7seg:MSD|~687~2' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ047);
  _EQ047 =  _LC4_A3 &  _LC7_A3
         #  _LC2_A3;

-- Node name is '|dec_7seg:MSD|:687' 
-- Equation name is '_LC6_A3', type is buried 
!_LC6_A3 = _LC6_A3~NOT;
_LC6_A3~NOT = LCELL( _EQ048);
  _EQ048 = !_LC2_D2 &  _LC2_D9 &  _LC8_A3
         #  _LC1_A5 & !_LC2_D2;

-- Node name is '|dec_7seg:MSD|:735' 
-- Equation name is '_LC6_D2', type is buried 
!_LC6_D2 = _LC6_D2~NOT;
_LC6_D2~NOT = LCELL( _EQ049);
  _EQ049 = !Ball_Y_pos5 &  Ball_Y_pos6 & !Ball_Y_pos7
         #  Ball_Y_pos4 & !Ball_Y_pos5 & !Ball_Y_pos6
         #  Ball_Y_pos4 & !Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|~771~1' 
-- Equation name is '_LC4_A3', type is buried 
-- synthesized logic cell 
_LC4_A3  = LCELL( _EQ050);
  _EQ050 =  Ball_Y_pos7
         # !Ball_Y_pos6
         # !Ball_Y_pos4 & !Ball_Y_pos5
         #  Ball_Y_pos4 &  Ball_Y_pos5;

-- Node name is '|dec_7seg:MSD|:771' 
-- Equation name is '_LC2_A5', type is buried 
!_LC2_A5 = _LC2_A5~NOT;
_LC2_A5~NOT = LCELL( _EQ051);
  _EQ051 =  Ball_Y_pos4 &  Ball_Y_pos5 &  Ball_Y_pos6 & !Ball_Y_pos7
         #  Ball_Y_pos4 & !Ball_Y_pos5 &  Ball_Y_pos6 &  Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|:783' 
-- Equation name is '_LC8_A5', type is buried 
!_LC8_A5 = _LC8_A5~NOT;
_LC8_A5~NOT = LCELL( _EQ052);
  _EQ052 = !_LC2_A5 & !_LC2_D2
         # !_LC2_D2 & !_LC2_D9
         #  _LC1_A5 & !_LC2_D2;

-- Node name is '|dec_7seg:MSD|:815' 
-- Equation name is '_LC3_A3', type is buried 
!_LC3_A3 = _LC3_A3~NOT;
_LC3_A3~NOT = LCELL( _EQ053);
  _EQ053 =  Ball_Y_pos4 &  Ball_Y_pos5 &  Ball_Y_pos6 & !Ball_Y_pos7
         # !Ball_Y_pos4 & !Ball_Y_pos5 &  Ball_Y_pos6 &  Ball_Y_pos7;

-- Node name is '|dec_7seg:MSD|~825~1' 
-- Equation name is '_LC2_D9', type is buried 
-- synthesized logic cell 
_LC2_D9  = LCELL( _EQ054);
  _EQ054 =  Ball_Y_pos7
         #  Ball_Y_pos6
         # !Ball_Y_pos5;

-- Node name is '|dec_7seg:MSD|:825' 
-- Equation name is '_LC5_A3', type is buried 
!_LC5_A3 = _LC5_A3~NOT;
_LC5_A3~NOT = LCELL( _EQ055);
  _EQ055 = !_LC2_A3 &  _LC2_D9 & !_LC3_A3 &  _LC4_A3;

-- Node name is '|dec_7seg:MSD|:833' 
-- Equation name is '_LC1_A3', type is buried 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ056);
  _EQ056 =  _LC1_A5
         #  _LC2_D2
         # !_LC5_A3;

-- Node name is '|LPM_ADD_SUB:356|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_F13', type is buried 
!_LC8_F13 = _LC8_F13~NOT;
_LC8_F13~NOT = LCELL( _EQ057);
  _EQ057 = !_LC4_F13
         # !_LC5_F13
         # !_LC6_F13;

-- Node name is '|LPM_ADD_SUB:547|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = LCELL( _EQ058);
  _EQ058 =  _LC1_D5 &  _LC4_D5 &  _LC8_D5;

-- Node name is '|LPM_ADD_SUB:547|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_D11', type is buried 
_LC8_D11 = LCELL( _EQ059);
  _EQ059 =  _LC3_D11 &  _LC5_D11 &  _LC5_D12;

-- Node name is '|LPM_ADD_SUB:547|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D11', type is buried 
_LC1_D11 = LCELL( _EQ060);
  _EQ060 =  _LC3_D11 &  _LC3_D12 &  _LC5_D11 &  _LC5_D12;

-- Node name is '|LPM_ADD_SUB:547|addcore:adder|:127' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = LCELL( _EQ061);
  _EQ061 =  _LC1_D5 &  _LC4_D5 & !_LC8_D5
         # !_LC1_D5 &  _LC8_D5
         # !_LC4_D5 &  _LC8_D5;

-- Node name is '|LPM_ADD_SUB:547|addcore:adder|:129' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_D11', type is buried 
_LC6_D11 = LCELL( _EQ062);
  _EQ062 =  _LC3_D11 & !_LC5_D11 &  _LC5_D12
         # !_LC3_D11 &  _LC5_D11
         #  _LC5_D11 & !_LC5_D12;

-- Node name is '|LPM_ADD_SUB:622|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = LCELL( _EQ063);
  _EQ063 =  Ball_Y_pos5 & !_LC3_D2;

-- Node name is '|LPM_ADD_SUB:622|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_D1', type is buried 
_LC8_D1  = LCELL( _EQ064);
  _EQ064 =  Ball_Y_pos6 &  Ball_Y_pos7 &  _LC7_D2;

-- Node name is '|LPM_ADD_SUB:622|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_D2', type is buried 
_LC5_D2  = LCELL( _EQ065);
  _EQ065 =  Ball_Y_pos6 &  Ball_Y_pos7 &  Ball_Y_pos8 &  _LC7_D2;

-- Node name is '|LPM_ADD_SUB:622|addcore:adder|:129' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_D1', type is buried 
_LC6_D1  = LCELL( _EQ066);
  _EQ066 =  Ball_Y_pos6 & !Ball_Y_pos7 &  _LC7_D2
         #  Ball_Y_pos7 & !_LC7_D2
         # !Ball_Y_pos6 &  Ball_Y_pos7;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = LCELL( _EQ067);
  _EQ067 =  Ball_Y_motion1 &  Ball_Y_pos1
         #  Ball_Y_motion0 &  Ball_Y_pos0 &  Ball_Y_pos1
         #  Ball_Y_motion0 &  Ball_Y_motion1 &  Ball_Y_pos0;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = LCELL( _EQ068);
  _EQ068 =  Ball_Y_pos2 &  _LC5_B10
         #  Ball_Y_motion2 &  _LC5_B10
         #  Ball_Y_motion2 &  Ball_Y_pos2;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ069);
  _EQ069 =  Ball_Y_pos3 &  _LC3_B10
         #  Ball_Y_motion3 &  _LC3_B10
         #  Ball_Y_motion3 &  Ball_Y_pos3;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ070);
  _EQ070 =  Ball_Y_pos4 &  _LC6_B2
         #  Ball_Y_motion4 &  _LC6_B2
         #  Ball_Y_motion4 &  Ball_Y_pos4;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = LCELL( _EQ071);
  _EQ071 =  Ball_Y_pos5 &  _LC4_B2
         #  Ball_Y_motion5 &  _LC4_B2
         #  Ball_Y_motion5 &  Ball_Y_pos5;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = LCELL( _EQ072);
  _EQ072 =  Ball_Y_pos6 &  _LC4_B6
         #  Ball_Y_motion6 &  _LC4_B6
         #  Ball_Y_motion6 &  Ball_Y_pos6;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ073);
  _EQ073 =  Ball_Y_pos7 &  _LC8_B6
         #  Ball_Y_motion7 &  _LC8_B6
         #  Ball_Y_motion7 &  Ball_Y_pos7;

-- Node name is '|LPM_ADD_SUB:1157|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ074);
  _EQ074 =  Ball_Y_pos8 &  _LC4_B1
         #  Ball_Y_motion8 &  _LC4_B1
         #  Ball_Y_motion8 &  Ball_Y_pos8;

-- Node name is '|vga_sync:SYNC|:64' = '|vga_sync:SYNC|h_count0' 
-- Equation name is '_LC4_F19', type is buried 
_LC4_F19 = DFFE(!_LC4_F19, GLOBAL( Clock),  VCC,  VCC,  VCC);

-- Node name is '|vga_sync:SYNC|:63' = '|vga_sync:SYNC|h_count1' 
-- Equation name is '_LC3_F19', type is buried 
_LC3_F19 = DFFE( _EQ075, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ075 = !_LC2_F24 & !_LC3_F19 &  _LC4_F19
         # !_LC2_F24 &  _LC3_F19 & !_LC4_F19;

-- Node name is '|vga_sync:SYNC|:62' = '|vga_sync:SYNC|h_count2' 
-- Equation name is '_LC4_F21', type is buried 
_LC4_F21 = DFFE( _EQ076, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ076 = !_LC1_F19 & !_LC2_F24 &  _LC4_F21
         #  _LC1_F19 & !_LC2_F24 & !_LC4_F21;

-- Node name is '|vga_sync:SYNC|:61' = '|vga_sync:SYNC|h_count3' 
-- Equation name is '_LC3_F21', type is buried 
_LC3_F21 = DFFE( _EQ077, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ077 = !_LC2_F24 &  _LC3_F21 & !_LC4_F21
         # !_LC1_F19 & !_LC2_F24 &  _LC3_F21
         #  _LC1_F19 & !_LC2_F24 & !_LC3_F21 &  _LC4_F21;

-- Node name is '|vga_sync:SYNC|:60' = '|vga_sync:SYNC|h_count4' 
-- Equation name is '_LC2_F14', type is buried 
_LC2_F14 = DFFE( _EQ078, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ078 =  _LC2_F14 & !_LC2_F21 & !_LC2_F24
         # !_LC2_F14 &  _LC2_F21 & !_LC2_F24;

-- Node name is '|vga_sync:SYNC|:59' = '|vga_sync:SYNC|h_count5' 
-- Equation name is '_LC4_F14', type is buried 
_LC4_F14 = DFFE( _EQ079, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ079 = !_LC2_F14 & !_LC2_F24 &  _LC4_F14
         # !_LC2_F21 & !_LC2_F24 &  _LC4_F14
         #  _LC2_F14 &  _LC2_F21 & !_LC2_F24 & !_LC4_F14;

-- Node name is '|vga_sync:SYNC|:58' = '|vga_sync:SYNC|h_count6' 
-- Equation name is '_LC8_F14', type is buried 
_LC8_F14 = DFFE( _EQ080, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ080 = !_LC1_F14 & !_LC2_F24 &  _LC8_F14
         #  _LC1_F14 & !_LC2_F24 & !_LC8_F14;

-- Node name is '|vga_sync:SYNC|:57' = '|vga_sync:SYNC|h_count7' 
-- Equation name is '_LC3_F14', type is buried 
_LC3_F14 = DFFE( _EQ081, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ081 = !_LC2_F24 &  _LC3_F14 & !_LC8_F14
         # !_LC1_F14 & !_LC2_F24 &  _LC3_F14
         #  _LC1_F14 & !_LC2_F24 & !_LC3_F14 &  _LC8_F14;

-- Node name is '|vga_sync:SYNC|:56' = '|vga_sync:SYNC|h_count8' 
-- Equation name is '_LC7_F14', type is buried 
_LC7_F14 = DFFE( _EQ082, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ082 = !_LC2_F24 & !_LC6_F14 &  _LC7_F14
         # !_LC2_F24 &  _LC6_F14 & !_LC7_F14;

-- Node name is '|vga_sync:SYNC|:55' = '|vga_sync:SYNC|h_count9' 
-- Equation name is '_LC5_F14', type is buried 
_LC5_F14 = DFFE( _EQ083, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ083 = !_LC2_F24 &  _LC5_F14 & !_LC7_F14
         # !_LC2_F24 &  _LC5_F14 & !_LC6_F14
         # !_LC2_F24 & !_LC5_F14 &  _LC6_F14 &  _LC7_F14;

-- Node name is '|vga_sync:SYNC|:65' = '|vga_sync:SYNC|horiz_sync' 
-- Equation name is '_LC8_F20', type is buried 
_LC8_F20 = DFFE( _EQ084, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ084 =  _LC4_F20
         #  _LC7_F20 &  _LC8_F14
         # !_LC2_F23;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_F19', type is buried 
!_LC1_F19 = _LC1_F19~NOT;
_LC1_F19~NOT = LCELL( _EQ085);
  _EQ085 = !_LC4_F19
         # !_LC3_F19;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_F21', type is buried 
!_LC2_F21 = _LC2_F21~NOT;
_LC2_F21~NOT = LCELL( _EQ086);
  _EQ086 = !_LC3_F21
         # !_LC4_F21
         # !_LC1_F19;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_F14', type is buried 
_LC1_F14 = LCELL( _EQ087);
  _EQ087 =  _LC2_F14 &  _LC2_F21 &  _LC4_F14;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:323|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_F14', type is buried 
_LC6_F14 = LCELL( _EQ088);
  _EQ088 =  _LC1_F14 &  _LC3_F14 &  _LC8_F14;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = LCELL( _EQ089);
  _EQ089 =  _LC7_D3 &  _LC8_D3;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = LCELL( _EQ090);
  _EQ090 =  _LC4_D3 &  _LC7_D3 &  _LC8_D3;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D3', type is buried 
_LC6_D3  = LCELL( _EQ091);
  _EQ091 =  _LC4_D3 &  _LC5_D3 &  _LC7_D3 &  _LC8_D3;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_D5', type is buried 
_LC7_D5  = LCELL( _EQ092);
  _EQ092 =  _LC5_D5 &  _LC6_D3;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D5', type is buried 
_LC6_D5  = LCELL( _EQ093);
  _EQ093 =  _LC3_D5 &  _LC5_D5 &  _LC6_D3;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = LCELL( _EQ094);
  _EQ094 =  _LC5_D4 &  _LC6_D5;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = LCELL( _EQ095);
  _EQ095 =  _LC3_D4 &  _LC5_D4 &  _LC6_D5;

-- Node name is '|vga_sync:SYNC|LPM_ADD_SUB:731|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_D4', type is buried 
_LC8_D4  = LCELL( _EQ096);
  _EQ096 =  _LC1_D4 &  _LC3_D4 &  _LC5_D4 &  _LC6_D5;

-- Node name is '|vga_sync:SYNC|:75' = '|vga_sync:SYNC|v_count0' 
-- Equation name is '_LC7_D3', type is buried 
_LC7_D3  = DFFE( _EQ097, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ097 = !_LC5_F20 &  _LC7_D3 & !_LC8_F21
         # !_LC5_F20 & !_LC7_D3 &  _LC8_F21;

-- Node name is '|vga_sync:SYNC|:74' = '|vga_sync:SYNC|v_count1' 
-- Equation name is '_LC8_D3', type is buried 
_LC8_D3  = DFFE( _EQ098, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ098 = !_LC5_F20 &  _LC7_D3 & !_LC8_D3 &  _LC8_F21
         # !_LC5_F20 & !_LC7_D3 &  _LC8_D3
         # !_LC5_F20 &  _LC8_D3 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:73' = '|vga_sync:SYNC|v_count2' 
-- Equation name is '_LC4_D3', type is buried 
_LC4_D3  = DFFE( _EQ099, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ099 = !_LC1_D3 &  _LC4_D3 & !_LC5_F20
         #  _LC1_D3 & !_LC4_D3 & !_LC5_F20 &  _LC8_F21
         #  _LC4_D3 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:72' = '|vga_sync:SYNC|v_count3' 
-- Equation name is '_LC5_D3', type is buried 
_LC5_D3  = DFFE( _EQ100, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ100 = !_LC2_D3 &  _LC5_D3 & !_LC5_F20
         #  _LC2_D3 & !_LC5_D3 & !_LC5_F20 &  _LC8_F21
         #  _LC5_D3 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:71' = '|vga_sync:SYNC|v_count4' 
-- Equation name is '_LC5_D5', type is buried 
_LC5_D5  = DFFE( _EQ101, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ101 =  _LC5_D5 & !_LC5_F20 & !_LC6_D3
         # !_LC5_D5 & !_LC5_F20 &  _LC6_D3 &  _LC8_F21
         #  _LC5_D5 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:70' = '|vga_sync:SYNC|v_count5' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = DFFE( _EQ102, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ102 =  _LC3_D5 & !_LC5_F20 & !_LC7_D5
         # !_LC3_D5 & !_LC5_F20 &  _LC7_D5 &  _LC8_F21
         #  _LC3_D5 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:69' = '|vga_sync:SYNC|v_count6' 
-- Equation name is '_LC5_D4', type is buried 
_LC5_D4  = DFFE( _EQ103, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ103 =  _LC5_D4 & !_LC5_F20 & !_LC6_D5
         # !_LC5_D4 & !_LC5_F20 &  _LC6_D5 &  _LC8_F21
         #  _LC5_D4 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:68' = '|vga_sync:SYNC|v_count7' 
-- Equation name is '_LC3_D4', type is buried 
_LC3_D4  = DFFE( _EQ104, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ104 =  _LC3_D4 & !_LC5_F20 & !_LC6_D4
         # !_LC3_D4 & !_LC5_F20 &  _LC6_D4 &  _LC8_F21
         #  _LC3_D4 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:67' = '|vga_sync:SYNC|v_count8' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = DFFE( _EQ105, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ105 =  _LC1_D4 & !_LC4_D4 & !_LC5_F20
         # !_LC1_D4 &  _LC4_D4 & !_LC5_F20 &  _LC8_F21
         #  _LC1_D4 & !_LC5_F20 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:66' = '|vga_sync:SYNC|v_count9' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = DFFE( _EQ106, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ106 = !_LC5_F20 &  _LC7_D4 & !_LC8_D4
         # !_LC5_F20 & !_LC7_D4 &  _LC8_D4 &  _LC8_F21
         # !_LC5_F20 &  _LC7_D4 & !_LC8_F21;

-- Node name is '|vga_sync:SYNC|:76' = '|vga_sync:SYNC|vert_sync' 
-- Equation name is '_LC6_D12', type is buried 
_LC6_D12 = DFFE( _EQ107, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ107 = !_LC4_D3
         # !_LC5_D3
         #  _LC3_D3
         # !_LC2_D4;

-- Node name is '|vga_sync:SYNC|:77' = '|vga_sync:SYNC|video_on_h' 
-- Equation name is '_LC7_F24', type is buried 
_LC7_F24 = DFFE( _EQ108, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ108 = !_LC3_F14 & !_LC7_F14
         # !_LC5_F14;

-- Node name is '|vga_sync:SYNC|:78' = '|vga_sync:SYNC|video_on_v' 
-- Equation name is '_LC8_D12', type is buried 
_LC8_D12 = DFFE( _EQ109, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ109 = !_LC2_D4 & !_LC7_D4;

-- Node name is '|vga_sync:SYNC|:5' 
-- Equation name is '_LC2_D24', type is buried 
_LC2_D24 = DFFE( _EQ110, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ110 =  _LC7_F24 &  _LC8_D12;

-- Node name is '|vga_sync:SYNC|:7' 
-- Equation name is '_LC1_D24', type is buried 
_LC1_D24 = DFFE( _EQ111, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ111 =  _LC5_D24 &  _LC6_D24
         #  _LC1_F23 &  _LC5_D24
         #  _LC4_D24 &  _LC5_D24;

-- Node name is '|vga_sync:SYNC|:9' 
-- Equation name is '_LC8_D24', type is buried 
_LC8_D24 = DFFE( _EQ112, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ112 =  _LC4_D24 &  _LC5_D24
         #  _LC5_D24 &  _LC6_D24
         #  _LC1_F23 &  _LC5_D24;

-- Node name is '|vga_sync:SYNC|:11' 
-- Equation name is '_LC2_F20', type is buried 
_LC2_F20 = DFFE( _LC8_F20, GLOBAL( Clock),  VCC,  VCC,  VCC);

-- Node name is '|vga_sync:SYNC|:13' 
-- Equation name is '_LC1_D12', type is buried 
_LC1_D12 = DFFE( _LC6_D12, GLOBAL( Clock),  VCC,  VCC,  VCC);

-- Node name is '|vga_sync:SYNC|:15' 
-- Equation name is '_LC3_D24', type is buried 
_LC3_D24 = DFFE( _EQ113, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ113 =  _LC3_D24 &  _LC7_D4
         #  _LC2_D4 &  _LC3_D24;

-- Node name is '|vga_sync:SYNC|:17' 
-- Equation name is '_LC3_D12', type is buried 
_LC3_D12 = DFFE( _EQ114, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ114 =  _LC1_D4 & !_LC2_D4 & !_LC7_D4
         #  _LC3_D12 &  _LC7_D4
         #  _LC2_D4 &  _LC3_D12;

-- Node name is '|vga_sync:SYNC|:19' 
-- Equation name is '_LC5_D11', type is buried 
_LC5_D11 = DFFE( _EQ115, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ115 = !_LC2_D4 &  _LC3_D4 & !_LC7_D4
         #  _LC5_D11 &  _LC7_D4
         #  _LC2_D4 &  _LC5_D11;

-- Node name is '|vga_sync:SYNC|:21' 
-- Equation name is '_LC5_D12', type is buried 
_LC5_D12 = DFFE( _EQ116, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ116 = !_LC2_D4 &  _LC5_D4 & !_LC7_D4
         #  _LC5_D12 &  _LC7_D4
         #  _LC2_D4 &  _LC5_D12;

-- Node name is '|vga_sync:SYNC|:23' 
-- Equation name is '_LC8_D5', type is buried 
_LC8_D5  = DFFE( _EQ117, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ117 = !_LC2_D4 &  _LC3_D5 & !_LC7_D4
         #  _LC7_D4 &  _LC8_D5
         #  _LC2_D4 &  _LC8_D5;

-- Node name is '|vga_sync:SYNC|:25' 
-- Equation name is '_LC4_D5', type is buried 
_LC4_D5  = DFFE( _EQ118, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ118 = !_LC2_D4 &  _LC5_D5 & !_LC7_D4
         #  _LC4_D5 &  _LC7_D4
         #  _LC2_D4 &  _LC4_D5;

-- Node name is '|vga_sync:SYNC|:27' 
-- Equation name is '_LC1_D5', type is buried 
_LC1_D5  = DFFE( _EQ119, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ119 = !_LC2_D4 &  _LC5_D3 & !_LC7_D4
         #  _LC1_D5 &  _LC7_D4
         #  _LC1_D5 &  _LC2_D4;

-- Node name is '|vga_sync:SYNC|:29' 
-- Equation name is '_LC4_D7', type is buried 
_LC4_D7  = DFFE( _EQ120, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ120 = !_LC2_D4 &  _LC4_D3 & !_LC7_D4
         #  _LC4_D7 &  _LC7_D4
         #  _LC2_D4 &  _LC4_D7;

-- Node name is '|vga_sync:SYNC|:31' 
-- Equation name is '_LC3_D7', type is buried 
_LC3_D7  = DFFE( _EQ121, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ121 = !_LC2_D4 & !_LC7_D4 &  _LC8_D3
         #  _LC3_D7 &  _LC7_D4
         #  _LC2_D4 &  _LC3_D7;

-- Node name is '|vga_sync:SYNC|:33' 
-- Equation name is '_LC2_D7', type is buried 
_LC2_D7  = DFFE( _EQ122, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ122 = !_LC2_D4 &  _LC7_D3 & !_LC7_D4
         #  _LC2_D7 &  _LC7_D4
         #  _LC2_D4 &  _LC2_D7;

-- Node name is '|vga_sync:SYNC|:35' 
-- Equation name is '_LC4_F23', type is buried 
_LC4_F23 = DFFE( _EQ123, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ123 = !_LC3_F14 &  _LC5_F14 & !_LC7_F14
         #  _LC3_F14 &  _LC4_F23 &  _LC5_F14
         #  _LC4_F23 &  _LC5_F14 &  _LC7_F14;

-- Node name is '|vga_sync:SYNC|:37' 
-- Equation name is '_LC3_F23', type is buried 
_LC3_F23 = DFFE( _EQ124, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ124 = !_LC5_F14 &  _LC7_F14
         #  _LC3_F14 &  _LC3_F23 &  _LC5_F14
         #  _LC3_F23 &  _LC7_F14;

-- Node name is '|vga_sync:SYNC|~39~1' 
-- Equation name is '_LC3_F24', type is buried 
-- synthesized logic cell 
_LC3_F24 = LCELL( _EQ125);
  _EQ125 = !_LC6_F24 & !_LC8_F13 & !_LC8_F24;

-- Node name is '|vga_sync:SYNC|:39' 
-- Equation name is '_LC8_F24', type is buried 
_LC8_F24 = DFFE( _EQ126, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ126 =  _LC3_F14 & !_LC5_F14
         #  _LC3_F14 &  _LC8_F24
         #  _LC5_F14 &  _LC7_F14 &  _LC8_F24;

-- Node name is '|vga_sync:SYNC|:41' 
-- Equation name is '_LC6_F24', type is buried 
_LC6_F24 = DFFE( _EQ127, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ127 =  _LC4_F24 &  _LC6_F24
         # !_LC4_F24 &  _LC8_F14;

-- Node name is '|vga_sync:SYNC|:43' 
-- Equation name is '_LC5_F13', type is buried 
_LC5_F13 = DFFE( _EQ128, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ128 =  _LC4_F24 &  _LC5_F13
         #  _LC4_F14 & !_LC4_F24;

-- Node name is '|vga_sync:SYNC|:45' 
-- Equation name is '_LC6_F13', type is buried 
_LC6_F13 = DFFE( _EQ129, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ129 =  _LC4_F24 &  _LC6_F13
         #  _LC2_F14 & !_LC4_F24;

-- Node name is '|vga_sync:SYNC|:47' 
-- Equation name is '_LC4_F13', type is buried 
_LC4_F13 = DFFE( _EQ130, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ130 =  _LC4_F13 &  _LC4_F24
         #  _LC3_F21 & !_LC4_F24;

-- Node name is '|vga_sync:SYNC|:49' 
-- Equation name is '_LC2_F13', type is buried 
_LC2_F13 = DFFE( _EQ131, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ131 =  _LC2_F13 &  _LC4_F24
         #  _LC4_F21 & !_LC4_F24;

-- Node name is '|vga_sync:SYNC|:51' 
-- Equation name is '_LC3_F13', type is buried 
_LC3_F13 = DFFE( _EQ132, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ132 =  _LC3_F13 &  _LC4_F24
         #  _LC3_F19 & !_LC4_F24;

-- Node name is '|vga_sync:SYNC|:53' 
-- Equation name is '_LC2_F19', type is buried 
_LC2_F19 = DFFE( _EQ133, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ133 =  _LC2_F19 &  _LC4_F24
         #  _LC4_F19 & !_LC4_F24;

-- Node name is '|vga_sync:SYNC|~262~1' 
-- Equation name is '_LC6_F20', type is buried 
-- synthesized logic cell 
_LC6_F20 = LCELL( _EQ134);
  _EQ134 =  _LC4_F14
         #  _LC8_F14;

-- Node name is '|vga_sync:SYNC|~262~2' 
-- Equation name is '_LC5_F24', type is buried 
-- synthesized logic cell 
_LC5_F24 = LCELL( _EQ135);
  _EQ135 = !_LC2_F14
         # !_LC2_F21
         # !_LC5_F14
         #  _LC6_F20;

-- Node name is '|vga_sync:SYNC|:262' 
-- Equation name is '_LC2_F24', type is buried 
!_LC2_F24 = _LC2_F24~NOT;
_LC2_F24~NOT = LCELL( _EQ136);
  _EQ136 =  _LC3_F14
         # !_LC7_F14
         #  _LC5_F24;

-- Node name is '|vga_sync:SYNC|~427~1' 
-- Equation name is '_LC7_F20', type is buried 
-- synthesized logic cell 
_LC7_F20 = LCELL( _EQ137);
  _EQ137 =  _LC2_F14 &  _LC3_F21 &  _LC4_F14
         #  _LC2_F14 &  _LC4_F14 &  _LC4_F21;

-- Node name is '|vga_sync:SYNC|:490' 
-- Equation name is '_LC4_F20', type is buried 
_LC4_F20 = LCELL( _EQ138);
  _EQ138 =  _LC1_F21 & !_LC3_F21 & !_LC6_F20
         # !_LC2_F14 & !_LC6_F20;

-- Node name is '|vga_sync:SYNC|~555~1' 
-- Equation name is '_LC2_D12', type is buried 
-- synthesized logic cell 
_LC2_D12 = LCELL( _EQ139);
  _EQ139 = !_LC1_D4 & !_LC3_D5 & !_LC4_D3
         # !_LC1_D4 & !_LC3_D5 & !_LC5_D3;

-- Node name is '|vga_sync:SYNC|:555' 
-- Equation name is '_LC4_D12', type is buried 
_LC4_D12 = LCELL( _EQ140);
  _EQ140 =  _LC2_D12 & !_LC3_D4 & !_LC5_D4 & !_LC5_D5;

-- Node name is '|vga_sync:SYNC|:613' 
-- Equation name is '_LC3_F20', type is buried 
_LC3_F20 = LCELL( _EQ141);
  _EQ141 = !_LC3_F14 & !_LC7_F14
         #  _LC1_F20 & !_LC7_F14 & !_LC8_F14;

-- Node name is '|vga_sync:SYNC|~631~1' 
-- Equation name is '_LC5_F21', type is buried 
-- synthesized logic cell 
_LC5_F21 = LCELL( _EQ142);
  _EQ142 = !_LC3_F21
         # !_LC4_F14
         # !_LC2_F14;

-- Node name is '|vga_sync:SYNC|:631' 
-- Equation name is '_LC1_F20', type is buried 
_LC1_F20 = LCELL( _EQ143);
  _EQ143 = !_LC3_F21
         # !_LC4_F14
         # !_LC2_F14
         #  _LC1_F21;

-- Node name is '|vga_sync:SYNC|:643' 
-- Equation name is '_LC1_F21', type is buried 
_LC1_F21 = LCELL( _EQ144);
  _EQ144 = !_LC1_F19 & !_LC4_F21;

-- Node name is '|vga_sync:SYNC|:659' 
-- Equation name is '_LC5_F20', type is buried 
!_LC5_F20 = _LC5_F20~NOT;
_LC5_F20~NOT = LCELL( _EQ145);
  _EQ145 =  _LC3_F20
         #  _LC4_D12
         # !_LC5_F14
         # !_LC7_D4;

-- Node name is '|vga_sync:SYNC|~670~1' 
-- Equation name is '_LC6_F21', type is buried 
-- synthesized logic cell 
!_LC6_F21 = _LC6_F21~NOT;
_LC6_F21~NOT = LCELL( _EQ146);
  _EQ146 =  _LC5_F21
         #  _LC8_F14
         #  _LC4_F21;

-- Node name is '|vga_sync:SYNC|~670~2' 
-- Equation name is '_LC2_F23', type is buried 
-- synthesized logic cell 
!_LC2_F23 = _LC2_F23~NOT;
_LC2_F23~NOT = LCELL( _EQ147);
  _EQ147 = !_LC5_F14
         # !_LC3_F14
         #  _LC7_F14;

-- Node name is '|vga_sync:SYNC|:670' 
-- Equation name is '_LC8_F21', type is buried 
!_LC8_F21 = _LC8_F21~NOT;
_LC8_F21~NOT = LCELL( _EQ148);
  _EQ148 = !_LC1_F19
         # !_LC6_F21
         # !_LC2_F23;

-- Node name is '|vga_sync:SYNC|~967~1' 
-- Equation name is '_LC3_D3', type is buried 
-- synthesized logic cell 
_LC3_D3  = LCELL( _EQ149);
  _EQ149 =  _LC7_D3 &  _LC8_D3
         # !_LC7_D3 & !_LC8_D3
         #  _LC7_D4
         #  _LC5_D5;

-- Node name is '|vga_sync:SYNC|:996' 
-- Equation name is '_LC4_F24', type is buried 
!_LC4_F24 = _LC4_F24~NOT;
_LC4_F24~NOT = LCELL( _EQ150);
  _EQ150 = !_LC5_F14
         # !_LC3_F14 & !_LC7_F14;

-- Node name is '|vga_sync:SYNC|:1170' 
-- Equation name is '_LC2_D4', type is buried 
_LC2_D4  = LCELL( _EQ151);
  _EQ151 =  _LC1_D4 &  _LC3_D4 &  _LC3_D5 &  _LC5_D4;

-- Node name is '|vga_sync:SYNC|:1421' 
-- Equation name is '_LC5_D24', type is buried 
_LC5_D24 = LCELL( _EQ152);
  _EQ152 =  _LC7_F24 &  _LC8_D12;

-- Node name is ':467' 
-- Equation name is '_LC1_F24', type is buried 
_LC1_F24 = LCELL( _EQ153);
  _EQ153 =  _LC1_F13 &  _LC6_F24
         #  _LC8_F24;

-- Node name is ':477' 
-- Equation name is '_LC1_F13', type is buried 
_LC1_F13 = LCELL( _EQ154);
  _EQ154 =  _LC4_F13 &  _LC7_F13
         #  _LC6_F13
         #  _LC5_F13;

-- Node name is ':492' 
-- Equation name is '_LC7_F13', type is buried 
_LC7_F13 = LCELL( _EQ155);
  _EQ155 =  _LC2_F13
         #  _LC3_F13
         #  _LC2_F19;

-- Node name is ':550' 
-- Equation name is '_LC4_D24', type is buried 
_LC4_D24 = LCELL( _EQ156);
  _EQ156 =  _LC1_D11 &  _LC2_D11 &  _LC3_D24
         #  Ball_Y_pos9 &  _LC1_D11 &  _LC3_D24
         #  Ball_Y_pos9 &  _LC1_D11 &  _LC2_D11
         # !_LC1_D11 &  _LC2_D11 & !_LC3_D24
         #  Ball_Y_pos9 & !_LC1_D11 & !_LC3_D24;

-- Node name is ':558' 
-- Equation name is '_LC2_D11', type is buried 
_LC2_D11 = LCELL( _EQ157);
  _EQ157 =  Ball_Y_pos8 &  _LC7_D11 &  _LC8_D11
         #  Ball_Y_pos8 &  _LC3_D12 &  _LC7_D11
         #  _LC3_D12 &  _LC7_D11 &  _LC8_D11
         # !_LC3_D12 &  _LC7_D11 & !_LC8_D11
         #  Ball_Y_pos8 &  _LC3_D12 &  _LC8_D11
         #  Ball_Y_pos8 & !_LC3_D12 & !_LC8_D11;

-- Node name is ':563' 
-- Equation name is '_LC7_D11', type is buried 
_LC7_D11 = LCELL( _EQ158);
  _EQ158 =  Ball_Y_pos7 &  _LC4_D11
         #  _LC4_D11 & !_LC6_D11
         #  Ball_Y_pos7 & !_LC6_D11;

-- Node name is ':568' 
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = LCELL( _EQ159);
  _EQ159 =  Ball_Y_pos6 &  _LC3_D11 &  _LC8_D9
         #  Ball_Y_pos6 &  _LC5_D12 &  _LC8_D9
         #  _LC3_D11 &  _LC5_D12 &  _LC8_D9
         # !_LC3_D11 & !_LC5_D12 &  _LC8_D9
         #  Ball_Y_pos6 &  _LC3_D11 &  _LC5_D12
         #  Ball_Y_pos6 & !_LC3_D11 & !_LC5_D12;

-- Node name is ':573' 
-- Equation name is '_LC8_D9', type is buried 
_LC8_D9  = LCELL( _EQ160);
  _EQ160 =  Ball_Y_pos5 &  _LC1_D9
         #  _LC1_D9 & !_LC2_D5
         #  Ball_Y_pos5 & !_LC2_D5;

-- Node name is ':578' 
-- Equation name is '_LC1_D9', type is buried 
_LC1_D9  = LCELL( _EQ161);
  _EQ161 =  Ball_Y_pos4 &  _LC1_D5 &  _LC1_D7
         #  Ball_Y_pos4 &  _LC1_D7 &  _LC4_D5
         #  _LC1_D5 &  _LC1_D7 &  _LC4_D5
         # !_LC1_D5 &  _LC1_D7 & !_LC4_D5
         #  Ball_Y_pos4 &  _LC1_D5 &  _LC4_D5
         #  Ball_Y_pos4 & !_LC1_D5 & !_LC4_D5;

-- Node name is ':583' 
-- Equation name is '_LC1_D7', type is buried 
_LC1_D7  = LCELL( _EQ162);
  _EQ162 =  Ball_Y_pos3 &  _LC6_D7
         #  _LC1_D5 &  _LC6_D7
         #  Ball_Y_pos3 &  _LC1_D5;

-- Node name is ':588' 
-- Equation name is '_LC6_D7', type is buried 
_LC6_D7  = LCELL( _EQ163);
  _EQ163 =  Ball_Y_pos2 &  _LC5_D7
         # !_LC4_D7 &  _LC5_D7
         #  Ball_Y_pos2 & !_LC4_D7;

-- Node name is ':593' 
-- Equation name is '_LC5_D7', type is buried 
_LC5_D7  = LCELL( _EQ164);
  _EQ164 =  Ball_Y_pos0 &  Ball_Y_pos1 & !_LC2_D7
         #  Ball_Y_pos0 & !_LC2_D7 & !_LC3_D7
         #  Ball_Y_pos1 & !_LC3_D7;

-- Node name is ':646' 
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = LCELL( _EQ165);
  _EQ165 =  _LC2_D1 &  _LC3_D24 &  _LC5_D2
         #  Ball_Y_pos9 &  _LC2_D1 &  _LC5_D2
         #  Ball_Y_pos9 &  _LC3_D24 &  _LC5_D2
         # !Ball_Y_pos9 &  _LC2_D1 & !_LC5_D2
         # !Ball_Y_pos9 &  _LC3_D24 & !_LC5_D2;

-- Node name is ':654' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = LCELL( _EQ166);
  _EQ166 =  _LC3_D12 &  _LC7_D1 &  _LC8_D1
         #  Ball_Y_pos8 &  _LC3_D12 &  _LC7_D1
         #  Ball_Y_pos8 &  _LC7_D1 &  _LC8_D1
         # !Ball_Y_pos8 &  _LC7_D1 & !_LC8_D1
         #  Ball_Y_pos8 &  _LC3_D12 &  _LC8_D1
         # !Ball_Y_pos8 &  _LC3_D12 & !_LC8_D1;

-- Node name is ':659' 
-- Equation name is '_LC7_D1', type is buried 
_LC7_D1  = LCELL( _EQ167);
  _EQ167 =  _LC5_D1 &  _LC5_D11
         #  _LC5_D1 & !_LC6_D1
         #  _LC5_D11 & !_LC6_D1;

-- Node name is ':664' 
-- Equation name is '_LC5_D1', type is buried 
_LC5_D1  = LCELL( _EQ168);
  _EQ168 =  _LC4_D1 &  _LC5_D12 &  _LC7_D2
         #  Ball_Y_pos6 &  _LC4_D1 &  _LC5_D12
         #  Ball_Y_pos6 &  _LC4_D1 &  _LC7_D2
         # !Ball_Y_pos6 &  _LC4_D1 & !_LC7_D2
         #  Ball_Y_pos6 &  _LC5_D12 &  _LC7_D2
         # !Ball_Y_pos6 &  _LC5_D12 & !_LC7_D2;

-- Node name is ':669' 
-- Equation name is '_LC4_D1', type is buried 
_LC4_D1  = LCELL( _EQ169);
  _EQ169 =  Ball_Y_pos5 &  _LC3_D1 &  _LC8_D5
         #  _LC3_D1 & !_LC3_D2 &  _LC8_D5
         #  Ball_Y_pos5 &  _LC3_D1 & !_LC3_D2
         # !Ball_Y_pos5 &  _LC3_D1 &  _LC3_D2
         #  Ball_Y_pos5 & !_LC3_D2 &  _LC8_D5
         # !Ball_Y_pos5 &  _LC3_D2 &  _LC8_D5;

-- Node name is ':674' 
-- Equation name is '_LC3_D1', type is buried 
_LC3_D1  = LCELL( _EQ170);
  _EQ170 =  Ball_Y_pos3 &  _LC1_D1 &  _LC4_D5
         #  Ball_Y_pos4 &  _LC1_D1 &  _LC4_D5
         #  Ball_Y_pos3 &  Ball_Y_pos4 &  _LC1_D1
         # !Ball_Y_pos3 & !Ball_Y_pos4 &  _LC1_D1
         #  Ball_Y_pos3 &  Ball_Y_pos4 &  _LC4_D5
         # !Ball_Y_pos3 & !Ball_Y_pos4 &  _LC4_D5;

-- Node name is ':679' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = LCELL( _EQ171);
  _EQ171 =  Ball_Y_pos3 &  _LC1_D5
         #  Ball_Y_pos3 &  _LC8_D7
         #  _LC1_D5 &  _LC8_D7;

-- Node name is ':684' 
-- Equation name is '_LC8_D7', type is buried 
_LC8_D7  = LCELL( _EQ172);
  _EQ172 =  _LC4_D7 &  _LC7_D7
         # !Ball_Y_pos2 &  _LC7_D7
         # !Ball_Y_pos2 &  _LC4_D7;

-- Node name is ':689' 
-- Equation name is '_LC7_D7', type is buried 
_LC7_D7  = LCELL( _EQ173);
  _EQ173 = !Ball_Y_pos1 &  _LC3_D7
         # !Ball_Y_pos0 &  _LC2_D7 &  _LC3_D7
         # !Ball_Y_pos0 & !Ball_Y_pos1 &  _LC2_D7;

-- Node name is '~697~1' 
-- Equation name is '~697~1', location is LC1_F23, type is buried.
-- synthesized logic cell 
_LC1_F23 = LCELL( _EQ174);
  _EQ174 =  _LC1_F24
         #  _LC3_F24
         # !_LC3_F23
         #  _LC4_F23;

-- Node name is ':872' 
-- Equation name is '_LC1_D2', type is buried 
!_LC1_D2 = _LC1_D2~NOT;
_LC1_D2~NOT = LCELL( _EQ175);
  _EQ175 =  Ball_Y_pos5 &  Ball_Y_pos8 & !_LC4_D2
         #  Ball_Y_pos8 & !_LC3_D2 & !_LC4_D2;

-- Node name is ':892' 
-- Equation name is '_LC3_D2', type is buried 
!_LC3_D2 = _LC3_D2~NOT;
_LC3_D2~NOT = LCELL( _EQ176);
  _EQ176 =  Ball_Y_pos3 &  Ball_Y_pos4;

-- Node name is ':944' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = LCELL( _EQ177);
  _EQ177 = !_LC2_D2
         #  Ball_Y_pos8
         #  Ball_Y_pos3 &  _LC3_B4;

-- Node name is ':974' 
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = LCELL( _EQ178);
  _EQ178 =  Ball_Y_pos2
         #  Ball_Y_pos1
         #  Ball_Y_pos0;



Project Information                                 c:\booksoft\chap9\ball.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:04
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:14


Memory Allocated
-----------------

Peak memory allocated during compilation  = 16,066K
