# ğŸ‘‹ Hi, I'm Adithya

### ğŸ’¡ About Me
I'm a **VLSI enthusiast** passionate about **chip design, RTL development, and digital logic**.  
I believe great hardware starts with **strong fundamentals and precise design**.

- ğŸ”­ Currently exploring **Verilog, SystemVerilog, and ASIC design**
- ğŸŒ± Learning more about **Physical Design and Timing Closure**
- âš™ï¸ Interested in **EDA tools, FPGA prototyping, and silicon optimization**
- ğŸ’¬ Ask me about **digital design, CMOS logic, or chip architecture**

---

### ğŸ› ï¸ Skills
**Hardware:** Verilog | SystemVerilog | VHDL  
**EDA Tools:** Cadence | Synopsys | ModelSim | Xilinx | Vivado  
**Programming:** Python | C | Shell  
**Domains:** RTL | FPGA | ASIC | Verification

---

### ğŸ“ˆ GitHub Stats
![Adi's GitHub stats](https://github-readme-stats.vercel.app/api?username=adithyarg&show_icons=true&theme=default)
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=adithyarg&layout=compact&theme=default)

---

### ğŸŒ Connect with Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat-square&logo=linkedin&logoColor=white)](https://www.linkedin.com/)
[![Email](https://img.shields.io/badge/Email-D14836?style=flat-square&logo=gmail&logoColor=white)](mailto:your.email@example.com)

---

> â€œEvery transistor counts â€” precision is the art of chip design.â€
