documentation:
  author: Kevin Sandoval
  bidirectional:
  - second counter bit 0
  - second counter bit 1
  - second counter bit 2
  - second counter bit 3
  - second counter bit 4
  - second counter bit 5
  - second counter bit 6
  - second counter bit 7
  clock_hz: 10000000
  description: This random dropout circuit simulates a dropout mechanism that is commonly
    used in neural networks for the ourpose of preventing overfitting.
  discord: ''
  doc_link: ''
  external_hw: ''
  how_it_works: not there yet |
  how_to_test: not there yet|
  inputs:
  - compare bit 11
  - compare bit 12
  - compare bit 13
  - compare bit 14
  - compare bit 15
  - compare bit 16
  - compare bit 17
  - compare bit 18
  language: Verilog
  outputs:
  - segment a
  - segment b
  - segment c
  - segment d
  - segment e
  - segment f
  - segment g
  - dot
  picture: ''
  tag: timer, test
  title: Brain Inspired Random Dropout Circuit
project:
  source_files:
  - dropout_module.v
  - tt_um_seven_segment_seconds_ksandov4.v
  tiles: 1x1
  top_module: tt_um_seven_segment_seconds_ksandov4_dup
  wokwi_id: 0
yaml_version: 4
