# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 15
set hasByteEnable 0
set MemName apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 }
set DataWd 17
set AddrRange 256
set AddrWd 8
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "10000111100001111" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" "00000000000000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 3.254
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 16 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 16 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name inStream \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_inStream \
    op interface \
    ports { inStream_dout { I 512 vector } inStream_num_data_valid { I 2 vector } inStream_fifo_cap { I 2 vector } inStream_empty_n { I 1 bit } inStream_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name xStream \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_xStream \
    op interface \
    ports { xStream_dout { I 32 vector } xStream_num_data_valid { I 2 vector } xStream_fifo_cap { I 2 vector } xStream_empty_n { I 1 bit } xStream_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name yStream \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_yStream \
    op interface \
    ports { yStream_dout { I 32 vector } yStream_num_data_valid { I 2 vector } yStream_fifo_cap { I 2 vector } yStream_empty_n { I 1 bit } yStream_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name outStream \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_outStream \
    op interface \
    ports { outStream_din { O 512 vector } outStream_num_data_valid { I 2 vector } outStream_fifo_cap { I 2 vector } outStream_full_n { I 1 bit } outStream_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName apply_watermark_flow_control_loop_pipe_U
set CompName apply_watermark_flow_control_loop_pipe
set name flow_control_loop_pipe
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix apply_watermark_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


