<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='575' type='std::vector&lt;unsigned int&gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='748' u='m' c='_ZNK4llvm14CodeGenRegBank13getRegSetIDAtEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='752' u='m' c='_ZNK4llvm14CodeGenRegBank11getRegSetAtEj'/>
<offset>7040</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='574'>// Give each register unit set an order based on sorting criteria.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2126' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2128' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2130' u='a' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2135' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
