5 14 101 5 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude8.1.vcd) 2 -o (exclude8.1.cdd) 2 -v (exclude8.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude8.1.v 11 36 1
2 1 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 13 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 13 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 15
3 1 main.u$0 "main.u$0" 0 exclude8.1.v 15 23 1
2 2 16 50008 1 0 21004 0 0 1 16 0 0
2 3 16 10001 0 1 1410 0 0 1 1 a
2 4 16 10008 1 37 16 2 3
2 5 17 20002 1 0 1008 0 0 32 48 5 0
2 6 17 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 18 90009 1 1 1008 0 0 1 1 c
2 8 18 50005 1 1 1004 0 0 1 1 b
2 9 18 50009 1 9 1088 7 8 1 18 0 1 0 1 0 0
2 10 18 10001 0 1 1410 0 0 1 1 a
2 11 18 10009 1 37 1a 9 10
2 12 19 20002 1 0 1008 0 0 32 48 5 0
2 13 19 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 21 90009 1 1 1008 0 0 1 1 c
2 15 21 50005 1 1 1004 0 0 1 1 b
2 16 21 50009 1 8 1084 14 15 1 18 0 1 1 0 0 0
2 17 21 10001 0 1 1410 0 0 1 1 a
2 18 21 10009 1 37 16 16 17
4 18 0 0 0 21
4 13 0 18 0 19
4 11 0 13 13 18
4 6 0 11 0 17
4 4 11 6 6 16
3 1 main.u$1 "main.u$1" 0 exclude8.1.v 25 34 1
