/*
 * Copyright (c) 2023-2023 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef __MM_LB_EVENT_V550_H
#define __MM_LB_EVENT_V550_H

[0] = { "buf_over_event[0]", 0, 0, 0, 0, 0, 0, 0, pmu_dmemif_th_cfg },
[1] = { "buf_over_event[1]", 0, 0, 0, 0, 0, 0, 0, pmu_dmemif_th_cfg },
[2] = { "mstif_req_event", 0, 0, 0, 0, 0, 0, 0, pmu_mst2sn_flt_cfg },
[3] = { "buf_over_event", 0, 0, 0, 0, 0, 0, 0, pmu_mstif_th_cfg },
[4] = { "scpri_bp_event", 0, 0, 0, 0, 0, 0, 0, pmu_mstif_th_cfg },
[5] = { "null", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[6] = { "spec_rd_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[7] = { "buf_over_event[0]", 0, 0, 0, 0, 0, 0, 0, pmu_bypbuf_th_cfg },
[8] = { "buf_over_event[1]", 0, 0, 0, 0, 0, 0, 0, pmu_bypbuf_th_cfg },
[9] = { "pmu_evn_backinvld", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[10] = { "pmu_evnt_biq_sflkup", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[11] = { "pmu_evnt_biq_alloc", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[12] = { "alloc fail by pri 1", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[13] = { "alloc fail by pri 0", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[14] = { "alloc fail by quota 1", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[15] = { "alloc fail by quota 0", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[16] = { "srrip upd", 0, 0, 0, 0, 0, 0, 0, pmu_lpid_flt_cfg },
[17] = { "brrip upd", 0, 0, 0, 0, 0, 0, 0, pmu_lpid_flt_cfg },
[18] = { "no vtm flush", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[19] = { "null", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[20] = { "fedb2pmu_evnt_buf", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[21] = { "tpipe_snp_lat_th[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[22] = { "tpipe_snp_lat_th[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[23] = { "tpipe_snp_lat_th[2]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[24] = { "tpipe_snp_lat_th[3]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[25] = { "tpipe_snp_lat_st", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[26] = { "tpipe_snp_lat_smp", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[27] = { "tpipe_rx_snprspdata[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[28] = { "tpipe_rx_snprspdata[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[29] = { "tpipe_rx_snprsp[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[30] = { "tpipe_rx_snprsp[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[31] = { "tpipe_tx_snp_hsk[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[32] = { "tpipe_tx_snp_hsk[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[33] = { "sf_alc_biq_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[34] = { "sf_miss_alc_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[35] = { "sf_miss_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[36] = { "sf_miss_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[37] = { "sf_hit_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[38] = { "sf_hit_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[39] = { "sf_access_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[40] = { "sf_access_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[41] = { "tag_miss_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[42] = { "tag_miss_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[43] = { "tag_hit_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[44] = { "tag_hit_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[45] = { "tag_access_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[46] = { "tag_access_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[47] = { "sc_access_flt[0]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[48] = { "sc_access_flt[1]", 0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[49] = { "srbuf_th[0]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[50] = { "srbuf_th[1]", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[51] = { "ttagpipe_flush", 0, 0, 0, 0, 0, 0, 0, pmu_tpipe_haz_type_cfg },
[52] = { "tag_replace_64b", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[53] = { "tag_replace", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[54] = { "tagpipe_upd_swap[0]", 0, 0, 0, 0, 0, 0, 0, pmu_tpipespec_req_cfg },
[55] = { "tagpipe_upd_swap[1]", 0, 0, 0, 0, 0, 0, 0, pmu_tpipespec_req_cfg },
[56] = { "spec_rd_fail[0]", 0, 0, 0, 0, 0, 0, 0, pmu_tpipespec_fail_cfg },
[57] = { "spec_rd_fail[1]", 0, 0, 0, 0, 0, 0, 0, pmu_tpipespec_fail_cfg },
[58] = { "spec_rd_succ[0]",  0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en0_cfg },
[59] = { "spec_rd_succ[1]",  0, 0, 0, 0, 0, 0, 0, pmu_tagpipe_en1_cfg },
[60] = { "becq_threshold[0]", 0, 0, 0, 0, 0, 0, 0, pmu_qos_allow_cfg },
[61] = { "becq_threshold[1]", 0, 0, 0, 0, 0, 0, 0, pmu_qos_allow_cfg },
[62] = { "becq_threshold[2]", 0, 0, 0, 0, 0, 0, 0, pmu_qos_allow_cfg },
[63] = { "becq_threshold[3]", 0, 0, 0, 0, 0, 0, 0, pmu_qos_allow_cfg },
[64] = { "wait_on_fsm_status[0]", 0, 0, 0, 0, 0, 0, 0, pmu_becq_fsm_en0_cfg },
[65] = { "wait_on_fsm_status[1]", 0, 0, 0, 0, 0, 0, 0, pmu_becq_fsm_en1_cfg },
[66] = { "fecq_can_spec_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[67] = { "fecq_bp_other_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[68] = { "fecq_bp_que_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[69] = { "fecq_bp_fc_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[70] = { "fecq_threshold_event0", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[71] = { "fecq_threshold_event1", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[72] = { "fecq_can_spec_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[73] = { "fecq_bp_other_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[74] = { "fecq_bp_que_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[75] = { "fecq_bp_fc_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[76] = { "fecq_threshold_event0", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[77] = { "fecq_threshold_event1", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[78] = { "pmu_qos_allow_reach_th", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },
[79] = { "pmu_cycle_event", 0, 0, 0, 0, 0, 0, 0, pmu_slc_no_cfg },

#endif
