#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  9 15:53:48 2023
# Process ID: 16796
# Current directory: C:/Users/kbastola1/Desktop/Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6996 C:\Users\kbastola1\Desktop\Counter\Counter.xpr
# Log file: C:/Users/kbastola1/Desktop/Counter/vivado.log
# Journal file: C:/Users/kbastola1/Desktop/Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kbastola1/Desktop/Counter/Counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/kbastola1/Desktop/Lab 4C/Lab 4C.srcs/sources_1/new/Lab4C.vhd}}
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/kbastola1/Desktop/Lab_4B/Lab_4B.srcs/sources_1/new/Lab_4B.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Mar  9 16:48:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Counter/Counter.runs/synth_1/runme.log
file mkdir C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sim_1/new/Counter_bench.vhd w ]
add_files -fileset sim_1 C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sim_1/new/Counter_bench.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sources_1/imports/new/FrequencyDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FrequencyDivider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sources_1/imports/new/Lab_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_4B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
"xelab -wto 429947ac10f64313bd2308591c14a1c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_behav xil_defaultlib.Counter -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 429947ac10f64313bd2308591c14a1c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_behav xil_defaultlib.Counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture boolean_function of entity xil_defaultlib.FrequencyDivider [frequencydivider_default]
Compiling architecture boolean_function of entity xil_defaultlib.Lab_4B [lab_4b_default]
Compiling architecture boolean_function of entity xil_defaultlib.counter
Built simulation snapshot Counter_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim/xsim.dir/Counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim/xsim.dir/Counter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  9 16:57:31 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  9 16:57:31 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 878.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_behav -key {Behavioral:sim_1:Functional:Counter} -tclbatch {Counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 910.906 ; gain = 32.895
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 921.891 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sim_1/new/Counter_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
"xelab -wto 429947ac10f64313bd2308591c14a1c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_bench_behav xil_defaultlib.Counter_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 429947ac10f64313bd2308591c14a1c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_bench_behav xil_defaultlib.Counter_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture boolean_function of entity xil_defaultlib.FrequencyDivider [frequencydivider_default]
Compiling architecture boolean_function of entity xil_defaultlib.Lab_4B [lab_4b_default]
Compiling architecture boolean_function of entity xil_defaultlib.Counter [counter_default]
Compiling architecture bench of entity xil_defaultlib.counter_bench
Built simulation snapshot Counter_bench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim/xsim.dir/Counter_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim/xsim.dir/Counter_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  9 16:58:01 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  9 16:58:01 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 921.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kbastola1/Desktop/Counter/Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_bench_behav -key {Behavioral:sim_1:Functional:Counter_bench} -tclbatch {Counter_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Counter_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 921.891 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Thu Mar  9 16:58:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Counter/Counter.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1331.773 ; gain = 409.883
set_property IOSTANDARD LVCMOS33 [get_ports [list {Count[3]} {Count[2]} {Count[1]} {Count[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Clock_System]]
set_property package_pin "" [get_ports [list  {Count[3]}]]
place_ports {Count[0]} H17
place_ports {Count[1]} K15
place_ports {Count[2]} J13
place_ports {Count[3]} N14
place_ports Clock_System J15
place_ports Reset L16
file mkdir C:/Users/kbastola1/Desktop/Counter/Counter.srcs/constrs_1/new
close [ open C:/Users/kbastola1/Desktop/Counter/Counter.srcs/constrs_1/new/Counter_Constrain.xdc w ]
add_files -fileset constrs_1 C:/Users/kbastola1/Desktop/Counter/Counter.srcs/constrs_1/new/Counter_Constrain.xdc
set_property target_constrs_file C:/Users/kbastola1/Desktop/Counter/Counter.srcs/constrs_1/new/Counter_Constrain.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kbastola1/Desktop/Counter/Counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  9 17:01:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Counter/Counter.runs/synth_1/runme.log
[Thu Mar  9 17:01:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Counter/Counter.runs/impl_1/runme.log
place_ports Clock_System E3
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  9 17:03:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Counter/Counter.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2349.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2349.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
