// Seed: 634025840
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output uwire id_5,
    output wand id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    output wor id_11
);
  wire id_13;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri id_7
    , id_20,
    input tri id_8,
    output wand id_9,
    output supply0 id_10,
    input wand id_11,
    input wor id_12,
    output wire id_13,
    output wire id_14,
    input tri0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    output uwire id_18
);
  logic id_21 = id_11 - id_11;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_2,
      id_18,
      id_14,
      id_12,
      id_0,
      id_16,
      id_12,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
