Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne13.ecn.purdue.edu, pid 5821
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c478ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c478b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c478be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c478c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c478d0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4785b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47863710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4786d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47875710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4787e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47888710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47890710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4781a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47822710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4782c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47834710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4783e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47847710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47850710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477e1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477eb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477f3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c47807710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c478106d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477a26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477ac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477b56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477be6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477c66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477d06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477616d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4776a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477746d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4777d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4778f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477196d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477226d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4772a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477336d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4773c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4774e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476d76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476ea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476f36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476fd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c477066d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c4770f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476986d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476aa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476bc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476c46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476ce6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476d66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2c476686d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c476733c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47673e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4767c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47684320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47684d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4768d7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47696278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47696cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4761f748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c476281d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47628c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c476306a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4763a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4763ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c476425f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4764c080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4764cac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47655550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47655f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475dea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475e64a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475e6ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475ef978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475f9400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475f9e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c476028d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4760a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4760ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47614828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4759d2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4759dcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475a6780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475af208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475afc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475b86d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475c1160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475c1ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475c9630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475d20b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475d2b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4755c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4755cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47566a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4756f4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4756ff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475779b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47580438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47580e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47589908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47592390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47592dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4751b860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c475232e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47523d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4752d7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47536240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c47536c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4753f710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c485f50b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c485f5b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c4754e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c474d8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c474d8ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2c474e1550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e1e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e80f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e8320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e8550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e8780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e89b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e8be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474e8e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f5080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f52b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f54e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f5710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f5940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f5b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f5da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2c474f5fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f2c474a7ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f2c474b0550>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33556536201000 because a thread reached the max instruction count
