// Seed: 3601594309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd2,
    parameter id_4  = 32'd17
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6[id_12 : id_4],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23[-1 : 1'b0],
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  module_0 modCall_1 (
      id_24,
      id_27,
      id_18,
      id_10
  );
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output logic [7:0] id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire _id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_31;
  integer id_32;
  ;
  assign id_19 = -1;
endmodule
