<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência à estrutura DMA_Type</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structDMA__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Atributos Públicos</a> &#124;
<a href="structDMA__Type-members.html">Mostrar lista completa dos membros</a>  </div>
  <div class="headertitle"><div class="title">Referência à estrutura DMA_Type<div class="ingroups"><a class="el" href="group__Raspberry.html">Pi</a> &raquo; <a class="el" href="group__RP2040.html">RP2040</a> &#124; <a class="el" href="group__Raspberry.html">Pi</a> &raquo; <a class="el" href="group__RP2350.html">RP2350</a> &raquo; <a class="el" href="group__Device__Peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>DMA with separate read and write masters (DMA)  
 <a href="structDMA__Type.html#details">Mais...</a></p>

<p><code>#include &lt;<a class="el" href="RP2040_8h_source.html">RP2040.h</a>&gt;</code></p>
<div class="dynheader">
Diagrama de colaboração para DMA_Type:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="structDMA__Type__coll__graph.svg" width="240" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Atributos Públicos</h2></td></tr>
<tr class="memitem:a4c991adee65bc64b5616e44eda95c6fb" id="r_a4c991adee65bc64b5616e44eda95c6fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4c991adee65bc64b5616e44eda95c6fb">CH0_AL1_CTRL</a></td></tr>
<tr class="memdesc:a4c991adee65bc64b5616e44eda95c6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a4c991adee65bc64b5616e44eda95c6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5242f05d50e921e2717b4708bd8ed16d" id="r_a5242f05d50e921e2717b4708bd8ed16d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5242f05d50e921e2717b4708bd8ed16d">CH0_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a5242f05d50e921e2717b4708bd8ed16d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a5242f05d50e921e2717b4708bd8ed16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd21918f3e8bb2ad5a6aea2525b9fc4" id="r_a4bd21918f3e8bb2ad5a6aea2525b9fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4bd21918f3e8bb2ad5a6aea2525b9fc4">CH0_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a4bd21918f3e8bb2ad5a6aea2525b9fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a4bd21918f3e8bb2ad5a6aea2525b9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c8f19f6f5c2722615b085a18b93493" id="r_a96c8f19f6f5c2722615b085a18b93493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a96c8f19f6f5c2722615b085a18b93493">CH0_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a96c8f19f6f5c2722615b085a18b93493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a96c8f19f6f5c2722615b085a18b93493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06a83ec6e3abcee3507afecd3c7875a" id="r_ac06a83ec6e3abcee3507afecd3c7875a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac06a83ec6e3abcee3507afecd3c7875a">CH0_AL2_CTRL</a></td></tr>
<tr class="memdesc:ac06a83ec6e3abcee3507afecd3c7875a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ac06a83ec6e3abcee3507afecd3c7875a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6906709f18acae028fbfe3982fd1d97b" id="r_a6906709f18acae028fbfe3982fd1d97b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6906709f18acae028fbfe3982fd1d97b">CH0_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a6906709f18acae028fbfe3982fd1d97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a6906709f18acae028fbfe3982fd1d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd77f11b60f22b134240d1197605bde" id="r_aafd77f11b60f22b134240d1197605bde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aafd77f11b60f22b134240d1197605bde">CH0_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:aafd77f11b60f22b134240d1197605bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:aafd77f11b60f22b134240d1197605bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d6029852977a728ca5f7b40f8c282e" id="r_ad8d6029852977a728ca5f7b40f8c282e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad8d6029852977a728ca5f7b40f8c282e">CH0_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:ad8d6029852977a728ca5f7b40f8c282e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:ad8d6029852977a728ca5f7b40f8c282e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e623e66812b232ace25e68b71a54ff6" id="r_a6e623e66812b232ace25e68b71a54ff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6e623e66812b232ace25e68b71a54ff6">CH0_AL3_CTRL</a></td></tr>
<tr class="memdesc:a6e623e66812b232ace25e68b71a54ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a6e623e66812b232ace25e68b71a54ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365886cd0fa07117e23b20bae16737e2" id="r_a365886cd0fa07117e23b20bae16737e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a365886cd0fa07117e23b20bae16737e2">CH0_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a365886cd0fa07117e23b20bae16737e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a365886cd0fa07117e23b20bae16737e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078ec01063df4d00f72aa5edf4caf5c6" id="r_a078ec01063df4d00f72aa5edf4caf5c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a078ec01063df4d00f72aa5edf4caf5c6">CH0_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a078ec01063df4d00f72aa5edf4caf5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a078ec01063df4d00f72aa5edf4caf5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf6662165bc7649896c910dfee1b615" id="r_acdf6662165bc7649896c910dfee1b615"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acdf6662165bc7649896c910dfee1b615">CH0_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:acdf6662165bc7649896c910dfee1b615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 0 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:acdf6662165bc7649896c910dfee1b615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78c13fe1c1a2da7136576ba42051ca2" id="r_ab78c13fe1c1a2da7136576ba42051ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab78c13fe1c1a2da7136576ba42051ca2">CH0_CTRL_TRIG</a></td></tr>
<tr class="memdesc:ab78c13fe1c1a2da7136576ba42051ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 0 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:ab78c13fe1c1a2da7136576ba42051ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8c869fdd26ba49ffc53fbdf4a9f5d6" id="r_a8e8c869fdd26ba49ffc53fbdf4a9f5d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8e8c869fdd26ba49ffc53fbdf4a9f5d6">CH0_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a8e8c869fdd26ba49ffc53fbdf4a9f5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a8e8c869fdd26ba49ffc53fbdf4a9f5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534694d162feed24ec911350797650a2" id="r_a534694d162feed24ec911350797650a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a534694d162feed24ec911350797650a2">CH0_DBG_TCR</a></td></tr>
<tr class="memdesc:a534694d162feed24ec911350797650a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a534694d162feed24ec911350797650a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52bd9d6bdeaf955773e200fa6278acf3" id="r_a52bd9d6bdeaf955773e200fa6278acf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a52bd9d6bdeaf955773e200fa6278acf3">CH0_READ_ADDR</a></td></tr>
<tr class="memdesc:a52bd9d6bdeaf955773e200fa6278acf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; DMA Structure <br  />
  <br /></td></tr>
<tr class="separator:a52bd9d6bdeaf955773e200fa6278acf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3356a24595fa96703ad80d1ead29177" id="r_ae3356a24595fa96703ad80d1ead29177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae3356a24595fa96703ad80d1ead29177">CH0_TRANS_COUNT</a></td></tr>
<tr class="memdesc:ae3356a24595fa96703ad80d1ead29177"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 0 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:ae3356a24595fa96703ad80d1ead29177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf876a97f97c941bd860d62bada3f73" id="r_a2bf876a97f97c941bd860d62bada3f73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2bf876a97f97c941bd860d62bada3f73">CH0_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a2bf876a97f97c941bd860d62bada3f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 0 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a2bf876a97f97c941bd860d62bada3f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bbc85bb54061f31abe2e9795fa1374" id="r_a46bbc85bb54061f31abe2e9795fa1374"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a46bbc85bb54061f31abe2e9795fa1374">CH10_AL1_CTRL</a></td></tr>
<tr class="memdesc:a46bbc85bb54061f31abe2e9795fa1374"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a46bbc85bb54061f31abe2e9795fa1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb0c2886438e6b1778c30462dd3e011" id="r_aaeb0c2886438e6b1778c30462dd3e011"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aaeb0c2886438e6b1778c30462dd3e011">CH10_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:aaeb0c2886438e6b1778c30462dd3e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aaeb0c2886438e6b1778c30462dd3e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad077af6d0f10a7518b1ba7703162c812" id="r_ad077af6d0f10a7518b1ba7703162c812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad077af6d0f10a7518b1ba7703162c812">CH10_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:ad077af6d0f10a7518b1ba7703162c812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:ad077af6d0f10a7518b1ba7703162c812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeec15f9c0b4c899f26f196bd930fcf9" id="r_aeeec15f9c0b4c899f26f196bd930fcf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aeeec15f9c0b4c899f26f196bd930fcf9">CH10_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aeeec15f9c0b4c899f26f196bd930fcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aeeec15f9c0b4c899f26f196bd930fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10497a46a26fdcb6a09a49f965567d06" id="r_a10497a46a26fdcb6a09a49f965567d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a10497a46a26fdcb6a09a49f965567d06">CH10_AL2_CTRL</a></td></tr>
<tr class="memdesc:a10497a46a26fdcb6a09a49f965567d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a10497a46a26fdcb6a09a49f965567d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6789ecee7a7b0d1e64d7d16994255555" id="r_a6789ecee7a7b0d1e64d7d16994255555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6789ecee7a7b0d1e64d7d16994255555">CH10_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a6789ecee7a7b0d1e64d7d16994255555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a6789ecee7a7b0d1e64d7d16994255555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afc3ccf3ff7237a0ccd0eed96c4a8a3" id="r_a3afc3ccf3ff7237a0ccd0eed96c4a8a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3afc3ccf3ff7237a0ccd0eed96c4a8a3">CH10_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a3afc3ccf3ff7237a0ccd0eed96c4a8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a3afc3ccf3ff7237a0ccd0eed96c4a8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bea903055e5ec0aabba0ec47e5cfbc" id="r_a83bea903055e5ec0aabba0ec47e5cfbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a83bea903055e5ec0aabba0ec47e5cfbc">CH10_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a83bea903055e5ec0aabba0ec47e5cfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a83bea903055e5ec0aabba0ec47e5cfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0212845b4e325453844f8d8ee92c4260" id="r_a0212845b4e325453844f8d8ee92c4260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0212845b4e325453844f8d8ee92c4260">CH10_AL3_CTRL</a></td></tr>
<tr class="memdesc:a0212845b4e325453844f8d8ee92c4260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a0212845b4e325453844f8d8ee92c4260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade20c559d506881e614b54edabb2178" id="r_aade20c559d506881e614b54edabb2178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aade20c559d506881e614b54edabb2178">CH10_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:aade20c559d506881e614b54edabb2178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aade20c559d506881e614b54edabb2178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7253922988e96e1088f6d5195369044b" id="r_a7253922988e96e1088f6d5195369044b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7253922988e96e1088f6d5195369044b">CH10_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a7253922988e96e1088f6d5195369044b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a7253922988e96e1088f6d5195369044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb533f98f76c855dc387916dff6a81c4" id="r_aeb533f98f76c855dc387916dff6a81c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aeb533f98f76c855dc387916dff6a81c4">CH10_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aeb533f98f76c855dc387916dff6a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 10 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aeb533f98f76c855dc387916dff6a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb3306a40730647326be3681c3914cd" id="r_a9fb3306a40730647326be3681c3914cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9fb3306a40730647326be3681c3914cd">CH10_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a9fb3306a40730647326be3681c3914cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 10 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a9fb3306a40730647326be3681c3914cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed2fd46f6101c735ad76977cf3a9e10" id="r_a9ed2fd46f6101c735ad76977cf3a9e10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9ed2fd46f6101c735ad76977cf3a9e10">CH10_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a9ed2fd46f6101c735ad76977cf3a9e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a9ed2fd46f6101c735ad76977cf3a9e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562791af43fe14da383bdc2015d0b8ee" id="r_a562791af43fe14da383bdc2015d0b8ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a562791af43fe14da383bdc2015d0b8ee">CH10_DBG_TCR</a></td></tr>
<tr class="memdesc:a562791af43fe14da383bdc2015d0b8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a562791af43fe14da383bdc2015d0b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971eb476fe790a55db5a16b68fea374a" id="r_a971eb476fe790a55db5a16b68fea374a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a971eb476fe790a55db5a16b68fea374a">CH10_READ_ADDR</a></td></tr>
<tr class="memdesc:a971eb476fe790a55db5a16b68fea374a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 10 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a971eb476fe790a55db5a16b68fea374a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd92a492ee6329b2c44e3548542ab484" id="r_acd92a492ee6329b2c44e3548542ab484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acd92a492ee6329b2c44e3548542ab484">CH10_TRANS_COUNT</a></td></tr>
<tr class="memdesc:acd92a492ee6329b2c44e3548542ab484"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 10 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:acd92a492ee6329b2c44e3548542ab484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa216fbe9e881b71711982cd3c8620323" id="r_aa216fbe9e881b71711982cd3c8620323"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa216fbe9e881b71711982cd3c8620323">CH10_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aa216fbe9e881b71711982cd3c8620323"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 10 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:aa216fbe9e881b71711982cd3c8620323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a97e1341b506e0a06ee85487733be5e" id="r_a1a97e1341b506e0a06ee85487733be5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1a97e1341b506e0a06ee85487733be5e">CH11_AL1_CTRL</a></td></tr>
<tr class="memdesc:a1a97e1341b506e0a06ee85487733be5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a1a97e1341b506e0a06ee85487733be5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde0b053ff53e411778d1d206d481eb1" id="r_adde0b053ff53e411778d1d206d481eb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adde0b053ff53e411778d1d206d481eb1">CH11_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:adde0b053ff53e411778d1d206d481eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:adde0b053ff53e411778d1d206d481eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c6bd16d6208e1a4db7772f02435eda" id="r_a29c6bd16d6208e1a4db7772f02435eda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a29c6bd16d6208e1a4db7772f02435eda">CH11_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a29c6bd16d6208e1a4db7772f02435eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a29c6bd16d6208e1a4db7772f02435eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7801912e8d348e3fbcd79364249b6f03" id="r_a7801912e8d348e3fbcd79364249b6f03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7801912e8d348e3fbcd79364249b6f03">CH11_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a7801912e8d348e3fbcd79364249b6f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a7801912e8d348e3fbcd79364249b6f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e7680419749aa941f36c7a876b462d" id="r_ac5e7680419749aa941f36c7a876b462d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac5e7680419749aa941f36c7a876b462d">CH11_AL2_CTRL</a></td></tr>
<tr class="memdesc:ac5e7680419749aa941f36c7a876b462d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ac5e7680419749aa941f36c7a876b462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121d4a18bf402b2689186a80085c534c" id="r_a121d4a18bf402b2689186a80085c534c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a121d4a18bf402b2689186a80085c534c">CH11_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a121d4a18bf402b2689186a80085c534c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a121d4a18bf402b2689186a80085c534c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84c9a70a2c5331066470fbf0a05f9e4" id="r_ab84c9a70a2c5331066470fbf0a05f9e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab84c9a70a2c5331066470fbf0a05f9e4">CH11_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:ab84c9a70a2c5331066470fbf0a05f9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:ab84c9a70a2c5331066470fbf0a05f9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ab14700a246ce147845837689ca384" id="r_a05ab14700a246ce147845837689ca384"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a05ab14700a246ce147845837689ca384">CH11_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a05ab14700a246ce147845837689ca384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a05ab14700a246ce147845837689ca384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468d65b51583c4a146e4c0aab3db1e7e" id="r_a468d65b51583c4a146e4c0aab3db1e7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a468d65b51583c4a146e4c0aab3db1e7e">CH11_AL3_CTRL</a></td></tr>
<tr class="memdesc:a468d65b51583c4a146e4c0aab3db1e7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a468d65b51583c4a146e4c0aab3db1e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec1c569a4501a35218de25b142cedfc" id="r_acec1c569a4501a35218de25b142cedfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acec1c569a4501a35218de25b142cedfc">CH11_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:acec1c569a4501a35218de25b142cedfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:acec1c569a4501a35218de25b142cedfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5a9d0290d3e98c641099efa4511505" id="r_a7d5a9d0290d3e98c641099efa4511505"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7d5a9d0290d3e98c641099efa4511505">CH11_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a7d5a9d0290d3e98c641099efa4511505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a7d5a9d0290d3e98c641099efa4511505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc1eef8a0166033ef7a8fa7befda7f" id="r_af3cc1eef8a0166033ef7a8fa7befda7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af3cc1eef8a0166033ef7a8fa7befda7f">CH11_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:af3cc1eef8a0166033ef7a8fa7befda7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 11 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:af3cc1eef8a0166033ef7a8fa7befda7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac329a4e558a5c2e0019d74f72a24d957" id="r_ac329a4e558a5c2e0019d74f72a24d957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac329a4e558a5c2e0019d74f72a24d957">CH11_CTRL_TRIG</a></td></tr>
<tr class="memdesc:ac329a4e558a5c2e0019d74f72a24d957"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 11 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:ac329a4e558a5c2e0019d74f72a24d957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd6a809f618d0affb222c9bbdeee324" id="r_adcd6a809f618d0affb222c9bbdeee324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adcd6a809f618d0affb222c9bbdeee324">CH11_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:adcd6a809f618d0affb222c9bbdeee324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:adcd6a809f618d0affb222c9bbdeee324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c45b355ad92bdbafb716af53428ca68" id="r_a8c45b355ad92bdbafb716af53428ca68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8c45b355ad92bdbafb716af53428ca68">CH11_DBG_TCR</a></td></tr>
<tr class="memdesc:a8c45b355ad92bdbafb716af53428ca68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a8c45b355ad92bdbafb716af53428ca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8284c4995947105f55bee770b2f2b72d" id="r_a8284c4995947105f55bee770b2f2b72d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8284c4995947105f55bee770b2f2b72d">CH11_READ_ADDR</a></td></tr>
<tr class="memdesc:a8284c4995947105f55bee770b2f2b72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 11 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a8284c4995947105f55bee770b2f2b72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea4895e6172e758bee60a78c0c31cbb" id="r_a2ea4895e6172e758bee60a78c0c31cbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2ea4895e6172e758bee60a78c0c31cbb">CH11_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a2ea4895e6172e758bee60a78c0c31cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 11 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a2ea4895e6172e758bee60a78c0c31cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6154dce183948fd6bea51e5f82f8b6" id="r_afa6154dce183948fd6bea51e5f82f8b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afa6154dce183948fd6bea51e5f82f8b6">CH11_WRITE_ADDR</a></td></tr>
<tr class="memdesc:afa6154dce183948fd6bea51e5f82f8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 11 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:afa6154dce183948fd6bea51e5f82f8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cf3af5333a7331d3d4973374f7cfbc" id="r_a24cf3af5333a7331d3d4973374f7cfbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a24cf3af5333a7331d3d4973374f7cfbc">CH12_AL1_CTRL</a></td></tr>
<tr class="memdesc:a24cf3af5333a7331d3d4973374f7cfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a24cf3af5333a7331d3d4973374f7cfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f92e82bcb992015f6dbe9d2a0706eca" id="r_a8f92e82bcb992015f6dbe9d2a0706eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8f92e82bcb992015f6dbe9d2a0706eca">CH12_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a8f92e82bcb992015f6dbe9d2a0706eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a8f92e82bcb992015f6dbe9d2a0706eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9dff2b57f034c6bfdb0adca1ee1cb0" id="r_a5e9dff2b57f034c6bfdb0adca1ee1cb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5e9dff2b57f034c6bfdb0adca1ee1cb0">CH12_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a5e9dff2b57f034c6bfdb0adca1ee1cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a5e9dff2b57f034c6bfdb0adca1ee1cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace2d1c713d8c47b20ed707eb4efea6c" id="r_aace2d1c713d8c47b20ed707eb4efea6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aace2d1c713d8c47b20ed707eb4efea6c">CH12_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aace2d1c713d8c47b20ed707eb4efea6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aace2d1c713d8c47b20ed707eb4efea6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b59047b05bf194aedbe2e93d363c84b" id="r_a3b59047b05bf194aedbe2e93d363c84b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3b59047b05bf194aedbe2e93d363c84b">CH12_AL2_CTRL</a></td></tr>
<tr class="memdesc:a3b59047b05bf194aedbe2e93d363c84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a3b59047b05bf194aedbe2e93d363c84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0626368cd9544d2efa694d848e174ab" id="r_af0626368cd9544d2efa694d848e174ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af0626368cd9544d2efa694d848e174ab">CH12_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:af0626368cd9544d2efa694d848e174ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:af0626368cd9544d2efa694d848e174ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d284ba728b5af3857c905f0f4614c29" id="r_a0d284ba728b5af3857c905f0f4614c29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0d284ba728b5af3857c905f0f4614c29">CH12_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a0d284ba728b5af3857c905f0f4614c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a0d284ba728b5af3857c905f0f4614c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9fca36aa8471a3283bafad91bfd7f3" id="r_ada9fca36aa8471a3283bafad91bfd7f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ada9fca36aa8471a3283bafad91bfd7f3">CH12_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:ada9fca36aa8471a3283bafad91bfd7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:ada9fca36aa8471a3283bafad91bfd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae67d9b46f52b1af3fee4706d6fc9b9f" id="r_aae67d9b46f52b1af3fee4706d6fc9b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aae67d9b46f52b1af3fee4706d6fc9b9f">CH12_AL3_CTRL</a></td></tr>
<tr class="memdesc:aae67d9b46f52b1af3fee4706d6fc9b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:aae67d9b46f52b1af3fee4706d6fc9b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e44168af9102f5b02683b4fd24108c4" id="r_a5e44168af9102f5b02683b4fd24108c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5e44168af9102f5b02683b4fd24108c4">CH12_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a5e44168af9102f5b02683b4fd24108c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a5e44168af9102f5b02683b4fd24108c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b8b652af22e778f28b640d72f7b0ec" id="r_a64b8b652af22e778f28b640d72f7b0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a64b8b652af22e778f28b640d72f7b0ec">CH12_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a64b8b652af22e778f28b640d72f7b0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a64b8b652af22e778f28b640d72f7b0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839cc7c62c59247d32f222dcb5c49e69" id="r_a839cc7c62c59247d32f222dcb5c49e69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a839cc7c62c59247d32f222dcb5c49e69">CH12_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a839cc7c62c59247d32f222dcb5c49e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 12 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a839cc7c62c59247d32f222dcb5c49e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100a353efb79c1d3b14ba93e3321884f" id="r_a100a353efb79c1d3b14ba93e3321884f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a100a353efb79c1d3b14ba93e3321884f">CH12_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a100a353efb79c1d3b14ba93e3321884f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 12 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a100a353efb79c1d3b14ba93e3321884f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac9dd20ec2b6e710f4f2be83ff9fc9" id="r_ae4ac9dd20ec2b6e710f4f2be83ff9fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae4ac9dd20ec2b6e710f4f2be83ff9fc9">CH12_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:ae4ac9dd20ec2b6e710f4f2be83ff9fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:ae4ac9dd20ec2b6e710f4f2be83ff9fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefaf0a9ff5e861d316a38a9fcb90911f" id="r_aefaf0a9ff5e861d316a38a9fcb90911f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aefaf0a9ff5e861d316a38a9fcb90911f">CH12_DBG_TCR</a></td></tr>
<tr class="memdesc:aefaf0a9ff5e861d316a38a9fcb90911f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:aefaf0a9ff5e861d316a38a9fcb90911f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c981edcad620289e14bd035ad8ae105" id="r_a6c981edcad620289e14bd035ad8ae105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6c981edcad620289e14bd035ad8ae105">CH12_READ_ADDR</a></td></tr>
<tr class="memdesc:a6c981edcad620289e14bd035ad8ae105"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 12 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a6c981edcad620289e14bd035ad8ae105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5adc0fbb76dd11ffb9c238e20737660" id="r_ac5adc0fbb76dd11ffb9c238e20737660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac5adc0fbb76dd11ffb9c238e20737660">CH12_TRANS_COUNT</a></td></tr>
<tr class="memdesc:ac5adc0fbb76dd11ffb9c238e20737660"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 12 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:ac5adc0fbb76dd11ffb9c238e20737660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085f5a77494eeb4c102b29d0b51f9549" id="r_a085f5a77494eeb4c102b29d0b51f9549"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a085f5a77494eeb4c102b29d0b51f9549">CH12_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a085f5a77494eeb4c102b29d0b51f9549"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 12 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a085f5a77494eeb4c102b29d0b51f9549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39cbdeaed8bd607dd2d342917426eda" id="r_ab39cbdeaed8bd607dd2d342917426eda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab39cbdeaed8bd607dd2d342917426eda">CH13_AL1_CTRL</a></td></tr>
<tr class="memdesc:ab39cbdeaed8bd607dd2d342917426eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ab39cbdeaed8bd607dd2d342917426eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122a8167464a93cabee1143168970f29" id="r_a122a8167464a93cabee1143168970f29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a122a8167464a93cabee1143168970f29">CH13_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a122a8167464a93cabee1143168970f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a122a8167464a93cabee1143168970f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1703986815888454e223471fa5869eb7" id="r_a1703986815888454e223471fa5869eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1703986815888454e223471fa5869eb7">CH13_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a1703986815888454e223471fa5869eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a1703986815888454e223471fa5869eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19dbc60f70506d696eb7addcf584503" id="r_aa19dbc60f70506d696eb7addcf584503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa19dbc60f70506d696eb7addcf584503">CH13_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aa19dbc60f70506d696eb7addcf584503"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aa19dbc60f70506d696eb7addcf584503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1860c9ceed9a357b8859e28a79ac109a" id="r_a1860c9ceed9a357b8859e28a79ac109a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1860c9ceed9a357b8859e28a79ac109a">CH13_AL2_CTRL</a></td></tr>
<tr class="memdesc:a1860c9ceed9a357b8859e28a79ac109a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a1860c9ceed9a357b8859e28a79ac109a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928d220a3c0f8a49bc4a1dfa80f57dbc" id="r_a928d220a3c0f8a49bc4a1dfa80f57dbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a928d220a3c0f8a49bc4a1dfa80f57dbc">CH13_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a928d220a3c0f8a49bc4a1dfa80f57dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a928d220a3c0f8a49bc4a1dfa80f57dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34545fd64ebebe19a13b9ba741751191" id="r_a34545fd64ebebe19a13b9ba741751191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a34545fd64ebebe19a13b9ba741751191">CH13_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a34545fd64ebebe19a13b9ba741751191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a34545fd64ebebe19a13b9ba741751191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7cf0ea84ee3558f960d4bfd3bf030ab" id="r_ad7cf0ea84ee3558f960d4bfd3bf030ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad7cf0ea84ee3558f960d4bfd3bf030ab">CH13_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:ad7cf0ea84ee3558f960d4bfd3bf030ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:ad7cf0ea84ee3558f960d4bfd3bf030ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ebe0204d42cd0b42ae1cb24969b1f5" id="r_a12ebe0204d42cd0b42ae1cb24969b1f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a12ebe0204d42cd0b42ae1cb24969b1f5">CH13_AL3_CTRL</a></td></tr>
<tr class="memdesc:a12ebe0204d42cd0b42ae1cb24969b1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a12ebe0204d42cd0b42ae1cb24969b1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d0d0f3d4c62edd746b09c93f2bdf36" id="r_aa1d0d0f3d4c62edd746b09c93f2bdf36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa1d0d0f3d4c62edd746b09c93f2bdf36">CH13_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:aa1d0d0f3d4c62edd746b09c93f2bdf36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aa1d0d0f3d4c62edd746b09c93f2bdf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2bb4f26f6cf2547f13b2ff90fd54dc1" id="r_ad2bb4f26f6cf2547f13b2ff90fd54dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad2bb4f26f6cf2547f13b2ff90fd54dc1">CH13_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:ad2bb4f26f6cf2547f13b2ff90fd54dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:ad2bb4f26f6cf2547f13b2ff90fd54dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6e43ef2e4cc74f868267175e77373f" id="r_afd6e43ef2e4cc74f868267175e77373f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afd6e43ef2e4cc74f868267175e77373f">CH13_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:afd6e43ef2e4cc74f868267175e77373f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 13 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:afd6e43ef2e4cc74f868267175e77373f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647cd106930473664155d7ca1f8ef159" id="r_a647cd106930473664155d7ca1f8ef159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a647cd106930473664155d7ca1f8ef159">CH13_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a647cd106930473664155d7ca1f8ef159"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 13 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a647cd106930473664155d7ca1f8ef159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9f37d324f0ff727399f4a52dbcf694" id="r_a2f9f37d324f0ff727399f4a52dbcf694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2f9f37d324f0ff727399f4a52dbcf694">CH13_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a2f9f37d324f0ff727399f4a52dbcf694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a2f9f37d324f0ff727399f4a52dbcf694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8d9d47f63794a85c80a7532bd137f0" id="r_a1a8d9d47f63794a85c80a7532bd137f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1a8d9d47f63794a85c80a7532bd137f0">CH13_DBG_TCR</a></td></tr>
<tr class="memdesc:a1a8d9d47f63794a85c80a7532bd137f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a1a8d9d47f63794a85c80a7532bd137f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f148694642d2043233244aa97ba16d6" id="r_a8f148694642d2043233244aa97ba16d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8f148694642d2043233244aa97ba16d6">CH13_READ_ADDR</a></td></tr>
<tr class="memdesc:a8f148694642d2043233244aa97ba16d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 13 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a8f148694642d2043233244aa97ba16d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af78c6460324e6002e7d2ad1675b385" id="r_a7af78c6460324e6002e7d2ad1675b385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7af78c6460324e6002e7d2ad1675b385">CH13_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a7af78c6460324e6002e7d2ad1675b385"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 13 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a7af78c6460324e6002e7d2ad1675b385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e4ab1c3ff0241d98b7405351152371" id="r_a17e4ab1c3ff0241d98b7405351152371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a17e4ab1c3ff0241d98b7405351152371">CH13_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a17e4ab1c3ff0241d98b7405351152371"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 13 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a17e4ab1c3ff0241d98b7405351152371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c69395d8a418a51d235a928b68427fd" id="r_a8c69395d8a418a51d235a928b68427fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8c69395d8a418a51d235a928b68427fd">CH14_AL1_CTRL</a></td></tr>
<tr class="memdesc:a8c69395d8a418a51d235a928b68427fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a8c69395d8a418a51d235a928b68427fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cee5509be74aeedc8ec6586ea58ef9" id="r_ad3cee5509be74aeedc8ec6586ea58ef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad3cee5509be74aeedc8ec6586ea58ef9">CH14_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:ad3cee5509be74aeedc8ec6586ea58ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:ad3cee5509be74aeedc8ec6586ea58ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae363d03816d7cc6bf763bf78d6dce67" id="r_aae363d03816d7cc6bf763bf78d6dce67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aae363d03816d7cc6bf763bf78d6dce67">CH14_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:aae363d03816d7cc6bf763bf78d6dce67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aae363d03816d7cc6bf763bf78d6dce67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe0c5149f32b953343c01ae5ecd960c" id="r_aefe0c5149f32b953343c01ae5ecd960c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aefe0c5149f32b953343c01ae5ecd960c">CH14_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aefe0c5149f32b953343c01ae5ecd960c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aefe0c5149f32b953343c01ae5ecd960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59feeac81a4977d81cef61853680f7cb" id="r_a59feeac81a4977d81cef61853680f7cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a59feeac81a4977d81cef61853680f7cb">CH14_AL2_CTRL</a></td></tr>
<tr class="memdesc:a59feeac81a4977d81cef61853680f7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a59feeac81a4977d81cef61853680f7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab52cff3550f602ce20022119104607" id="r_a8ab52cff3550f602ce20022119104607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8ab52cff3550f602ce20022119104607">CH14_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a8ab52cff3550f602ce20022119104607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a8ab52cff3550f602ce20022119104607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e8ff2b55126c2834d10141ae090961" id="r_a18e8ff2b55126c2834d10141ae090961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a18e8ff2b55126c2834d10141ae090961">CH14_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a18e8ff2b55126c2834d10141ae090961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a18e8ff2b55126c2834d10141ae090961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf810aefb92b2ce3433a5106baa0eee4" id="r_acf810aefb92b2ce3433a5106baa0eee4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acf810aefb92b2ce3433a5106baa0eee4">CH14_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:acf810aefb92b2ce3433a5106baa0eee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:acf810aefb92b2ce3433a5106baa0eee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee2b72ed5782c7c4bbb2f7e69b86318" id="r_aeee2b72ed5782c7c4bbb2f7e69b86318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aeee2b72ed5782c7c4bbb2f7e69b86318">CH14_AL3_CTRL</a></td></tr>
<tr class="memdesc:aeee2b72ed5782c7c4bbb2f7e69b86318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:aeee2b72ed5782c7c4bbb2f7e69b86318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f56cd1554689fd53c046cebeb3d7c4" id="r_a68f56cd1554689fd53c046cebeb3d7c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a68f56cd1554689fd53c046cebeb3d7c4">CH14_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a68f56cd1554689fd53c046cebeb3d7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a68f56cd1554689fd53c046cebeb3d7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d422e3b03c967c58edf174bcd15c91" id="r_a90d422e3b03c967c58edf174bcd15c91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a90d422e3b03c967c58edf174bcd15c91">CH14_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a90d422e3b03c967c58edf174bcd15c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a90d422e3b03c967c58edf174bcd15c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9b2ba14bbb85a13de49c782980710b" id="r_a6e9b2ba14bbb85a13de49c782980710b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6e9b2ba14bbb85a13de49c782980710b">CH14_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a6e9b2ba14bbb85a13de49c782980710b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 14 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a6e9b2ba14bbb85a13de49c782980710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb84ab8cef20b8791bd945913525c402" id="r_afb84ab8cef20b8791bd945913525c402"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afb84ab8cef20b8791bd945913525c402">CH14_CTRL_TRIG</a></td></tr>
<tr class="memdesc:afb84ab8cef20b8791bd945913525c402"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 14 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:afb84ab8cef20b8791bd945913525c402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4032d1d3a0b5970bc7565c3fd4b12bc" id="r_ae4032d1d3a0b5970bc7565c3fd4b12bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae4032d1d3a0b5970bc7565c3fd4b12bc">CH14_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:ae4032d1d3a0b5970bc7565c3fd4b12bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:ae4032d1d3a0b5970bc7565c3fd4b12bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5c7eb6e637cfb9e432de79c0381311" id="r_adb5c7eb6e637cfb9e432de79c0381311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adb5c7eb6e637cfb9e432de79c0381311">CH14_DBG_TCR</a></td></tr>
<tr class="memdesc:adb5c7eb6e637cfb9e432de79c0381311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:adb5c7eb6e637cfb9e432de79c0381311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14dcbafd4e4f4b867bdc473dbc4e0d1b" id="r_a14dcbafd4e4f4b867bdc473dbc4e0d1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a14dcbafd4e4f4b867bdc473dbc4e0d1b">CH14_READ_ADDR</a></td></tr>
<tr class="memdesc:a14dcbafd4e4f4b867bdc473dbc4e0d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 14 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a14dcbafd4e4f4b867bdc473dbc4e0d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a64d43b8d3f7b2a3fa8aa9065558b85" id="r_a1a64d43b8d3f7b2a3fa8aa9065558b85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1a64d43b8d3f7b2a3fa8aa9065558b85">CH14_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a1a64d43b8d3f7b2a3fa8aa9065558b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 14 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a1a64d43b8d3f7b2a3fa8aa9065558b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07105ef1931d2d828f237fcff75d4c0c" id="r_a07105ef1931d2d828f237fcff75d4c0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a07105ef1931d2d828f237fcff75d4c0c">CH14_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a07105ef1931d2d828f237fcff75d4c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 14 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a07105ef1931d2d828f237fcff75d4c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ac2d0efa5f61ca93314a41f0bd34a9" id="r_ab5ac2d0efa5f61ca93314a41f0bd34a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab5ac2d0efa5f61ca93314a41f0bd34a9">CH15_AL1_CTRL</a></td></tr>
<tr class="memdesc:ab5ac2d0efa5f61ca93314a41f0bd34a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ab5ac2d0efa5f61ca93314a41f0bd34a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e852ea7828d8c97b01909f5df1d400" id="r_a74e852ea7828d8c97b01909f5df1d400"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a74e852ea7828d8c97b01909f5df1d400">CH15_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a74e852ea7828d8c97b01909f5df1d400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a74e852ea7828d8c97b01909f5df1d400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791e06f104ab54067e7eb37e9264fd07" id="r_a791e06f104ab54067e7eb37e9264fd07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a791e06f104ab54067e7eb37e9264fd07">CH15_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a791e06f104ab54067e7eb37e9264fd07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a791e06f104ab54067e7eb37e9264fd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe495fa661d55a9b3dcba593b516ba7c" id="r_abe495fa661d55a9b3dcba593b516ba7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#abe495fa661d55a9b3dcba593b516ba7c">CH15_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:abe495fa661d55a9b3dcba593b516ba7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:abe495fa661d55a9b3dcba593b516ba7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91afb85cb79949afabf3245a4898547d" id="r_a91afb85cb79949afabf3245a4898547d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a91afb85cb79949afabf3245a4898547d">CH15_AL2_CTRL</a></td></tr>
<tr class="memdesc:a91afb85cb79949afabf3245a4898547d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a91afb85cb79949afabf3245a4898547d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f68a775bad86bcae64f7f9e6eeeec4f" id="r_a0f68a775bad86bcae64f7f9e6eeeec4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0f68a775bad86bcae64f7f9e6eeeec4f">CH15_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a0f68a775bad86bcae64f7f9e6eeeec4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a0f68a775bad86bcae64f7f9e6eeeec4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a40a4916a0cd55013b154e8d232b392" id="r_a5a40a4916a0cd55013b154e8d232b392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5a40a4916a0cd55013b154e8d232b392">CH15_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a5a40a4916a0cd55013b154e8d232b392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a5a40a4916a0cd55013b154e8d232b392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581c1193c9e3743dbd0f02bf83f81159" id="r_a581c1193c9e3743dbd0f02bf83f81159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a581c1193c9e3743dbd0f02bf83f81159">CH15_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a581c1193c9e3743dbd0f02bf83f81159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a581c1193c9e3743dbd0f02bf83f81159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b349d94128d121524689e9bf73b971" id="r_a86b349d94128d121524689e9bf73b971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a86b349d94128d121524689e9bf73b971">CH15_AL3_CTRL</a></td></tr>
<tr class="memdesc:a86b349d94128d121524689e9bf73b971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a86b349d94128d121524689e9bf73b971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af125ce5d3dc83cf5d4663ebb87b11136" id="r_af125ce5d3dc83cf5d4663ebb87b11136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af125ce5d3dc83cf5d4663ebb87b11136">CH15_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:af125ce5d3dc83cf5d4663ebb87b11136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:af125ce5d3dc83cf5d4663ebb87b11136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bed6fbab55dfe277bf9769022457c15" id="r_a5bed6fbab55dfe277bf9769022457c15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5bed6fbab55dfe277bf9769022457c15">CH15_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a5bed6fbab55dfe277bf9769022457c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a5bed6fbab55dfe277bf9769022457c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbedb78d5737a939a5d19e6ae3c2011" id="r_a8cbedb78d5737a939a5d19e6ae3c2011"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8cbedb78d5737a939a5d19e6ae3c2011">CH15_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a8cbedb78d5737a939a5d19e6ae3c2011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 15 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a8cbedb78d5737a939a5d19e6ae3c2011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f5315352f66264dc760d18e97ae5b2" id="r_a02f5315352f66264dc760d18e97ae5b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a02f5315352f66264dc760d18e97ae5b2">CH15_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a02f5315352f66264dc760d18e97ae5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 15 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a02f5315352f66264dc760d18e97ae5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f1fc605c56e26b067dce44e53ec246" id="r_ac4f1fc605c56e26b067dce44e53ec246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac4f1fc605c56e26b067dce44e53ec246">CH15_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:ac4f1fc605c56e26b067dce44e53ec246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:ac4f1fc605c56e26b067dce44e53ec246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddc900cca81a908c29959b8a923ce93" id="r_a5ddc900cca81a908c29959b8a923ce93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5ddc900cca81a908c29959b8a923ce93">CH15_DBG_TCR</a></td></tr>
<tr class="memdesc:a5ddc900cca81a908c29959b8a923ce93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a5ddc900cca81a908c29959b8a923ce93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69c6b43775c160a31e8088f7d9ebeea" id="r_ae69c6b43775c160a31e8088f7d9ebeea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae69c6b43775c160a31e8088f7d9ebeea">CH15_READ_ADDR</a></td></tr>
<tr class="memdesc:ae69c6b43775c160a31e8088f7d9ebeea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 15 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:ae69c6b43775c160a31e8088f7d9ebeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f5af8d97b8a23cbd60ae570eb3d102" id="r_a27f5af8d97b8a23cbd60ae570eb3d102"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a27f5af8d97b8a23cbd60ae570eb3d102">CH15_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a27f5af8d97b8a23cbd60ae570eb3d102"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 15 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a27f5af8d97b8a23cbd60ae570eb3d102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6865ff189667aadb3c65717b3e14eccf" id="r_a6865ff189667aadb3c65717b3e14eccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6865ff189667aadb3c65717b3e14eccf">CH15_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a6865ff189667aadb3c65717b3e14eccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 15 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a6865ff189667aadb3c65717b3e14eccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296c030f1f27667c3efca0aaf1ec08fa" id="r_a296c030f1f27667c3efca0aaf1ec08fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a296c030f1f27667c3efca0aaf1ec08fa">CH1_AL1_CTRL</a></td></tr>
<tr class="memdesc:a296c030f1f27667c3efca0aaf1ec08fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a296c030f1f27667c3efca0aaf1ec08fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58917940c99a56e70571af89a9281557" id="r_a58917940c99a56e70571af89a9281557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a58917940c99a56e70571af89a9281557">CH1_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a58917940c99a56e70571af89a9281557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a58917940c99a56e70571af89a9281557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7512e44ddf44cb51a6034d7701ef851" id="r_aa7512e44ddf44cb51a6034d7701ef851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa7512e44ddf44cb51a6034d7701ef851">CH1_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:aa7512e44ddf44cb51a6034d7701ef851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aa7512e44ddf44cb51a6034d7701ef851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60246d29b2ddd566195c9d370871383" id="r_ad60246d29b2ddd566195c9d370871383"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad60246d29b2ddd566195c9d370871383">CH1_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:ad60246d29b2ddd566195c9d370871383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:ad60246d29b2ddd566195c9d370871383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ece5fdddba63e766bc7904951b5b1d" id="r_ae1ece5fdddba63e766bc7904951b5b1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae1ece5fdddba63e766bc7904951b5b1d">CH1_AL2_CTRL</a></td></tr>
<tr class="memdesc:ae1ece5fdddba63e766bc7904951b5b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ae1ece5fdddba63e766bc7904951b5b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e3740fd7bced52aada10279633a88c" id="r_a52e3740fd7bced52aada10279633a88c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a52e3740fd7bced52aada10279633a88c">CH1_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a52e3740fd7bced52aada10279633a88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a52e3740fd7bced52aada10279633a88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913d4191350ef43ed22fae00d3ff0b23" id="r_a913d4191350ef43ed22fae00d3ff0b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a913d4191350ef43ed22fae00d3ff0b23">CH1_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a913d4191350ef43ed22fae00d3ff0b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a913d4191350ef43ed22fae00d3ff0b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b07b17ca34a1073bf825473ebb57cd" id="r_ae4b07b17ca34a1073bf825473ebb57cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae4b07b17ca34a1073bf825473ebb57cd">CH1_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:ae4b07b17ca34a1073bf825473ebb57cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:ae4b07b17ca34a1073bf825473ebb57cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c111460ca997c843b4a9a8ba8b993b" id="r_a44c111460ca997c843b4a9a8ba8b993b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a44c111460ca997c843b4a9a8ba8b993b">CH1_AL3_CTRL</a></td></tr>
<tr class="memdesc:a44c111460ca997c843b4a9a8ba8b993b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a44c111460ca997c843b4a9a8ba8b993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc208e965101e5f04ee1ef3fdde260ad" id="r_acc208e965101e5f04ee1ef3fdde260ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acc208e965101e5f04ee1ef3fdde260ad">CH1_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:acc208e965101e5f04ee1ef3fdde260ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:acc208e965101e5f04ee1ef3fdde260ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5caa4a3aa28348c651018dc9931f76db" id="r_a5caa4a3aa28348c651018dc9931f76db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5caa4a3aa28348c651018dc9931f76db">CH1_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a5caa4a3aa28348c651018dc9931f76db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a5caa4a3aa28348c651018dc9931f76db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e31978969c6936163c9ab5e9ab2ba4" id="r_a31e31978969c6936163c9ab5e9ab2ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a31e31978969c6936163c9ab5e9ab2ba4">CH1_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a31e31978969c6936163c9ab5e9ab2ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 1 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a31e31978969c6936163c9ab5e9ab2ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb1a27c650168fb8f2e75a318dcf533" id="r_a1eb1a27c650168fb8f2e75a318dcf533"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1eb1a27c650168fb8f2e75a318dcf533">CH1_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a1eb1a27c650168fb8f2e75a318dcf533"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 1 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a1eb1a27c650168fb8f2e75a318dcf533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa6f0131e26d26743deed1dfb6cccba" id="r_a2fa6f0131e26d26743deed1dfb6cccba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2fa6f0131e26d26743deed1dfb6cccba">CH1_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a2fa6f0131e26d26743deed1dfb6cccba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a2fa6f0131e26d26743deed1dfb6cccba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbd9d35594de4cd65e7dae8e2d2f8bd" id="r_a3cbd9d35594de4cd65e7dae8e2d2f8bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3cbd9d35594de4cd65e7dae8e2d2f8bd">CH1_DBG_TCR</a></td></tr>
<tr class="memdesc:a3cbd9d35594de4cd65e7dae8e2d2f8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a3cbd9d35594de4cd65e7dae8e2d2f8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aee92d7a2b81aa8b46ef48460971eb7" id="r_a1aee92d7a2b81aa8b46ef48460971eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1aee92d7a2b81aa8b46ef48460971eb7">CH1_READ_ADDR</a></td></tr>
<tr class="memdesc:a1aee92d7a2b81aa8b46ef48460971eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 1 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a1aee92d7a2b81aa8b46ef48460971eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bf260733c097030a1f1e2b31f4e17e" id="r_a10bf260733c097030a1f1e2b31f4e17e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a10bf260733c097030a1f1e2b31f4e17e">CH1_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a10bf260733c097030a1f1e2b31f4e17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 1 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a10bf260733c097030a1f1e2b31f4e17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4536fa91b3380419177187048fec7fe7" id="r_a4536fa91b3380419177187048fec7fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4536fa91b3380419177187048fec7fe7">CH1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a4536fa91b3380419177187048fec7fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 1 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a4536fa91b3380419177187048fec7fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc237ea185be1a15276071279c3661" id="r_a2ddc237ea185be1a15276071279c3661"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2ddc237ea185be1a15276071279c3661">CH2_AL1_CTRL</a></td></tr>
<tr class="memdesc:a2ddc237ea185be1a15276071279c3661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a2ddc237ea185be1a15276071279c3661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501b16e471e2be6e5008c052fa49925b" id="r_a501b16e471e2be6e5008c052fa49925b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a501b16e471e2be6e5008c052fa49925b">CH2_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a501b16e471e2be6e5008c052fa49925b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a501b16e471e2be6e5008c052fa49925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff8c5939b66c52974fefe6d9174cb44" id="r_a5ff8c5939b66c52974fefe6d9174cb44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5ff8c5939b66c52974fefe6d9174cb44">CH2_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a5ff8c5939b66c52974fefe6d9174cb44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a5ff8c5939b66c52974fefe6d9174cb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660398ba394ff457c29bb301b6039926" id="r_a660398ba394ff457c29bb301b6039926"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a660398ba394ff457c29bb301b6039926">CH2_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a660398ba394ff457c29bb301b6039926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a660398ba394ff457c29bb301b6039926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8727e58c942474fedf6aa30df6581733" id="r_a8727e58c942474fedf6aa30df6581733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8727e58c942474fedf6aa30df6581733">CH2_AL2_CTRL</a></td></tr>
<tr class="memdesc:a8727e58c942474fedf6aa30df6581733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a8727e58c942474fedf6aa30df6581733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42b06304f9ce4465b618ada71d50aa0" id="r_af42b06304f9ce4465b618ada71d50aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af42b06304f9ce4465b618ada71d50aa0">CH2_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:af42b06304f9ce4465b618ada71d50aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:af42b06304f9ce4465b618ada71d50aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5de4ab5bb927e3f00eb39d60a6891e" id="r_a6c5de4ab5bb927e3f00eb39d60a6891e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6c5de4ab5bb927e3f00eb39d60a6891e">CH2_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a6c5de4ab5bb927e3f00eb39d60a6891e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a6c5de4ab5bb927e3f00eb39d60a6891e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0600a9eb4c4336a789965df5007089a6" id="r_a0600a9eb4c4336a789965df5007089a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0600a9eb4c4336a789965df5007089a6">CH2_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a0600a9eb4c4336a789965df5007089a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a0600a9eb4c4336a789965df5007089a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330382e5a0e9cf6eae502b0a9923fe0" id="r_a0330382e5a0e9cf6eae502b0a9923fe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0330382e5a0e9cf6eae502b0a9923fe0">CH2_AL3_CTRL</a></td></tr>
<tr class="memdesc:a0330382e5a0e9cf6eae502b0a9923fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a0330382e5a0e9cf6eae502b0a9923fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e22787d8629c7ee7d7498d7671def07" id="r_a1e22787d8629c7ee7d7498d7671def07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1e22787d8629c7ee7d7498d7671def07">CH2_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a1e22787d8629c7ee7d7498d7671def07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a1e22787d8629c7ee7d7498d7671def07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c300ea0d10ec9473b6a63f27e2fdfd" id="r_a10c300ea0d10ec9473b6a63f27e2fdfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a10c300ea0d10ec9473b6a63f27e2fdfd">CH2_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a10c300ea0d10ec9473b6a63f27e2fdfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a10c300ea0d10ec9473b6a63f27e2fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864e9db32a550278cfb00c4554d99fc9" id="r_a864e9db32a550278cfb00c4554d99fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a864e9db32a550278cfb00c4554d99fc9">CH2_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a864e9db32a550278cfb00c4554d99fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 2 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a864e9db32a550278cfb00c4554d99fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cfa9ca92bdbd1041ea5e7f3477bbe0" id="r_a95cfa9ca92bdbd1041ea5e7f3477bbe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a95cfa9ca92bdbd1041ea5e7f3477bbe0">CH2_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a95cfa9ca92bdbd1041ea5e7f3477bbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 2 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a95cfa9ca92bdbd1041ea5e7f3477bbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d702d3f4d145646ade488dcfe1bbe7" id="r_a03d702d3f4d145646ade488dcfe1bbe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a03d702d3f4d145646ade488dcfe1bbe7">CH2_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a03d702d3f4d145646ade488dcfe1bbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a03d702d3f4d145646ade488dcfe1bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c31327219fcabe17e26e4884c777863" id="r_a6c31327219fcabe17e26e4884c777863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6c31327219fcabe17e26e4884c777863">CH2_DBG_TCR</a></td></tr>
<tr class="memdesc:a6c31327219fcabe17e26e4884c777863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a6c31327219fcabe17e26e4884c777863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f561d16b73e9c87e37a8b535166abb" id="r_a18f561d16b73e9c87e37a8b535166abb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a18f561d16b73e9c87e37a8b535166abb">CH2_READ_ADDR</a></td></tr>
<tr class="memdesc:a18f561d16b73e9c87e37a8b535166abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 2 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a18f561d16b73e9c87e37a8b535166abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579f9857828773592882e993f76f2a88" id="r_a579f9857828773592882e993f76f2a88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a579f9857828773592882e993f76f2a88">CH2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a579f9857828773592882e993f76f2a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 2 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a579f9857828773592882e993f76f2a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9f280fddb4c8189f199cb7e22c92c6" id="r_a3d9f280fddb4c8189f199cb7e22c92c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3d9f280fddb4c8189f199cb7e22c92c6">CH2_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a3d9f280fddb4c8189f199cb7e22c92c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 2 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a3d9f280fddb4c8189f199cb7e22c92c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fff80c111a0b462aae4832757463ac" id="r_aa1fff80c111a0b462aae4832757463ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa1fff80c111a0b462aae4832757463ac">CH3_AL1_CTRL</a></td></tr>
<tr class="memdesc:aa1fff80c111a0b462aae4832757463ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:aa1fff80c111a0b462aae4832757463ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7d45383e798d2a48e6880e766240fb" id="r_a2a7d45383e798d2a48e6880e766240fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2a7d45383e798d2a48e6880e766240fb">CH3_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a2a7d45383e798d2a48e6880e766240fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a2a7d45383e798d2a48e6880e766240fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2149cb69f543be36632f8114e2653b" id="r_a1f2149cb69f543be36632f8114e2653b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1f2149cb69f543be36632f8114e2653b">CH3_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a1f2149cb69f543be36632f8114e2653b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a1f2149cb69f543be36632f8114e2653b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f8b0a783eaf9329b94c2bc68bb6a6e" id="r_a53f8b0a783eaf9329b94c2bc68bb6a6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a53f8b0a783eaf9329b94c2bc68bb6a6e">CH3_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a53f8b0a783eaf9329b94c2bc68bb6a6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a53f8b0a783eaf9329b94c2bc68bb6a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cb68e718a737e2be4b08314b20a436" id="r_ac4cb68e718a737e2be4b08314b20a436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac4cb68e718a737e2be4b08314b20a436">CH3_AL2_CTRL</a></td></tr>
<tr class="memdesc:ac4cb68e718a737e2be4b08314b20a436"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ac4cb68e718a737e2be4b08314b20a436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a006243b26c0e8136115495c1d3603f" id="r_a6a006243b26c0e8136115495c1d3603f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6a006243b26c0e8136115495c1d3603f">CH3_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a6a006243b26c0e8136115495c1d3603f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a6a006243b26c0e8136115495c1d3603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea10348411eece7eefad2d7ebdf310c5" id="r_aea10348411eece7eefad2d7ebdf310c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aea10348411eece7eefad2d7ebdf310c5">CH3_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:aea10348411eece7eefad2d7ebdf310c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:aea10348411eece7eefad2d7ebdf310c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21440997d289fe1b63588e8ae9419206" id="r_a21440997d289fe1b63588e8ae9419206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a21440997d289fe1b63588e8ae9419206">CH3_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a21440997d289fe1b63588e8ae9419206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a21440997d289fe1b63588e8ae9419206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58a9b6344240eb4d9ed02ae1900b9d7" id="r_ae58a9b6344240eb4d9ed02ae1900b9d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae58a9b6344240eb4d9ed02ae1900b9d7">CH3_AL3_CTRL</a></td></tr>
<tr class="memdesc:ae58a9b6344240eb4d9ed02ae1900b9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ae58a9b6344240eb4d9ed02ae1900b9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bf5697279400ea05a9b4249e653cc2" id="r_a92bf5697279400ea05a9b4249e653cc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a92bf5697279400ea05a9b4249e653cc2">CH3_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a92bf5697279400ea05a9b4249e653cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a92bf5697279400ea05a9b4249e653cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9212873c84ef101fbffb1543e086bc83" id="r_a9212873c84ef101fbffb1543e086bc83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9212873c84ef101fbffb1543e086bc83">CH3_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a9212873c84ef101fbffb1543e086bc83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a9212873c84ef101fbffb1543e086bc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60681987661fc82b82967867f9f40f35" id="r_a60681987661fc82b82967867f9f40f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a60681987661fc82b82967867f9f40f35">CH3_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a60681987661fc82b82967867f9f40f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 3 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a60681987661fc82b82967867f9f40f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7903b680198e4aa28e190f713c007f1" id="r_af7903b680198e4aa28e190f713c007f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af7903b680198e4aa28e190f713c007f1">CH3_CTRL_TRIG</a></td></tr>
<tr class="memdesc:af7903b680198e4aa28e190f713c007f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 3 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:af7903b680198e4aa28e190f713c007f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff539eac4b60d80b06393860ea0370a" id="r_aaff539eac4b60d80b06393860ea0370a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aaff539eac4b60d80b06393860ea0370a">CH3_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:aaff539eac4b60d80b06393860ea0370a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:aaff539eac4b60d80b06393860ea0370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1467685ffdfe0e6832978a13701d9e2" id="r_ac1467685ffdfe0e6832978a13701d9e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac1467685ffdfe0e6832978a13701d9e2">CH3_DBG_TCR</a></td></tr>
<tr class="memdesc:ac1467685ffdfe0e6832978a13701d9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:ac1467685ffdfe0e6832978a13701d9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2ab247e1223ad7cc9ca22f4c660fd5" id="r_abf2ab247e1223ad7cc9ca22f4c660fd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#abf2ab247e1223ad7cc9ca22f4c660fd5">CH3_READ_ADDR</a></td></tr>
<tr class="memdesc:abf2ab247e1223ad7cc9ca22f4c660fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 3 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:abf2ab247e1223ad7cc9ca22f4c660fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4da15a8505fc4d5f8950fc525b1cc9f" id="r_ab4da15a8505fc4d5f8950fc525b1cc9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab4da15a8505fc4d5f8950fc525b1cc9f">CH3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:ab4da15a8505fc4d5f8950fc525b1cc9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 3 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:ab4da15a8505fc4d5f8950fc525b1cc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208c9bb0aaf0f76a63c0e2a18ba44745" id="r_a208c9bb0aaf0f76a63c0e2a18ba44745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a208c9bb0aaf0f76a63c0e2a18ba44745">CH3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a208c9bb0aaf0f76a63c0e2a18ba44745"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 3 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a208c9bb0aaf0f76a63c0e2a18ba44745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f38b9b71d02304e9999e9888eb55f04" id="r_a0f38b9b71d02304e9999e9888eb55f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0f38b9b71d02304e9999e9888eb55f04">CH4_AL1_CTRL</a></td></tr>
<tr class="memdesc:a0f38b9b71d02304e9999e9888eb55f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a0f38b9b71d02304e9999e9888eb55f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b0329e1c1ae084edfd66673eadbbcf" id="r_a25b0329e1c1ae084edfd66673eadbbcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a25b0329e1c1ae084edfd66673eadbbcf">CH4_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a25b0329e1c1ae084edfd66673eadbbcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a25b0329e1c1ae084edfd66673eadbbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6f708c55d6bbafe948838041c2d58d" id="r_aed6f708c55d6bbafe948838041c2d58d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aed6f708c55d6bbafe948838041c2d58d">CH4_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:aed6f708c55d6bbafe948838041c2d58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aed6f708c55d6bbafe948838041c2d58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b5e8dc8e1e4aa285767e35edd8b800" id="r_ab0b5e8dc8e1e4aa285767e35edd8b800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab0b5e8dc8e1e4aa285767e35edd8b800">CH4_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:ab0b5e8dc8e1e4aa285767e35edd8b800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:ab0b5e8dc8e1e4aa285767e35edd8b800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb0d467eeff561bc096d414d0d18b75" id="r_a1fb0d467eeff561bc096d414d0d18b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1fb0d467eeff561bc096d414d0d18b75">CH4_AL2_CTRL</a></td></tr>
<tr class="memdesc:a1fb0d467eeff561bc096d414d0d18b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a1fb0d467eeff561bc096d414d0d18b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa56560e40749d3ed278bf9af31d82b2" id="r_aaa56560e40749d3ed278bf9af31d82b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aaa56560e40749d3ed278bf9af31d82b2">CH4_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:aaa56560e40749d3ed278bf9af31d82b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aaa56560e40749d3ed278bf9af31d82b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e4b898aa47837dfc0d7e5314bad8ad" id="r_a77e4b898aa47837dfc0d7e5314bad8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a77e4b898aa47837dfc0d7e5314bad8ad">CH4_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a77e4b898aa47837dfc0d7e5314bad8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a77e4b898aa47837dfc0d7e5314bad8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aae041968bd0eb618246411698e7290" id="r_a5aae041968bd0eb618246411698e7290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5aae041968bd0eb618246411698e7290">CH4_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a5aae041968bd0eb618246411698e7290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a5aae041968bd0eb618246411698e7290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968b30694231d719a854920c6e43f281" id="r_a968b30694231d719a854920c6e43f281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a968b30694231d719a854920c6e43f281">CH4_AL3_CTRL</a></td></tr>
<tr class="memdesc:a968b30694231d719a854920c6e43f281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a968b30694231d719a854920c6e43f281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1988b9ff8d7547c4fff21064ed5443db" id="r_a1988b9ff8d7547c4fff21064ed5443db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1988b9ff8d7547c4fff21064ed5443db">CH4_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a1988b9ff8d7547c4fff21064ed5443db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a1988b9ff8d7547c4fff21064ed5443db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea9ef2316c33a2c27225a7b51d10efc" id="r_a5ea9ef2316c33a2c27225a7b51d10efc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5ea9ef2316c33a2c27225a7b51d10efc">CH4_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a5ea9ef2316c33a2c27225a7b51d10efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a5ea9ef2316c33a2c27225a7b51d10efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0934d974f008763b748eebc6056668" id="r_afa0934d974f008763b748eebc6056668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afa0934d974f008763b748eebc6056668">CH4_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:afa0934d974f008763b748eebc6056668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 4 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:afa0934d974f008763b748eebc6056668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a180727b325e2512c00ab067199712713" id="r_a180727b325e2512c00ab067199712713"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a180727b325e2512c00ab067199712713">CH4_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a180727b325e2512c00ab067199712713"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 4 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a180727b325e2512c00ab067199712713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b415cce8acf834b95c1b75ec9dc9dcd" id="r_a3b415cce8acf834b95c1b75ec9dc9dcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3b415cce8acf834b95c1b75ec9dc9dcd">CH4_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a3b415cce8acf834b95c1b75ec9dc9dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a3b415cce8acf834b95c1b75ec9dc9dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce8e8e8c41df20e3aa16fa3b9559bce" id="r_a5ce8e8e8c41df20e3aa16fa3b9559bce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5ce8e8e8c41df20e3aa16fa3b9559bce">CH4_DBG_TCR</a></td></tr>
<tr class="memdesc:a5ce8e8e8c41df20e3aa16fa3b9559bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a5ce8e8e8c41df20e3aa16fa3b9559bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e969a911b3e066305f07038ba6cbf88" id="r_a9e969a911b3e066305f07038ba6cbf88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9e969a911b3e066305f07038ba6cbf88">CH4_READ_ADDR</a></td></tr>
<tr class="memdesc:a9e969a911b3e066305f07038ba6cbf88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 4 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a9e969a911b3e066305f07038ba6cbf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4612571f60733044d1aa2160c2cd30" id="r_add4612571f60733044d1aa2160c2cd30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#add4612571f60733044d1aa2160c2cd30">CH4_TRANS_COUNT</a></td></tr>
<tr class="memdesc:add4612571f60733044d1aa2160c2cd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 4 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:add4612571f60733044d1aa2160c2cd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2d9f2a25b5d781e7c0100cb8d377bc" id="r_afb2d9f2a25b5d781e7c0100cb8d377bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afb2d9f2a25b5d781e7c0100cb8d377bc">CH4_WRITE_ADDR</a></td></tr>
<tr class="memdesc:afb2d9f2a25b5d781e7c0100cb8d377bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 4 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:afb2d9f2a25b5d781e7c0100cb8d377bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de9bd245011ece3e304f1141e51eac5" id="r_a6de9bd245011ece3e304f1141e51eac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6de9bd245011ece3e304f1141e51eac5">CH5_AL1_CTRL</a></td></tr>
<tr class="memdesc:a6de9bd245011ece3e304f1141e51eac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a6de9bd245011ece3e304f1141e51eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54757afbdbc304b2d563680375d4ee59" id="r_a54757afbdbc304b2d563680375d4ee59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a54757afbdbc304b2d563680375d4ee59">CH5_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a54757afbdbc304b2d563680375d4ee59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a54757afbdbc304b2d563680375d4ee59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d3bf8ee6e5b80b8face9725036846f" id="r_ae8d3bf8ee6e5b80b8face9725036846f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae8d3bf8ee6e5b80b8face9725036846f">CH5_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:ae8d3bf8ee6e5b80b8face9725036846f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:ae8d3bf8ee6e5b80b8face9725036846f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5016ac2ebff03cc2d97b3d72162c1b" id="r_aea5016ac2ebff03cc2d97b3d72162c1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aea5016ac2ebff03cc2d97b3d72162c1b">CH5_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aea5016ac2ebff03cc2d97b3d72162c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aea5016ac2ebff03cc2d97b3d72162c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea645bd6d21607a46652ca46617c4f7" id="r_adea645bd6d21607a46652ca46617c4f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adea645bd6d21607a46652ca46617c4f7">CH5_AL2_CTRL</a></td></tr>
<tr class="memdesc:adea645bd6d21607a46652ca46617c4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:adea645bd6d21607a46652ca46617c4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de1e6d23edaf6f095c1ec33252e1d09" id="r_a0de1e6d23edaf6f095c1ec33252e1d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0de1e6d23edaf6f095c1ec33252e1d09">CH5_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a0de1e6d23edaf6f095c1ec33252e1d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a0de1e6d23edaf6f095c1ec33252e1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019b495bf3365b7ce1ccf59eb14416a7" id="r_a019b495bf3365b7ce1ccf59eb14416a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a019b495bf3365b7ce1ccf59eb14416a7">CH5_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a019b495bf3365b7ce1ccf59eb14416a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a019b495bf3365b7ce1ccf59eb14416a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927b220f60f7f452e043bd3238a069f9" id="r_a927b220f60f7f452e043bd3238a069f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a927b220f60f7f452e043bd3238a069f9">CH5_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a927b220f60f7f452e043bd3238a069f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a927b220f60f7f452e043bd3238a069f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c40814d58416a91e296290c603d9986" id="r_a4c40814d58416a91e296290c603d9986"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4c40814d58416a91e296290c603d9986">CH5_AL3_CTRL</a></td></tr>
<tr class="memdesc:a4c40814d58416a91e296290c603d9986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a4c40814d58416a91e296290c603d9986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d1f94bb4e46b8cb27fdcf96f4d02b6" id="r_aa7d1f94bb4e46b8cb27fdcf96f4d02b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa7d1f94bb4e46b8cb27fdcf96f4d02b6">CH5_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:aa7d1f94bb4e46b8cb27fdcf96f4d02b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aa7d1f94bb4e46b8cb27fdcf96f4d02b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fa8b98a9eab358244f8bec5076bfe5" id="r_a87fa8b98a9eab358244f8bec5076bfe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a87fa8b98a9eab358244f8bec5076bfe5">CH5_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a87fa8b98a9eab358244f8bec5076bfe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a87fa8b98a9eab358244f8bec5076bfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324c775f81cb54a7adeb18f03eca65a6" id="r_a324c775f81cb54a7adeb18f03eca65a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a324c775f81cb54a7adeb18f03eca65a6">CH5_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a324c775f81cb54a7adeb18f03eca65a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 5 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a324c775f81cb54a7adeb18f03eca65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb576234ce762a7f353fa1a9befd244" id="r_a3eb576234ce762a7f353fa1a9befd244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3eb576234ce762a7f353fa1a9befd244">CH5_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a3eb576234ce762a7f353fa1a9befd244"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 5 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a3eb576234ce762a7f353fa1a9befd244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c74e0111a18038976776a8be5395edc" id="r_a9c74e0111a18038976776a8be5395edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9c74e0111a18038976776a8be5395edc">CH5_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a9c74e0111a18038976776a8be5395edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a9c74e0111a18038976776a8be5395edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bfe68ba1df6faff87d4574ec42b699" id="r_a81bfe68ba1df6faff87d4574ec42b699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a81bfe68ba1df6faff87d4574ec42b699">CH5_DBG_TCR</a></td></tr>
<tr class="memdesc:a81bfe68ba1df6faff87d4574ec42b699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a81bfe68ba1df6faff87d4574ec42b699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9744543d177a2cc90650dc1791688e" id="r_a5f9744543d177a2cc90650dc1791688e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5f9744543d177a2cc90650dc1791688e">CH5_READ_ADDR</a></td></tr>
<tr class="memdesc:a5f9744543d177a2cc90650dc1791688e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 5 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a5f9744543d177a2cc90650dc1791688e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc8e72004efd1b077b459a50310a00e" id="r_adbc8e72004efd1b077b459a50310a00e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adbc8e72004efd1b077b459a50310a00e">CH5_TRANS_COUNT</a></td></tr>
<tr class="memdesc:adbc8e72004efd1b077b459a50310a00e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 5 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:adbc8e72004efd1b077b459a50310a00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42b5c4bfa8a2046499d76b21025914e" id="r_ab42b5c4bfa8a2046499d76b21025914e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab42b5c4bfa8a2046499d76b21025914e">CH5_WRITE_ADDR</a></td></tr>
<tr class="memdesc:ab42b5c4bfa8a2046499d76b21025914e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 5 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:ab42b5c4bfa8a2046499d76b21025914e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a62baf0a53e7cfd2362f583f086d8f1" id="r_a6a62baf0a53e7cfd2362f583f086d8f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6a62baf0a53e7cfd2362f583f086d8f1">CH6_AL1_CTRL</a></td></tr>
<tr class="memdesc:a6a62baf0a53e7cfd2362f583f086d8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a6a62baf0a53e7cfd2362f583f086d8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47840543ca9a14a62ef10a9ff07d82e0" id="r_a47840543ca9a14a62ef10a9ff07d82e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a47840543ca9a14a62ef10a9ff07d82e0">CH6_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a47840543ca9a14a62ef10a9ff07d82e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a47840543ca9a14a62ef10a9ff07d82e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6715c0d4140ab1fd2339bb4da1c6f999" id="r_a6715c0d4140ab1fd2339bb4da1c6f999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6715c0d4140ab1fd2339bb4da1c6f999">CH6_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a6715c0d4140ab1fd2339bb4da1c6f999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a6715c0d4140ab1fd2339bb4da1c6f999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3ede47bbfbd423d229002c35887aa7" id="r_acd3ede47bbfbd423d229002c35887aa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acd3ede47bbfbd423d229002c35887aa7">CH6_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:acd3ede47bbfbd423d229002c35887aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:acd3ede47bbfbd423d229002c35887aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176a1c776c205dcbc1cd432d346b5fe0" id="r_a176a1c776c205dcbc1cd432d346b5fe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a176a1c776c205dcbc1cd432d346b5fe0">CH6_AL2_CTRL</a></td></tr>
<tr class="memdesc:a176a1c776c205dcbc1cd432d346b5fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a176a1c776c205dcbc1cd432d346b5fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad3c848f33d26a36b2273866d0e01b8" id="r_a1ad3c848f33d26a36b2273866d0e01b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1ad3c848f33d26a36b2273866d0e01b8">CH6_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a1ad3c848f33d26a36b2273866d0e01b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a1ad3c848f33d26a36b2273866d0e01b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e7f1fff22bf998b0f87b07f8d01ce3" id="r_a02e7f1fff22bf998b0f87b07f8d01ce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a02e7f1fff22bf998b0f87b07f8d01ce3">CH6_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a02e7f1fff22bf998b0f87b07f8d01ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a02e7f1fff22bf998b0f87b07f8d01ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6430f8059934e4ce6d3d89daf65a5235" id="r_a6430f8059934e4ce6d3d89daf65a5235"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6430f8059934e4ce6d3d89daf65a5235">CH6_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a6430f8059934e4ce6d3d89daf65a5235"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a6430f8059934e4ce6d3d89daf65a5235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c56c52cc1efd31bec51af2d1c3909" id="r_a5c2c56c52cc1efd31bec51af2d1c3909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5c2c56c52cc1efd31bec51af2d1c3909">CH6_AL3_CTRL</a></td></tr>
<tr class="memdesc:a5c2c56c52cc1efd31bec51af2d1c3909"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a5c2c56c52cc1efd31bec51af2d1c3909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7852273b6dc4af3693b2879a0abfc2" id="r_a0d7852273b6dc4af3693b2879a0abfc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0d7852273b6dc4af3693b2879a0abfc2">CH6_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a0d7852273b6dc4af3693b2879a0abfc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a0d7852273b6dc4af3693b2879a0abfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbacbcf89287d8a675c7a8167724ed2" id="r_a4bbacbcf89287d8a675c7a8167724ed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4bbacbcf89287d8a675c7a8167724ed2">CH6_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a4bbacbcf89287d8a675c7a8167724ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a4bbacbcf89287d8a675c7a8167724ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ca6120eba5765add05588ebdc2f484" id="r_a96ca6120eba5765add05588ebdc2f484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a96ca6120eba5765add05588ebdc2f484">CH6_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a96ca6120eba5765add05588ebdc2f484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 6 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a96ca6120eba5765add05588ebdc2f484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae379c66122436bb4a8af94828d251518" id="r_ae379c66122436bb4a8af94828d251518"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae379c66122436bb4a8af94828d251518">CH6_CTRL_TRIG</a></td></tr>
<tr class="memdesc:ae379c66122436bb4a8af94828d251518"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 6 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:ae379c66122436bb4a8af94828d251518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb31cb808ebae8872b82e0936aebb380" id="r_afb31cb808ebae8872b82e0936aebb380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afb31cb808ebae8872b82e0936aebb380">CH6_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:afb31cb808ebae8872b82e0936aebb380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:afb31cb808ebae8872b82e0936aebb380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503ff58a2a6dd0840738f8947a7453dd" id="r_a503ff58a2a6dd0840738f8947a7453dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a503ff58a2a6dd0840738f8947a7453dd">CH6_DBG_TCR</a></td></tr>
<tr class="memdesc:a503ff58a2a6dd0840738f8947a7453dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a503ff58a2a6dd0840738f8947a7453dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c67a945cb12a5dfa5f9504ea1be5b15" id="r_a2c67a945cb12a5dfa5f9504ea1be5b15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2c67a945cb12a5dfa5f9504ea1be5b15">CH6_READ_ADDR</a></td></tr>
<tr class="memdesc:a2c67a945cb12a5dfa5f9504ea1be5b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 6 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a2c67a945cb12a5dfa5f9504ea1be5b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e465ef77846e2c86a6576bc5507e91d" id="r_a3e465ef77846e2c86a6576bc5507e91d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3e465ef77846e2c86a6576bc5507e91d">CH6_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a3e465ef77846e2c86a6576bc5507e91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 6 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a3e465ef77846e2c86a6576bc5507e91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219c7c8fd4fba20eb8fb84bd85984311" id="r_a219c7c8fd4fba20eb8fb84bd85984311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a219c7c8fd4fba20eb8fb84bd85984311">CH6_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a219c7c8fd4fba20eb8fb84bd85984311"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 6 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a219c7c8fd4fba20eb8fb84bd85984311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7929a6e2a137052a90131f4286a41984" id="r_a7929a6e2a137052a90131f4286a41984"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7929a6e2a137052a90131f4286a41984">CH7_AL1_CTRL</a></td></tr>
<tr class="memdesc:a7929a6e2a137052a90131f4286a41984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a7929a6e2a137052a90131f4286a41984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7e500161bd242fce6505382452da6f" id="r_aae7e500161bd242fce6505382452da6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aae7e500161bd242fce6505382452da6f">CH7_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:aae7e500161bd242fce6505382452da6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aae7e500161bd242fce6505382452da6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee46822bf7141b302ad212cf1220c2c" id="r_a9ee46822bf7141b302ad212cf1220c2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9ee46822bf7141b302ad212cf1220c2c">CH7_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a9ee46822bf7141b302ad212cf1220c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a9ee46822bf7141b302ad212cf1220c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114de8e84d490e665fb0797ca8dd2790" id="r_a114de8e84d490e665fb0797ca8dd2790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a114de8e84d490e665fb0797ca8dd2790">CH7_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a114de8e84d490e665fb0797ca8dd2790"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a114de8e84d490e665fb0797ca8dd2790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39d8cf6157b210deabec8aa444db206" id="r_ae39d8cf6157b210deabec8aa444db206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae39d8cf6157b210deabec8aa444db206">CH7_AL2_CTRL</a></td></tr>
<tr class="memdesc:ae39d8cf6157b210deabec8aa444db206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ae39d8cf6157b210deabec8aa444db206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051fcba4338861f7f231f8ee05030c18" id="r_a051fcba4338861f7f231f8ee05030c18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a051fcba4338861f7f231f8ee05030c18">CH7_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a051fcba4338861f7f231f8ee05030c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a051fcba4338861f7f231f8ee05030c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a12e3e43d5039dc99b4a0567752c0e0" id="r_a8a12e3e43d5039dc99b4a0567752c0e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8a12e3e43d5039dc99b4a0567752c0e0">CH7_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a8a12e3e43d5039dc99b4a0567752c0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a8a12e3e43d5039dc99b4a0567752c0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df0c7fb1e00795543e098b39efa7b1d" id="r_a8df0c7fb1e00795543e098b39efa7b1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8df0c7fb1e00795543e098b39efa7b1d">CH7_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a8df0c7fb1e00795543e098b39efa7b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a8df0c7fb1e00795543e098b39efa7b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f81ab17aa78f920bf4cc6b85cb182b5" id="r_a4f81ab17aa78f920bf4cc6b85cb182b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4f81ab17aa78f920bf4cc6b85cb182b5">CH7_AL3_CTRL</a></td></tr>
<tr class="memdesc:a4f81ab17aa78f920bf4cc6b85cb182b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a4f81ab17aa78f920bf4cc6b85cb182b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c95fcd1cfd93b9bb887483b12fef72" id="r_a07c95fcd1cfd93b9bb887483b12fef72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a07c95fcd1cfd93b9bb887483b12fef72">CH7_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a07c95fcd1cfd93b9bb887483b12fef72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a07c95fcd1cfd93b9bb887483b12fef72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4972d322170a2f90bc9be3a541173cb1" id="r_a4972d322170a2f90bc9be3a541173cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4972d322170a2f90bc9be3a541173cb1">CH7_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a4972d322170a2f90bc9be3a541173cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a4972d322170a2f90bc9be3a541173cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2b98130e35bdbae279f8cf4530ac63" id="r_afe2b98130e35bdbae279f8cf4530ac63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afe2b98130e35bdbae279f8cf4530ac63">CH7_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:afe2b98130e35bdbae279f8cf4530ac63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 7 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:afe2b98130e35bdbae279f8cf4530ac63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ddd39866f2bfe07b204944736206f9" id="r_a30ddd39866f2bfe07b204944736206f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a30ddd39866f2bfe07b204944736206f9">CH7_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a30ddd39866f2bfe07b204944736206f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 7 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a30ddd39866f2bfe07b204944736206f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77cae810c8c2ed7e1217f28ecb95a2e3" id="r_a77cae810c8c2ed7e1217f28ecb95a2e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a77cae810c8c2ed7e1217f28ecb95a2e3">CH7_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a77cae810c8c2ed7e1217f28ecb95a2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a77cae810c8c2ed7e1217f28ecb95a2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8240961da497b05181a368d0ca46e8e4" id="r_a8240961da497b05181a368d0ca46e8e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8240961da497b05181a368d0ca46e8e4">CH7_DBG_TCR</a></td></tr>
<tr class="memdesc:a8240961da497b05181a368d0ca46e8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a8240961da497b05181a368d0ca46e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51b817d98a767df5394d9e6e875c0a0" id="r_ab51b817d98a767df5394d9e6e875c0a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab51b817d98a767df5394d9e6e875c0a0">CH7_READ_ADDR</a></td></tr>
<tr class="memdesc:ab51b817d98a767df5394d9e6e875c0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 7 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:ab51b817d98a767df5394d9e6e875c0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392a96ac5b14b14619196bb3ee816c87" id="r_a392a96ac5b14b14619196bb3ee816c87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a392a96ac5b14b14619196bb3ee816c87">CH7_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a392a96ac5b14b14619196bb3ee816c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 7 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a392a96ac5b14b14619196bb3ee816c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82945f6598af377205f33d6c0c546cb" id="r_ac82945f6598af377205f33d6c0c546cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac82945f6598af377205f33d6c0c546cb">CH7_WRITE_ADDR</a></td></tr>
<tr class="memdesc:ac82945f6598af377205f33d6c0c546cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 7 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:ac82945f6598af377205f33d6c0c546cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41daf092edad4d56a5f627bc6287c51" id="r_ae41daf092edad4d56a5f627bc6287c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae41daf092edad4d56a5f627bc6287c51">CH8_AL1_CTRL</a></td></tr>
<tr class="memdesc:ae41daf092edad4d56a5f627bc6287c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:ae41daf092edad4d56a5f627bc6287c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3bdd8f4d9f24b6088586e3ad2c5767" id="r_a0d3bdd8f4d9f24b6088586e3ad2c5767"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0d3bdd8f4d9f24b6088586e3ad2c5767">CH8_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a0d3bdd8f4d9f24b6088586e3ad2c5767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a0d3bdd8f4d9f24b6088586e3ad2c5767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb05df359627a3e6108efe022f35edb" id="r_aeeb05df359627a3e6108efe022f35edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aeeb05df359627a3e6108efe022f35edb">CH8_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:aeeb05df359627a3e6108efe022f35edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aeeb05df359627a3e6108efe022f35edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ac4b2e2d96f5d7f552d1e08c437f57" id="r_a37ac4b2e2d96f5d7f552d1e08c437f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a37ac4b2e2d96f5d7f552d1e08c437f57">CH8_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a37ac4b2e2d96f5d7f552d1e08c437f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a37ac4b2e2d96f5d7f552d1e08c437f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43dd4df1b0465d29e04f168fac90eb81" id="r_a43dd4df1b0465d29e04f168fac90eb81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a43dd4df1b0465d29e04f168fac90eb81">CH8_AL2_CTRL</a></td></tr>
<tr class="memdesc:a43dd4df1b0465d29e04f168fac90eb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a43dd4df1b0465d29e04f168fac90eb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a4458a1ac6bbb6ac862a28c6baa87a" id="r_a67a4458a1ac6bbb6ac862a28c6baa87a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a67a4458a1ac6bbb6ac862a28c6baa87a">CH8_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:a67a4458a1ac6bbb6ac862a28c6baa87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a67a4458a1ac6bbb6ac862a28c6baa87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22226168be9ea47b13a3109d769c5cb" id="r_af22226168be9ea47b13a3109d769c5cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af22226168be9ea47b13a3109d769c5cb">CH8_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:af22226168be9ea47b13a3109d769c5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:af22226168be9ea47b13a3109d769c5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef358c6fcfeb50ec33889a64ed8ee57" id="r_adef358c6fcfeb50ec33889a64ed8ee57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adef358c6fcfeb50ec33889a64ed8ee57">CH8_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:adef358c6fcfeb50ec33889a64ed8ee57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:adef358c6fcfeb50ec33889a64ed8ee57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f1c29ed9e2c846477de9fdee38cce4" id="r_af1f1c29ed9e2c846477de9fdee38cce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af1f1c29ed9e2c846477de9fdee38cce4">CH8_AL3_CTRL</a></td></tr>
<tr class="memdesc:af1f1c29ed9e2c846477de9fdee38cce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:af1f1c29ed9e2c846477de9fdee38cce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3d67bd172c382bdd1d883ff54b1b60" id="r_a8e3d67bd172c382bdd1d883ff54b1b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8e3d67bd172c382bdd1d883ff54b1b60">CH8_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a8e3d67bd172c382bdd1d883ff54b1b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a8e3d67bd172c382bdd1d883ff54b1b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c29cb32942ddb49e25d6123d6e141c" id="r_a43c29cb32942ddb49e25d6123d6e141c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a43c29cb32942ddb49e25d6123d6e141c">CH8_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a43c29cb32942ddb49e25d6123d6e141c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:a43c29cb32942ddb49e25d6123d6e141c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a42e9ef0d4b77c93aa64c97b9a620e" id="r_aa6a42e9ef0d4b77c93aa64c97b9a620e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa6a42e9ef0d4b77c93aa64c97b9a620e">CH8_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:aa6a42e9ef0d4b77c93aa64c97b9a620e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 8 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aa6a42e9ef0d4b77c93aa64c97b9a620e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca438536961a6758e27b677e0b85bda" id="r_adca438536961a6758e27b677e0b85bda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adca438536961a6758e27b677e0b85bda">CH8_CTRL_TRIG</a></td></tr>
<tr class="memdesc:adca438536961a6758e27b677e0b85bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 8 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:adca438536961a6758e27b677e0b85bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fba88541d03ac556ecd5d27b396123c" id="r_a1fba88541d03ac556ecd5d27b396123c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1fba88541d03ac556ecd5d27b396123c">CH8_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a1fba88541d03ac556ecd5d27b396123c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a1fba88541d03ac556ecd5d27b396123c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0729ebe2ff06e3bafc87c4a417ed6926" id="r_a0729ebe2ff06e3bafc87c4a417ed6926"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0729ebe2ff06e3bafc87c4a417ed6926">CH8_DBG_TCR</a></td></tr>
<tr class="memdesc:a0729ebe2ff06e3bafc87c4a417ed6926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a0729ebe2ff06e3bafc87c4a417ed6926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969f77d9e25a954ac09bc063ccaa740d" id="r_a969f77d9e25a954ac09bc063ccaa740d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a969f77d9e25a954ac09bc063ccaa740d">CH8_READ_ADDR</a></td></tr>
<tr class="memdesc:a969f77d9e25a954ac09bc063ccaa740d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 8 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a969f77d9e25a954ac09bc063ccaa740d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d972a3e77270f8b8fb38dae3845a54" id="r_a37d972a3e77270f8b8fb38dae3845a54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a37d972a3e77270f8b8fb38dae3845a54">CH8_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a37d972a3e77270f8b8fb38dae3845a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 8 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a37d972a3e77270f8b8fb38dae3845a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6852a5eececbd3f58d7550cb8d78ffef" id="r_a6852a5eececbd3f58d7550cb8d78ffef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6852a5eececbd3f58d7550cb8d78ffef">CH8_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a6852a5eececbd3f58d7550cb8d78ffef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 8 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a6852a5eececbd3f58d7550cb8d78ffef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd8472b4b44b64673924197ac29522a" id="r_a6dd8472b4b44b64673924197ac29522a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6dd8472b4b44b64673924197ac29522a">CH9_AL1_CTRL</a></td></tr>
<tr class="memdesc:a6dd8472b4b44b64673924197ac29522a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a6dd8472b4b44b64673924197ac29522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03523868f671c34f4a554d5e5050f896" id="r_a03523868f671c34f4a554d5e5050f896"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a03523868f671c34f4a554d5e5050f896">CH9_AL1_READ_ADDR</a></td></tr>
<tr class="memdesc:a03523868f671c34f4a554d5e5050f896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:a03523868f671c34f4a554d5e5050f896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5591e12e93261a4d7514d5554014b857" id="r_a5591e12e93261a4d7514d5554014b857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5591e12e93261a4d7514d5554014b857">CH9_AL1_TRANS_COUNT_TRIG</a></td></tr>
<tr class="memdesc:a5591e12e93261a4d7514d5554014b857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 TRANS_COUNT register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a5591e12e93261a4d7514d5554014b857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac129f8c14d169b48d191235290c9032b" id="r_ac129f8c14d169b48d191235290c9032b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac129f8c14d169b48d191235290c9032b">CH9_AL1_WRITE_ADDR</a></td></tr>
<tr class="memdesc:ac129f8c14d169b48d191235290c9032b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:ac129f8c14d169b48d191235290c9032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03857706c949584168ad5de72930284" id="r_af03857706c949584168ad5de72930284"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af03857706c949584168ad5de72930284">CH9_AL2_CTRL</a></td></tr>
<tr class="memdesc:af03857706c949584168ad5de72930284"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:af03857706c949584168ad5de72930284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad68118a9155920c8a8b0952a44379ee" id="r_aad68118a9155920c8a8b0952a44379ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aad68118a9155920c8a8b0952a44379ee">CH9_AL2_READ_ADDR</a></td></tr>
<tr class="memdesc:aad68118a9155920c8a8b0952a44379ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 READ_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:aad68118a9155920c8a8b0952a44379ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bbe44e63d7fdd4470a4d7fe212e9b3" id="r_af6bbe44e63d7fdd4470a4d7fe212e9b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af6bbe44e63d7fdd4470a4d7fe212e9b3">CH9_AL2_TRANS_COUNT</a></td></tr>
<tr class="memdesc:af6bbe44e63d7fdd4470a4d7fe212e9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:af6bbe44e63d7fdd4470a4d7fe212e9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee3685c7c9b2c879c28ee4a6ee9ae34" id="r_a1ee3685c7c9b2c879c28ee4a6ee9ae34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1ee3685c7c9b2c879c28ee4a6ee9ae34">CH9_AL2_WRITE_ADDR_TRIG</a></td></tr>
<tr class="memdesc:a1ee3685c7c9b2c879c28ee4a6ee9ae34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 WRITE_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:a1ee3685c7c9b2c879c28ee4a6ee9ae34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59423c5a347dbb5252d83d602daa1433" id="r_a59423c5a347dbb5252d83d602daa1433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a59423c5a347dbb5252d83d602daa1433">CH9_AL3_CTRL</a></td></tr>
<tr class="memdesc:a59423c5a347dbb5252d83d602daa1433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 CTRL register <br  />
  <br /></td></tr>
<tr class="separator:a59423c5a347dbb5252d83d602daa1433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa600a3887492386bbc745ba28072e925" id="r_aa600a3887492386bbc745ba28072e925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa600a3887492386bbc745ba28072e925">CH9_AL3_READ_ADDR_TRIG</a></td></tr>
<tr class="memdesc:aa600a3887492386bbc745ba28072e925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 READ_ADDR register This is a trigger register (0xc).  <br /></td></tr>
<tr class="separator:aa600a3887492386bbc745ba28072e925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce578ac985baac4bd1048707421daeb" id="r_afce578ac985baac4bd1048707421daeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afce578ac985baac4bd1048707421daeb">CH9_AL3_TRANS_COUNT</a></td></tr>
<tr class="memdesc:afce578ac985baac4bd1048707421daeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 TRANS_COUNT register <br  />
  <br /></td></tr>
<tr class="separator:afce578ac985baac4bd1048707421daeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b56cc08e02b8c92fdb8ccb91f2f1f7" id="r_ad4b56cc08e02b8c92fdb8ccb91f2f1f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad4b56cc08e02b8c92fdb8ccb91f2f1f7">CH9_AL3_WRITE_ADDR</a></td></tr>
<tr class="memdesc:ad4b56cc08e02b8c92fdb8ccb91f2f1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for channel 9 WRITE_ADDR register <br  />
  <br /></td></tr>
<tr class="separator:ad4b56cc08e02b8c92fdb8ccb91f2f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b09891a8b3f914fb019dbdc4e23510" id="r_a59b09891a8b3f914fb019dbdc4e23510"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a59b09891a8b3f914fb019dbdc4e23510">CH9_CTRL_TRIG</a></td></tr>
<tr class="memdesc:a59b09891a8b3f914fb019dbdc4e23510"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 9 Control and Status <br  />
  <br /></td></tr>
<tr class="separator:a59b09891a8b3f914fb019dbdc4e23510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89dead700a397fb67fda623f90ba057b" id="r_a89dead700a397fb67fda623f90ba057b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a89dead700a397fb67fda623f90ba057b">CH9_DBG_CTDREQ</a></td></tr>
<tr class="memdesc:a89dead700a397fb67fda623f90ba057b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read: get channel DREQ counter (i.e.  <br /></td></tr>
<tr class="separator:a89dead700a397fb67fda623f90ba057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da1a0242587c9c0e8a6e5a031ef68d3" id="r_a8da1a0242587c9c0e8a6e5a031ef68d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8da1a0242587c9c0e8a6e5a031ef68d3">CH9_DBG_TCR</a></td></tr>
<tr class="memdesc:a8da1a0242587c9c0e8a6e5a031ef68d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read to get channel TRANS_COUNT reload value, i.e.  <br /></td></tr>
<tr class="separator:a8da1a0242587c9c0e8a6e5a031ef68d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace55e1f3295a001d9b0367945e1e595d" id="r_ace55e1f3295a001d9b0367945e1e595d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ace55e1f3295a001d9b0367945e1e595d">CH9_READ_ADDR</a></td></tr>
<tr class="memdesc:ace55e1f3295a001d9b0367945e1e595d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 9 Read Address pointer <br  />
  <br /></td></tr>
<tr class="separator:ace55e1f3295a001d9b0367945e1e595d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc60b4c8ed3deb1fdad160fd5498eeb" id="r_a6cc60b4c8ed3deb1fdad160fd5498eeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6cc60b4c8ed3deb1fdad160fd5498eeb">CH9_TRANS_COUNT</a></td></tr>
<tr class="memdesc:a6cc60b4c8ed3deb1fdad160fd5498eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 9 Transfer Count <br  />
  <br /></td></tr>
<tr class="separator:a6cc60b4c8ed3deb1fdad160fd5498eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f454efc600b72247808eea283babb5a" id="r_a5f454efc600b72247808eea283babb5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5f454efc600b72247808eea283babb5a">CH9_WRITE_ADDR</a></td></tr>
<tr class="memdesc:a5f454efc600b72247808eea283babb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel 9 Write Address pointer <br  />
  <br /></td></tr>
<tr class="separator:a5f454efc600b72247808eea283babb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e5ccd169113d2ca5692e0b3447da10" id="r_a84e5ccd169113d2ca5692e0b3447da10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a84e5ccd169113d2ca5692e0b3447da10">CHAN_ABORT</a></td></tr>
<tr class="memdesc:a84e5ccd169113d2ca5692e0b3447da10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort an in-progress transfer sequence on one or more channels <br  />
  <br /></td></tr>
<tr class="separator:a84e5ccd169113d2ca5692e0b3447da10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8114666bea1058422f4facc71bb2c77" id="r_af8114666bea1058422f4facc71bb2c77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af8114666bea1058422f4facc71bb2c77">FIFO_LEVELS</a></td></tr>
<tr class="memdesc:af8114666bea1058422f4facc71bb2c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug RAF, WAF, TDF levels <br  />
  <br /></td></tr>
<tr class="separator:af8114666bea1058422f4facc71bb2c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62b130766595dd8b8dad16de51f25a6" id="r_af62b130766595dd8b8dad16de51f25a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af62b130766595dd8b8dad16de51f25a6">INTE0</a></td></tr>
<tr class="memdesc:af62b130766595dd8b8dad16de51f25a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enables for IRQ 0 <br  />
  <br /></td></tr>
<tr class="separator:af62b130766595dd8b8dad16de51f25a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e062a898fc576960b8a76d1196c45d" id="r_ae1e062a898fc576960b8a76d1196c45d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae1e062a898fc576960b8a76d1196c45d">INTE1</a></td></tr>
<tr class="memdesc:ae1e062a898fc576960b8a76d1196c45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enables for IRQ 1 <br  />
  <br /></td></tr>
<tr class="separator:ae1e062a898fc576960b8a76d1196c45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c070b07149444086d5f5ffc84d5829" id="r_a34c070b07149444086d5f5ffc84d5829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a34c070b07149444086d5f5ffc84d5829">INTE2</a></td></tr>
<tr class="memdesc:a34c070b07149444086d5f5ffc84d5829"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enables for IRQ 2 <br  />
  <br /></td></tr>
<tr class="separator:a34c070b07149444086d5f5ffc84d5829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab732d5776109b1377e8d8ee3540efefb" id="r_ab732d5776109b1377e8d8ee3540efefb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab732d5776109b1377e8d8ee3540efefb">INTE3</a></td></tr>
<tr class="memdesc:ab732d5776109b1377e8d8ee3540efefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enables for IRQ 3 <br  />
  <br /></td></tr>
<tr class="separator:ab732d5776109b1377e8d8ee3540efefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14bee400c4dd57c21f4faa75d51dcdb" id="r_ab14bee400c4dd57c21f4faa75d51dcdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab14bee400c4dd57c21f4faa75d51dcdb">INTF0</a></td></tr>
<tr class="memdesc:ab14bee400c4dd57c21f4faa75d51dcdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Interrupts <br  />
  <br /></td></tr>
<tr class="separator:ab14bee400c4dd57c21f4faa75d51dcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe605120c930ed0ff6616e4615ab9a76" id="r_afe605120c930ed0ff6616e4615ab9a76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afe605120c930ed0ff6616e4615ab9a76">INTF1</a></td></tr>
<tr class="memdesc:afe605120c930ed0ff6616e4615ab9a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Interrupts for IRQ 1 <br  />
  <br /></td></tr>
<tr class="separator:afe605120c930ed0ff6616e4615ab9a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311472a54d2f5e9fd1f5b41e3fe82dd5" id="r_a311472a54d2f5e9fd1f5b41e3fe82dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a311472a54d2f5e9fd1f5b41e3fe82dd5">INTF2</a></td></tr>
<tr class="memdesc:a311472a54d2f5e9fd1f5b41e3fe82dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Interrupts <br  />
  <br /></td></tr>
<tr class="separator:a311472a54d2f5e9fd1f5b41e3fe82dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6ba296984cdd056e2af77fd40bce5f" id="r_a3c6ba296984cdd056e2af77fd40bce5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3c6ba296984cdd056e2af77fd40bce5f">INTF3</a></td></tr>
<tr class="memdesc:a3c6ba296984cdd056e2af77fd40bce5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Interrupts <br  />
  <br /></td></tr>
<tr class="separator:a3c6ba296984cdd056e2af77fd40bce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5713516e798df47f7f46ba01ba5444" id="r_a7e5713516e798df47f7f46ba01ba5444"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7e5713516e798df47f7f46ba01ba5444">INTR</a></td></tr>
<tr class="memdesc:a7e5713516e798df47f7f46ba01ba5444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status (raw) <br  />
  <br /></td></tr>
<tr class="separator:a7e5713516e798df47f7f46ba01ba5444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89da099a9b94e03f25fa916d737cf6a" id="r_ad89da099a9b94e03f25fa916d737cf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad89da099a9b94e03f25fa916d737cf6a">INTR1</a></td></tr>
<tr class="memdesc:ad89da099a9b94e03f25fa916d737cf6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status (raw) <br  />
  <br /></td></tr>
<tr class="separator:ad89da099a9b94e03f25fa916d737cf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2400de9b73d6c1f180735dfbbb8499" id="r_aeb2400de9b73d6c1f180735dfbbb8499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aeb2400de9b73d6c1f180735dfbbb8499">INTR2</a></td></tr>
<tr class="memdesc:aeb2400de9b73d6c1f180735dfbbb8499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status (raw) <br  />
  <br /></td></tr>
<tr class="separator:aeb2400de9b73d6c1f180735dfbbb8499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7d87c3c6a53883e4ae32a006b1f0cb" id="r_afb7d87c3c6a53883e4ae32a006b1f0cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afb7d87c3c6a53883e4ae32a006b1f0cb">INTR3</a></td></tr>
<tr class="memdesc:afb7d87c3c6a53883e4ae32a006b1f0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status (raw) <br  />
  <br /></td></tr>
<tr class="separator:afb7d87c3c6a53883e4ae32a006b1f0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faeaca0d3ca9142afebdca16b00512f" id="r_a8faeaca0d3ca9142afebdca16b00512f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8faeaca0d3ca9142afebdca16b00512f">INTS0</a></td></tr>
<tr class="memdesc:a8faeaca0d3ca9142afebdca16b00512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status for IRQ 0 <br  />
  <br /></td></tr>
<tr class="separator:a8faeaca0d3ca9142afebdca16b00512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd11598680a23143d6fa78cddaaf9add" id="r_acd11598680a23143d6fa78cddaaf9add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acd11598680a23143d6fa78cddaaf9add">INTS1</a></td></tr>
<tr class="memdesc:acd11598680a23143d6fa78cddaaf9add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status (masked) for IRQ 1 <br  />
  <br /></td></tr>
<tr class="separator:acd11598680a23143d6fa78cddaaf9add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357a4fd2964727dbb6e2b355023757cb" id="r_a357a4fd2964727dbb6e2b355023757cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a357a4fd2964727dbb6e2b355023757cb">INTS2</a></td></tr>
<tr class="memdesc:a357a4fd2964727dbb6e2b355023757cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status for IRQ 2 <br  />
  <br /></td></tr>
<tr class="separator:a357a4fd2964727dbb6e2b355023757cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65762f80e76fca89ce09c8968c320a08" id="r_a65762f80e76fca89ce09c8968c320a08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a65762f80e76fca89ce09c8968c320a08">INTS3</a></td></tr>
<tr class="memdesc:a65762f80e76fca89ce09c8968c320a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status for IRQ 3 <br  />
  <br /></td></tr>
<tr class="separator:a65762f80e76fca89ce09c8968c320a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d2907b0fd9694a343adfec08780417" id="r_a28d2907b0fd9694a343adfec08780417"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a28d2907b0fd9694a343adfec08780417">MPU_BAR0</a></td></tr>
<tr class="memdesc:a28d2907b0fd9694a343adfec08780417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 0.  <br /></td></tr>
<tr class="separator:a28d2907b0fd9694a343adfec08780417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa888ba1dfb25771b3eb4689b22ac73a9" id="r_aa888ba1dfb25771b3eb4689b22ac73a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aa888ba1dfb25771b3eb4689b22ac73a9">MPU_BAR1</a></td></tr>
<tr class="memdesc:aa888ba1dfb25771b3eb4689b22ac73a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 1.  <br /></td></tr>
<tr class="separator:aa888ba1dfb25771b3eb4689b22ac73a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8740d232c776b266ff13562645679f8a" id="r_a8740d232c776b266ff13562645679f8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8740d232c776b266ff13562645679f8a">MPU_BAR2</a></td></tr>
<tr class="memdesc:a8740d232c776b266ff13562645679f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 2.  <br /></td></tr>
<tr class="separator:a8740d232c776b266ff13562645679f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab976956b8942dd8b934a12af5823044d" id="r_ab976956b8942dd8b934a12af5823044d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab976956b8942dd8b934a12af5823044d">MPU_BAR3</a></td></tr>
<tr class="memdesc:ab976956b8942dd8b934a12af5823044d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 3.  <br /></td></tr>
<tr class="separator:ab976956b8942dd8b934a12af5823044d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cecd842be59d7ca7d6a3d46778322e" id="r_ac8cecd842be59d7ca7d6a3d46778322e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac8cecd842be59d7ca7d6a3d46778322e">MPU_BAR4</a></td></tr>
<tr class="memdesc:ac8cecd842be59d7ca7d6a3d46778322e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 4.  <br /></td></tr>
<tr class="separator:ac8cecd842be59d7ca7d6a3d46778322e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2661ef0d832930b1ac0ad552f3772d09" id="r_a2661ef0d832930b1ac0ad552f3772d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2661ef0d832930b1ac0ad552f3772d09">MPU_BAR5</a></td></tr>
<tr class="memdesc:a2661ef0d832930b1ac0ad552f3772d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 5.  <br /></td></tr>
<tr class="separator:a2661ef0d832930b1ac0ad552f3772d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94037f88c174f0ec8b494cfaec153d25" id="r_a94037f88c174f0ec8b494cfaec153d25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a94037f88c174f0ec8b494cfaec153d25">MPU_BAR6</a></td></tr>
<tr class="memdesc:a94037f88c174f0ec8b494cfaec153d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 6.  <br /></td></tr>
<tr class="separator:a94037f88c174f0ec8b494cfaec153d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d26acb9cc7d414acfd376c67518d6d5" id="r_a9d26acb9cc7d414acfd376c67518d6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a9d26acb9cc7d414acfd376c67518d6d5">MPU_BAR7</a></td></tr>
<tr class="memdesc:a9d26acb9cc7d414acfd376c67518d6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address register for MPU region 7.  <br /></td></tr>
<tr class="separator:a9d26acb9cc7d414acfd376c67518d6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43682ace76e14b7c7ed62e7d43a228e6" id="r_a43682ace76e14b7c7ed62e7d43a228e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a43682ace76e14b7c7ed62e7d43a228e6">MPU_CTRL</a></td></tr>
<tr class="memdesc:a43682ace76e14b7c7ed62e7d43a228e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register for DMA MPU.  <br /></td></tr>
<tr class="separator:a43682ace76e14b7c7ed62e7d43a228e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3321718ae9abdd5778c25fb56493c1d2" id="r_a3321718ae9abdd5778c25fb56493c1d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3321718ae9abdd5778c25fb56493c1d2">MPU_LAR0</a></td></tr>
<tr class="memdesc:a3321718ae9abdd5778c25fb56493c1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 0.  <br /></td></tr>
<tr class="separator:a3321718ae9abdd5778c25fb56493c1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9405aa8db5db892c852caaad6f4777" id="r_a3b9405aa8db5db892c852caaad6f4777"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3b9405aa8db5db892c852caaad6f4777">MPU_LAR1</a></td></tr>
<tr class="memdesc:a3b9405aa8db5db892c852caaad6f4777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 1.  <br /></td></tr>
<tr class="separator:a3b9405aa8db5db892c852caaad6f4777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b19fc0c734a4be6c5713e0845820771" id="r_a6b19fc0c734a4be6c5713e0845820771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a6b19fc0c734a4be6c5713e0845820771">MPU_LAR2</a></td></tr>
<tr class="memdesc:a6b19fc0c734a4be6c5713e0845820771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 2.  <br /></td></tr>
<tr class="separator:a6b19fc0c734a4be6c5713e0845820771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455ec32c88a76b05f35dc606b3952cc6" id="r_a455ec32c88a76b05f35dc606b3952cc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a455ec32c88a76b05f35dc606b3952cc6">MPU_LAR3</a></td></tr>
<tr class="memdesc:a455ec32c88a76b05f35dc606b3952cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 3.  <br /></td></tr>
<tr class="separator:a455ec32c88a76b05f35dc606b3952cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae61971acaeaf6c2923a76a21986f249" id="r_aae61971acaeaf6c2923a76a21986f249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#aae61971acaeaf6c2923a76a21986f249">MPU_LAR4</a></td></tr>
<tr class="memdesc:aae61971acaeaf6c2923a76a21986f249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 4.  <br /></td></tr>
<tr class="separator:aae61971acaeaf6c2923a76a21986f249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0597dd8f944a8cd2a90cd225ee6507" id="r_a7e0597dd8f944a8cd2a90cd225ee6507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a7e0597dd8f944a8cd2a90cd225ee6507">MPU_LAR5</a></td></tr>
<tr class="memdesc:a7e0597dd8f944a8cd2a90cd225ee6507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 5.  <br /></td></tr>
<tr class="separator:a7e0597dd8f944a8cd2a90cd225ee6507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf5c98abaf41f0e00f8da33d2825e73" id="r_acaf5c98abaf41f0e00f8da33d2825e73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#acaf5c98abaf41f0e00f8da33d2825e73">MPU_LAR6</a></td></tr>
<tr class="memdesc:acaf5c98abaf41f0e00f8da33d2825e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 6.  <br /></td></tr>
<tr class="separator:acaf5c98abaf41f0e00f8da33d2825e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577723062f10a841884f0b650b0a6903" id="r_a577723062f10a841884f0b650b0a6903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a577723062f10a841884f0b650b0a6903">MPU_LAR7</a></td></tr>
<tr class="memdesc:a577723062f10a841884f0b650b0a6903"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit address register for MPU region 7.  <br /></td></tr>
<tr class="separator:a577723062f10a841884f0b650b0a6903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8526d048ee903db002c02662909017a6" id="r_a8526d048ee903db002c02662909017a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8526d048ee903db002c02662909017a6">MULTI_CHAN_TRIGGER</a></td></tr>
<tr class="memdesc:a8526d048ee903db002c02662909017a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger one or more channels simultaneously <br  />
  <br /></td></tr>
<tr class="separator:a8526d048ee903db002c02662909017a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383dd757303ffea1cb3ee9fdbb12e322" id="r_a383dd757303ffea1cb3ee9fdbb12e322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a383dd757303ffea1cb3ee9fdbb12e322">N_CHANNELS</a></td></tr>
<tr class="memdesc:a383dd757303ffea1cb3ee9fdbb12e322"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of channels this DMA instance is equipped with.  <br /></td></tr>
<tr class="separator:a383dd757303ffea1cb3ee9fdbb12e322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1143c9d04643986cad8ff96493e79870" id="r_a1143c9d04643986cad8ff96493e79870"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1143c9d04643986cad8ff96493e79870">RESERVED</a> [64]</td></tr>
<tr class="separator:a1143c9d04643986cad8ff96493e79870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01eba0a8a6846a1bef2888891316cb6" id="r_ac01eba0a8a6846a1bef2888891316cb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac01eba0a8a6846a1bef2888891316cb6">RESERVED1</a></td></tr>
<tr class="separator:ac01eba0a8a6846a1bef2888891316cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65978298be06a345e55753c991048a19" id="r_a65978298be06a345e55753c991048a19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a65978298be06a345e55753c991048a19">RESERVED10</a> [14]</td></tr>
<tr class="separator:a65978298be06a345e55753c991048a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af173c0c167d3215152d0b4265dd66c71" id="r_af173c0c167d3215152d0b4265dd66c71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af173c0c167d3215152d0b4265dd66c71">RESERVED11</a> [14]</td></tr>
<tr class="separator:af173c0c167d3215152d0b4265dd66c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d27b78b68d9e65503e643d9553947a" id="r_a57d27b78b68d9e65503e643d9553947a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a57d27b78b68d9e65503e643d9553947a">RESERVED12</a> [14]</td></tr>
<tr class="separator:a57d27b78b68d9e65503e643d9553947a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013f32b9f064ad443c9bbf0cd18b2cab" id="r_a013f32b9f064ad443c9bbf0cd18b2cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a013f32b9f064ad443c9bbf0cd18b2cab">RESERVED13</a> [14]</td></tr>
<tr class="separator:a013f32b9f064ad443c9bbf0cd18b2cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fc911b7d142a81c530e836a8d9107d" id="r_a73fc911b7d142a81c530e836a8d9107d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a73fc911b7d142a81c530e836a8d9107d">RESERVED14</a> [14]</td></tr>
<tr class="separator:a73fc911b7d142a81c530e836a8d9107d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4805d02e1d1dbab29c5d3e2028e500" id="r_a4d4805d02e1d1dbab29c5d3e2028e500"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a4d4805d02e1d1dbab29c5d3e2028e500">RESERVED15</a> [14]</td></tr>
<tr class="separator:a4d4805d02e1d1dbab29c5d3e2028e500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612e920b7991d70e6ec55855bad84b5f" id="r_a612e920b7991d70e6ec55855bad84b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a612e920b7991d70e6ec55855bad84b5f">RESERVED16</a> [14]</td></tr>
<tr class="separator:a612e920b7991d70e6ec55855bad84b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb99986eec6128c04bfeaee622c14ecd" id="r_afb99986eec6128c04bfeaee622c14ecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afb99986eec6128c04bfeaee622c14ecd">RESERVED17</a> [14]</td></tr>
<tr class="separator:afb99986eec6128c04bfeaee622c14ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501d7735cabff1b705b86d4729ff646d" id="r_a501d7735cabff1b705b86d4729ff646d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a501d7735cabff1b705b86d4729ff646d">RESERVED18</a> [14]</td></tr>
<tr class="separator:a501d7735cabff1b705b86d4729ff646d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bd382f5f858e17014019c8dd6144fc" id="r_ae5bd382f5f858e17014019c8dd6144fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae5bd382f5f858e17014019c8dd6144fc">RESERVED2</a> [237]</td></tr>
<tr class="separator:ae5bd382f5f858e17014019c8dd6144fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2901894d14d43e2a0807798143855e9" id="r_ae2901894d14d43e2a0807798143855e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ae2901894d14d43e2a0807798143855e9">RESERVED3</a> [14]</td></tr>
<tr class="separator:ae2901894d14d43e2a0807798143855e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489902ddab161280a5600c5244d2c40a" id="r_a489902ddab161280a5600c5244d2c40a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a489902ddab161280a5600c5244d2c40a">RESERVED4</a> [14]</td></tr>
<tr class="separator:a489902ddab161280a5600c5244d2c40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac574e3bc254f19f83e94dd8f3276d620" id="r_ac574e3bc254f19f83e94dd8f3276d620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac574e3bc254f19f83e94dd8f3276d620">RESERVED5</a> [14]</td></tr>
<tr class="separator:ac574e3bc254f19f83e94dd8f3276d620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb62def290a85d56cfb35330c1cb5eb7" id="r_adb62def290a85d56cfb35330c1cb5eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adb62def290a85d56cfb35330c1cb5eb7">RESERVED6</a> [14]</td></tr>
<tr class="separator:adb62def290a85d56cfb35330c1cb5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe07ce20a9a15839c4d1e7db16377ecf" id="r_afe07ce20a9a15839c4d1e7db16377ecf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#afe07ce20a9a15839c4d1e7db16377ecf">RESERVED7</a> [14]</td></tr>
<tr class="separator:afe07ce20a9a15839c4d1e7db16377ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0d166e4e9e61a4ae83e23325fccfeb" id="r_abf0d166e4e9e61a4ae83e23325fccfeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#abf0d166e4e9e61a4ae83e23325fccfeb">RESERVED8</a> [14]</td></tr>
<tr class="separator:abf0d166e4e9e61a4ae83e23325fccfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffb0ea7ea4334347bfc2346de681ce7" id="r_a2ffb0ea7ea4334347bfc2346de681ce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a2ffb0ea7ea4334347bfc2346de681ce7">RESERVED9</a> [14]</td></tr>
<tr class="separator:a2ffb0ea7ea4334347bfc2346de681ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaae3e9cda842001c1b25abebadda064" id="r_abaae3e9cda842001c1b25abebadda064"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#abaae3e9cda842001c1b25abebadda064">SECCFG_CH0</a></td></tr>
<tr class="memdesc:abaae3e9cda842001c1b25abebadda064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 0.  <br /></td></tr>
<tr class="separator:abaae3e9cda842001c1b25abebadda064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3b75b637dffbe42d4c71337dfde6f7" id="r_a5a3b75b637dffbe42d4c71337dfde6f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a5a3b75b637dffbe42d4c71337dfde6f7">SECCFG_CH1</a></td></tr>
<tr class="memdesc:a5a3b75b637dffbe42d4c71337dfde6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 1.  <br /></td></tr>
<tr class="separator:a5a3b75b637dffbe42d4c71337dfde6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06586d15a2b814b4d678616f34e540a6" id="r_a06586d15a2b814b4d678616f34e540a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a06586d15a2b814b4d678616f34e540a6">SECCFG_CH10</a></td></tr>
<tr class="memdesc:a06586d15a2b814b4d678616f34e540a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 10.  <br /></td></tr>
<tr class="separator:a06586d15a2b814b4d678616f34e540a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6823624badad5a381feb5198e1b2885" id="r_ad6823624badad5a381feb5198e1b2885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad6823624badad5a381feb5198e1b2885">SECCFG_CH11</a></td></tr>
<tr class="memdesc:ad6823624badad5a381feb5198e1b2885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 11.  <br /></td></tr>
<tr class="separator:ad6823624badad5a381feb5198e1b2885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3664a4072f8abffb7735071ecaddbbfa" id="r_a3664a4072f8abffb7735071ecaddbbfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3664a4072f8abffb7735071ecaddbbfa">SECCFG_CH12</a></td></tr>
<tr class="memdesc:a3664a4072f8abffb7735071ecaddbbfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 12.  <br /></td></tr>
<tr class="separator:a3664a4072f8abffb7735071ecaddbbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d199db90e58d80a83681dc835a4fc9" id="r_ad9d199db90e58d80a83681dc835a4fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad9d199db90e58d80a83681dc835a4fc9">SECCFG_CH13</a></td></tr>
<tr class="memdesc:ad9d199db90e58d80a83681dc835a4fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 13.  <br /></td></tr>
<tr class="separator:ad9d199db90e58d80a83681dc835a4fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78c8342ed1693d2d079dc9cd7f77ba6" id="r_ad78c8342ed1693d2d079dc9cd7f77ba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ad78c8342ed1693d2d079dc9cd7f77ba6">SECCFG_CH14</a></td></tr>
<tr class="memdesc:ad78c8342ed1693d2d079dc9cd7f77ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 14.  <br /></td></tr>
<tr class="separator:ad78c8342ed1693d2d079dc9cd7f77ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9127b35e51d511e9f64d7477aac9e56" id="r_ab9127b35e51d511e9f64d7477aac9e56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ab9127b35e51d511e9f64d7477aac9e56">SECCFG_CH15</a></td></tr>
<tr class="memdesc:ab9127b35e51d511e9f64d7477aac9e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 15.  <br /></td></tr>
<tr class="separator:ab9127b35e51d511e9f64d7477aac9e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e6a39931a98b99ade028230a76250d" id="r_a35e6a39931a98b99ade028230a76250d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a35e6a39931a98b99ade028230a76250d">SECCFG_CH2</a></td></tr>
<tr class="memdesc:a35e6a39931a98b99ade028230a76250d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 2.  <br /></td></tr>
<tr class="separator:a35e6a39931a98b99ade028230a76250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce5b7e5ed5b6ef7dd2764e30ad35cf9" id="r_a3ce5b7e5ed5b6ef7dd2764e30ad35cf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3ce5b7e5ed5b6ef7dd2764e30ad35cf9">SECCFG_CH3</a></td></tr>
<tr class="memdesc:a3ce5b7e5ed5b6ef7dd2764e30ad35cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 3.  <br /></td></tr>
<tr class="separator:a3ce5b7e5ed5b6ef7dd2764e30ad35cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1033ce004ab6860e1d00072a85b25adc" id="r_a1033ce004ab6860e1d00072a85b25adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a1033ce004ab6860e1d00072a85b25adc">SECCFG_CH4</a></td></tr>
<tr class="memdesc:a1033ce004ab6860e1d00072a85b25adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 4.  <br /></td></tr>
<tr class="separator:a1033ce004ab6860e1d00072a85b25adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c20515faee3d84c117d9a9905b7a6c4" id="r_a8c20515faee3d84c117d9a9905b7a6c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8c20515faee3d84c117d9a9905b7a6c4">SECCFG_CH5</a></td></tr>
<tr class="memdesc:a8c20515faee3d84c117d9a9905b7a6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 5.  <br /></td></tr>
<tr class="separator:a8c20515faee3d84c117d9a9905b7a6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ae782303aaa546f09fdf96fa720043" id="r_af1ae782303aaa546f09fdf96fa720043"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af1ae782303aaa546f09fdf96fa720043">SECCFG_CH6</a></td></tr>
<tr class="memdesc:af1ae782303aaa546f09fdf96fa720043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 6.  <br /></td></tr>
<tr class="separator:af1ae782303aaa546f09fdf96fa720043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21631ec2420cdfae1e79c5172a3c9fc0" id="r_a21631ec2420cdfae1e79c5172a3c9fc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a21631ec2420cdfae1e79c5172a3c9fc0">SECCFG_CH7</a></td></tr>
<tr class="memdesc:a21631ec2420cdfae1e79c5172a3c9fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 7.  <br /></td></tr>
<tr class="separator:a21631ec2420cdfae1e79c5172a3c9fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f883832cc4ae3d350e3767de56c30f" id="r_a24f883832cc4ae3d350e3767de56c30f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a24f883832cc4ae3d350e3767de56c30f">SECCFG_CH8</a></td></tr>
<tr class="memdesc:a24f883832cc4ae3d350e3767de56c30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 8.  <br /></td></tr>
<tr class="separator:a24f883832cc4ae3d350e3767de56c30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52f8dfbd23d6f97cbc52429fdbffa21" id="r_ac52f8dfbd23d6f97cbc52429fdbffa21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac52f8dfbd23d6f97cbc52429fdbffa21">SECCFG_CH9</a></td></tr>
<tr class="memdesc:ac52f8dfbd23d6f97cbc52429fdbffa21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for channel 9.  <br /></td></tr>
<tr class="separator:ac52f8dfbd23d6f97cbc52429fdbffa21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3239078773668b758f62783f1cc4807d" id="r_a3239078773668b758f62783f1cc4807d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3239078773668b758f62783f1cc4807d">SECCFG_IRQ0</a></td></tr>
<tr class="memdesc:a3239078773668b758f62783f1cc4807d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for IRQ 0.  <br /></td></tr>
<tr class="separator:a3239078773668b758f62783f1cc4807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3dbf473f1d3ef17f73d6f7a2605735" id="r_a3c3dbf473f1d3ef17f73d6f7a2605735"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a3c3dbf473f1d3ef17f73d6f7a2605735">SECCFG_IRQ1</a></td></tr>
<tr class="memdesc:a3c3dbf473f1d3ef17f73d6f7a2605735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for IRQ 1.  <br /></td></tr>
<tr class="separator:a3c3dbf473f1d3ef17f73d6f7a2605735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8fb5024c87a53ea5590efec8b279c9" id="r_abe8fb5024c87a53ea5590efec8b279c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#abe8fb5024c87a53ea5590efec8b279c9">SECCFG_IRQ2</a></td></tr>
<tr class="memdesc:abe8fb5024c87a53ea5590efec8b279c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for IRQ 2.  <br /></td></tr>
<tr class="separator:abe8fb5024c87a53ea5590efec8b279c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95cdb891d76ab46856603f6b8c24d89" id="r_af95cdb891d76ab46856603f6b8c24d89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af95cdb891d76ab46856603f6b8c24d89">SECCFG_IRQ3</a></td></tr>
<tr class="memdesc:af95cdb891d76ab46856603f6b8c24d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Security configuration for IRQ 3.  <br /></td></tr>
<tr class="separator:af95cdb891d76ab46856603f6b8c24d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c5834b13e333ff172eaea719fd9eec" id="r_ac8c5834b13e333ff172eaea719fd9eec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#ac8c5834b13e333ff172eaea719fd9eec">SECCFG_MISC</a></td></tr>
<tr class="memdesc:ac8c5834b13e333ff172eaea719fd9eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous security configuration <br  />
  <br /></td></tr>
<tr class="separator:ac8c5834b13e333ff172eaea719fd9eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9fe2584fc5384452f4db803571c87c" id="r_a0c9fe2584fc5384452f4db803571c87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a0c9fe2584fc5384452f4db803571c87c">SNIFF_CTRL</a></td></tr>
<tr class="memdesc:a0c9fe2584fc5384452f4db803571c87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sniffer Control <br  />
  <br /></td></tr>
<tr class="separator:a0c9fe2584fc5384452f4db803571c87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af771e14cae3d7b5ea4b0855902c66236" id="r_af771e14cae3d7b5ea4b0855902c66236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#af771e14cae3d7b5ea4b0855902c66236">SNIFF_DATA</a></td></tr>
<tr class="memdesc:af771e14cae3d7b5ea4b0855902c66236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data accumulator for sniff hardware <br  />
  <br /></td></tr>
<tr class="separator:af771e14cae3d7b5ea4b0855902c66236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8b322e9d79f17442b07f293faed72d" id="r_a8a8b322e9d79f17442b07f293faed72d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a8a8b322e9d79f17442b07f293faed72d">TIMER0</a></td></tr>
<tr class="memdesc:a8a8b322e9d79f17442b07f293faed72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).  <br /></td></tr>
<tr class="separator:a8a8b322e9d79f17442b07f293faed72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c834bd8f4ea01e6987a6a22931613c" id="r_a08c834bd8f4ea01e6987a6a22931613c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#a08c834bd8f4ea01e6987a6a22931613c">TIMER1</a></td></tr>
<tr class="memdesc:a08c834bd8f4ea01e6987a6a22931613c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).  <br /></td></tr>
<tr class="separator:a08c834bd8f4ea01e6987a6a22931613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabdac13a0c6dbfe1b08eb2696471a53" id="r_adabdac13a0c6dbfe1b08eb2696471a53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#adabdac13a0c6dbfe1b08eb2696471a53">TIMER2</a></td></tr>
<tr class="memdesc:adabdac13a0c6dbfe1b08eb2696471a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).  <br /></td></tr>
<tr class="separator:adabdac13a0c6dbfe1b08eb2696471a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc686c5dc541a4631d19def0f829dd3" id="r_addc686c5dc541a4631d19def0f829dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html#addc686c5dc541a4631d19def0f829dd3">TIMER3</a></td></tr>
<tr class="memdesc:addc686c5dc541a4631d19def0f829dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).  <br /></td></tr>
<tr class="separator:addc686c5dc541a4631d19def0f829dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descrição detalhada</h2>
<div class="textblock"><p>DMA with separate read and write masters (DMA) </p>
</div><h2 class="groupheader">Documentação dos dados membro</h2>
<a id="a4c991adee65bc64b5616e44eda95c6fb" name="a4c991adee65bc64b5616e44eda95c6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c991adee65bc64b5616e44eda95c6fb">&#9670;&#160;</a></span>CH0_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 CTRL register <br  />
 </p>

</div>
</div>
<a id="a5242f05d50e921e2717b4708bd8ed16d" name="a5242f05d50e921e2717b4708bd8ed16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5242f05d50e921e2717b4708bd8ed16d">&#9670;&#160;</a></span>CH0_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a4bd21918f3e8bb2ad5a6aea2525b9fc4" name="a4bd21918f3e8bb2ad5a6aea2525b9fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd21918f3e8bb2ad5a6aea2525b9fc4">&#9670;&#160;</a></span>CH0_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a96c8f19f6f5c2722615b085a18b93493" name="a96c8f19f6f5c2722615b085a18b93493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c8f19f6f5c2722615b085a18b93493">&#9670;&#160;</a></span>CH0_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ac06a83ec6e3abcee3507afecd3c7875a" name="ac06a83ec6e3abcee3507afecd3c7875a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06a83ec6e3abcee3507afecd3c7875a">&#9670;&#160;</a></span>CH0_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 CTRL register <br  />
 </p>

</div>
</div>
<a id="a6906709f18acae028fbfe3982fd1d97b" name="a6906709f18acae028fbfe3982fd1d97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6906709f18acae028fbfe3982fd1d97b">&#9670;&#160;</a></span>CH0_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="aafd77f11b60f22b134240d1197605bde" name="aafd77f11b60f22b134240d1197605bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd77f11b60f22b134240d1197605bde">&#9670;&#160;</a></span>CH0_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="ad8d6029852977a728ca5f7b40f8c282e" name="ad8d6029852977a728ca5f7b40f8c282e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d6029852977a728ca5f7b40f8c282e">&#9670;&#160;</a></span>CH0_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a6e623e66812b232ace25e68b71a54ff6" name="a6e623e66812b232ace25e68b71a54ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e623e66812b232ace25e68b71a54ff6">&#9670;&#160;</a></span>CH0_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 CTRL register <br  />
 </p>

</div>
</div>
<a id="a365886cd0fa07117e23b20bae16737e2" name="a365886cd0fa07117e23b20bae16737e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365886cd0fa07117e23b20bae16737e2">&#9670;&#160;</a></span>CH0_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a078ec01063df4d00f72aa5edf4caf5c6" name="a078ec01063df4d00f72aa5edf4caf5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a078ec01063df4d00f72aa5edf4caf5c6">&#9670;&#160;</a></span>CH0_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="acdf6662165bc7649896c910dfee1b615" name="acdf6662165bc7649896c910dfee1b615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf6662165bc7649896c910dfee1b615">&#9670;&#160;</a></span>CH0_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 0 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ab78c13fe1c1a2da7136576ba42051ca2" name="ab78c13fe1c1a2da7136576ba42051ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78c13fe1c1a2da7136576ba42051ca2">&#9670;&#160;</a></span>CH0_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 0 Control and Status <br  />
 </p>

</div>
</div>
<a id="a8e8c869fdd26ba49ffc53fbdf4a9f5d6" name="a8e8c869fdd26ba49ffc53fbdf4a9f5d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8c869fdd26ba49ffc53fbdf4a9f5d6">&#9670;&#160;</a></span>CH0_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a534694d162feed24ec911350797650a2" name="a534694d162feed24ec911350797650a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534694d162feed24ec911350797650a2">&#9670;&#160;</a></span>CH0_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a52bd9d6bdeaf955773e200fa6278acf3" name="a52bd9d6bdeaf955773e200fa6278acf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52bd9d6bdeaf955773e200fa6278acf3">&#9670;&#160;</a></span>CH0_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; DMA Structure <br  />
 </p>
<p>DMA Channel 0 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="ae3356a24595fa96703ad80d1ead29177" name="ae3356a24595fa96703ad80d1ead29177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3356a24595fa96703ad80d1ead29177">&#9670;&#160;</a></span>CH0_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 0 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a2bf876a97f97c941bd860d62bada3f73" name="a2bf876a97f97c941bd860d62bada3f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf876a97f97c941bd860d62bada3f73">&#9670;&#160;</a></span>CH0_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH0_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 0 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a46bbc85bb54061f31abe2e9795fa1374" name="a46bbc85bb54061f31abe2e9795fa1374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bbc85bb54061f31abe2e9795fa1374">&#9670;&#160;</a></span>CH10_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 CTRL register <br  />
 </p>

</div>
</div>
<a id="aaeb0c2886438e6b1778c30462dd3e011" name="aaeb0c2886438e6b1778c30462dd3e011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb0c2886438e6b1778c30462dd3e011">&#9670;&#160;</a></span>CH10_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="ad077af6d0f10a7518b1ba7703162c812" name="ad077af6d0f10a7518b1ba7703162c812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad077af6d0f10a7518b1ba7703162c812">&#9670;&#160;</a></span>CH10_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aeeec15f9c0b4c899f26f196bd930fcf9" name="aeeec15f9c0b4c899f26f196bd930fcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeec15f9c0b4c899f26f196bd930fcf9">&#9670;&#160;</a></span>CH10_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a10497a46a26fdcb6a09a49f965567d06" name="a10497a46a26fdcb6a09a49f965567d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10497a46a26fdcb6a09a49f965567d06">&#9670;&#160;</a></span>CH10_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 CTRL register <br  />
 </p>

</div>
</div>
<a id="a6789ecee7a7b0d1e64d7d16994255555" name="a6789ecee7a7b0d1e64d7d16994255555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6789ecee7a7b0d1e64d7d16994255555">&#9670;&#160;</a></span>CH10_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a3afc3ccf3ff7237a0ccd0eed96c4a8a3" name="a3afc3ccf3ff7237a0ccd0eed96c4a8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afc3ccf3ff7237a0ccd0eed96c4a8a3">&#9670;&#160;</a></span>CH10_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a83bea903055e5ec0aabba0ec47e5cfbc" name="a83bea903055e5ec0aabba0ec47e5cfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83bea903055e5ec0aabba0ec47e5cfbc">&#9670;&#160;</a></span>CH10_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a0212845b4e325453844f8d8ee92c4260" name="a0212845b4e325453844f8d8ee92c4260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0212845b4e325453844f8d8ee92c4260">&#9670;&#160;</a></span>CH10_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 CTRL register <br  />
 </p>

</div>
</div>
<a id="aade20c559d506881e614b54edabb2178" name="aade20c559d506881e614b54edabb2178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade20c559d506881e614b54edabb2178">&#9670;&#160;</a></span>CH10_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a7253922988e96e1088f6d5195369044b" name="a7253922988e96e1088f6d5195369044b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7253922988e96e1088f6d5195369044b">&#9670;&#160;</a></span>CH10_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="aeb533f98f76c855dc387916dff6a81c4" name="aeb533f98f76c855dc387916dff6a81c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb533f98f76c855dc387916dff6a81c4">&#9670;&#160;</a></span>CH10_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 10 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a9fb3306a40730647326be3681c3914cd" name="a9fb3306a40730647326be3681c3914cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb3306a40730647326be3681c3914cd">&#9670;&#160;</a></span>CH10_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 10 Control and Status <br  />
 </p>

</div>
</div>
<a id="a9ed2fd46f6101c735ad76977cf3a9e10" name="a9ed2fd46f6101c735ad76977cf3a9e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed2fd46f6101c735ad76977cf3a9e10">&#9670;&#160;</a></span>CH10_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a562791af43fe14da383bdc2015d0b8ee" name="a562791af43fe14da383bdc2015d0b8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562791af43fe14da383bdc2015d0b8ee">&#9670;&#160;</a></span>CH10_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a971eb476fe790a55db5a16b68fea374a" name="a971eb476fe790a55db5a16b68fea374a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a971eb476fe790a55db5a16b68fea374a">&#9670;&#160;</a></span>CH10_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 10 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="acd92a492ee6329b2c44e3548542ab484" name="acd92a492ee6329b2c44e3548542ab484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd92a492ee6329b2c44e3548542ab484">&#9670;&#160;</a></span>CH10_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 10 Transfer Count <br  />
 </p>

</div>
</div>
<a id="aa216fbe9e881b71711982cd3c8620323" name="aa216fbe9e881b71711982cd3c8620323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa216fbe9e881b71711982cd3c8620323">&#9670;&#160;</a></span>CH10_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH10_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 10 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a1a97e1341b506e0a06ee85487733be5e" name="a1a97e1341b506e0a06ee85487733be5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a97e1341b506e0a06ee85487733be5e">&#9670;&#160;</a></span>CH11_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 CTRL register <br  />
 </p>

</div>
</div>
<a id="adde0b053ff53e411778d1d206d481eb1" name="adde0b053ff53e411778d1d206d481eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde0b053ff53e411778d1d206d481eb1">&#9670;&#160;</a></span>CH11_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a29c6bd16d6208e1a4db7772f02435eda" name="a29c6bd16d6208e1a4db7772f02435eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c6bd16d6208e1a4db7772f02435eda">&#9670;&#160;</a></span>CH11_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a7801912e8d348e3fbcd79364249b6f03" name="a7801912e8d348e3fbcd79364249b6f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7801912e8d348e3fbcd79364249b6f03">&#9670;&#160;</a></span>CH11_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ac5e7680419749aa941f36c7a876b462d" name="ac5e7680419749aa941f36c7a876b462d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e7680419749aa941f36c7a876b462d">&#9670;&#160;</a></span>CH11_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 CTRL register <br  />
 </p>

</div>
</div>
<a id="a121d4a18bf402b2689186a80085c534c" name="a121d4a18bf402b2689186a80085c534c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121d4a18bf402b2689186a80085c534c">&#9670;&#160;</a></span>CH11_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="ab84c9a70a2c5331066470fbf0a05f9e4" name="ab84c9a70a2c5331066470fbf0a05f9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84c9a70a2c5331066470fbf0a05f9e4">&#9670;&#160;</a></span>CH11_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a05ab14700a246ce147845837689ca384" name="a05ab14700a246ce147845837689ca384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ab14700a246ce147845837689ca384">&#9670;&#160;</a></span>CH11_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a468d65b51583c4a146e4c0aab3db1e7e" name="a468d65b51583c4a146e4c0aab3db1e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468d65b51583c4a146e4c0aab3db1e7e">&#9670;&#160;</a></span>CH11_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 CTRL register <br  />
 </p>

</div>
</div>
<a id="acec1c569a4501a35218de25b142cedfc" name="acec1c569a4501a35218de25b142cedfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec1c569a4501a35218de25b142cedfc">&#9670;&#160;</a></span>CH11_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a7d5a9d0290d3e98c641099efa4511505" name="a7d5a9d0290d3e98c641099efa4511505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5a9d0290d3e98c641099efa4511505">&#9670;&#160;</a></span>CH11_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="af3cc1eef8a0166033ef7a8fa7befda7f" name="af3cc1eef8a0166033ef7a8fa7befda7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cc1eef8a0166033ef7a8fa7befda7f">&#9670;&#160;</a></span>CH11_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 11 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ac329a4e558a5c2e0019d74f72a24d957" name="ac329a4e558a5c2e0019d74f72a24d957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac329a4e558a5c2e0019d74f72a24d957">&#9670;&#160;</a></span>CH11_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 11 Control and Status <br  />
 </p>

</div>
</div>
<a id="adcd6a809f618d0affb222c9bbdeee324" name="adcd6a809f618d0affb222c9bbdeee324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd6a809f618d0affb222c9bbdeee324">&#9670;&#160;</a></span>CH11_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a8c45b355ad92bdbafb716af53428ca68" name="a8c45b355ad92bdbafb716af53428ca68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c45b355ad92bdbafb716af53428ca68">&#9670;&#160;</a></span>CH11_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a8284c4995947105f55bee770b2f2b72d" name="a8284c4995947105f55bee770b2f2b72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8284c4995947105f55bee770b2f2b72d">&#9670;&#160;</a></span>CH11_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 11 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a2ea4895e6172e758bee60a78c0c31cbb" name="a2ea4895e6172e758bee60a78c0c31cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea4895e6172e758bee60a78c0c31cbb">&#9670;&#160;</a></span>CH11_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 11 Transfer Count <br  />
 </p>

</div>
</div>
<a id="afa6154dce183948fd6bea51e5f82f8b6" name="afa6154dce183948fd6bea51e5f82f8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6154dce183948fd6bea51e5f82f8b6">&#9670;&#160;</a></span>CH11_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH11_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 11 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a24cf3af5333a7331d3d4973374f7cfbc" name="a24cf3af5333a7331d3d4973374f7cfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24cf3af5333a7331d3d4973374f7cfbc">&#9670;&#160;</a></span>CH12_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 CTRL register <br  />
 </p>

</div>
</div>
<a id="a8f92e82bcb992015f6dbe9d2a0706eca" name="a8f92e82bcb992015f6dbe9d2a0706eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f92e82bcb992015f6dbe9d2a0706eca">&#9670;&#160;</a></span>CH12_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a5e9dff2b57f034c6bfdb0adca1ee1cb0" name="a5e9dff2b57f034c6bfdb0adca1ee1cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9dff2b57f034c6bfdb0adca1ee1cb0">&#9670;&#160;</a></span>CH12_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aace2d1c713d8c47b20ed707eb4efea6c" name="aace2d1c713d8c47b20ed707eb4efea6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace2d1c713d8c47b20ed707eb4efea6c">&#9670;&#160;</a></span>CH12_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a3b59047b05bf194aedbe2e93d363c84b" name="a3b59047b05bf194aedbe2e93d363c84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b59047b05bf194aedbe2e93d363c84b">&#9670;&#160;</a></span>CH12_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 CTRL register <br  />
 </p>

</div>
</div>
<a id="af0626368cd9544d2efa694d848e174ab" name="af0626368cd9544d2efa694d848e174ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0626368cd9544d2efa694d848e174ab">&#9670;&#160;</a></span>CH12_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a0d284ba728b5af3857c905f0f4614c29" name="a0d284ba728b5af3857c905f0f4614c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d284ba728b5af3857c905f0f4614c29">&#9670;&#160;</a></span>CH12_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="ada9fca36aa8471a3283bafad91bfd7f3" name="ada9fca36aa8471a3283bafad91bfd7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9fca36aa8471a3283bafad91bfd7f3">&#9670;&#160;</a></span>CH12_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aae67d9b46f52b1af3fee4706d6fc9b9f" name="aae67d9b46f52b1af3fee4706d6fc9b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae67d9b46f52b1af3fee4706d6fc9b9f">&#9670;&#160;</a></span>CH12_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 CTRL register <br  />
 </p>

</div>
</div>
<a id="a5e44168af9102f5b02683b4fd24108c4" name="a5e44168af9102f5b02683b4fd24108c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e44168af9102f5b02683b4fd24108c4">&#9670;&#160;</a></span>CH12_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a64b8b652af22e778f28b640d72f7b0ec" name="a64b8b652af22e778f28b640d72f7b0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b8b652af22e778f28b640d72f7b0ec">&#9670;&#160;</a></span>CH12_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a839cc7c62c59247d32f222dcb5c49e69" name="a839cc7c62c59247d32f222dcb5c49e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839cc7c62c59247d32f222dcb5c49e69">&#9670;&#160;</a></span>CH12_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 12 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a100a353efb79c1d3b14ba93e3321884f" name="a100a353efb79c1d3b14ba93e3321884f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100a353efb79c1d3b14ba93e3321884f">&#9670;&#160;</a></span>CH12_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 12 Control and Status <br  />
 </p>

</div>
</div>
<a id="ae4ac9dd20ec2b6e710f4f2be83ff9fc9" name="ae4ac9dd20ec2b6e710f4f2be83ff9fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ac9dd20ec2b6e710f4f2be83ff9fc9">&#9670;&#160;</a></span>CH12_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="aefaf0a9ff5e861d316a38a9fcb90911f" name="aefaf0a9ff5e861d316a38a9fcb90911f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefaf0a9ff5e861d316a38a9fcb90911f">&#9670;&#160;</a></span>CH12_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a6c981edcad620289e14bd035ad8ae105" name="a6c981edcad620289e14bd035ad8ae105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c981edcad620289e14bd035ad8ae105">&#9670;&#160;</a></span>CH12_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 12 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="ac5adc0fbb76dd11ffb9c238e20737660" name="ac5adc0fbb76dd11ffb9c238e20737660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5adc0fbb76dd11ffb9c238e20737660">&#9670;&#160;</a></span>CH12_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 12 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a085f5a77494eeb4c102b29d0b51f9549" name="a085f5a77494eeb4c102b29d0b51f9549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a085f5a77494eeb4c102b29d0b51f9549">&#9670;&#160;</a></span>CH12_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH12_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 12 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="ab39cbdeaed8bd607dd2d342917426eda" name="ab39cbdeaed8bd607dd2d342917426eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39cbdeaed8bd607dd2d342917426eda">&#9670;&#160;</a></span>CH13_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 CTRL register <br  />
 </p>

</div>
</div>
<a id="a122a8167464a93cabee1143168970f29" name="a122a8167464a93cabee1143168970f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122a8167464a93cabee1143168970f29">&#9670;&#160;</a></span>CH13_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a1703986815888454e223471fa5869eb7" name="a1703986815888454e223471fa5869eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1703986815888454e223471fa5869eb7">&#9670;&#160;</a></span>CH13_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aa19dbc60f70506d696eb7addcf584503" name="aa19dbc60f70506d696eb7addcf584503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19dbc60f70506d696eb7addcf584503">&#9670;&#160;</a></span>CH13_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a1860c9ceed9a357b8859e28a79ac109a" name="a1860c9ceed9a357b8859e28a79ac109a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1860c9ceed9a357b8859e28a79ac109a">&#9670;&#160;</a></span>CH13_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 CTRL register <br  />
 </p>

</div>
</div>
<a id="a928d220a3c0f8a49bc4a1dfa80f57dbc" name="a928d220a3c0f8a49bc4a1dfa80f57dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928d220a3c0f8a49bc4a1dfa80f57dbc">&#9670;&#160;</a></span>CH13_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a34545fd64ebebe19a13b9ba741751191" name="a34545fd64ebebe19a13b9ba741751191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34545fd64ebebe19a13b9ba741751191">&#9670;&#160;</a></span>CH13_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="ad7cf0ea84ee3558f960d4bfd3bf030ab" name="ad7cf0ea84ee3558f960d4bfd3bf030ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7cf0ea84ee3558f960d4bfd3bf030ab">&#9670;&#160;</a></span>CH13_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a12ebe0204d42cd0b42ae1cb24969b1f5" name="a12ebe0204d42cd0b42ae1cb24969b1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ebe0204d42cd0b42ae1cb24969b1f5">&#9670;&#160;</a></span>CH13_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 CTRL register <br  />
 </p>

</div>
</div>
<a id="aa1d0d0f3d4c62edd746b09c93f2bdf36" name="aa1d0d0f3d4c62edd746b09c93f2bdf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d0d0f3d4c62edd746b09c93f2bdf36">&#9670;&#160;</a></span>CH13_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="ad2bb4f26f6cf2547f13b2ff90fd54dc1" name="ad2bb4f26f6cf2547f13b2ff90fd54dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2bb4f26f6cf2547f13b2ff90fd54dc1">&#9670;&#160;</a></span>CH13_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="afd6e43ef2e4cc74f868267175e77373f" name="afd6e43ef2e4cc74f868267175e77373f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6e43ef2e4cc74f868267175e77373f">&#9670;&#160;</a></span>CH13_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 13 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a647cd106930473664155d7ca1f8ef159" name="a647cd106930473664155d7ca1f8ef159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647cd106930473664155d7ca1f8ef159">&#9670;&#160;</a></span>CH13_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 13 Control and Status <br  />
 </p>

</div>
</div>
<a id="a2f9f37d324f0ff727399f4a52dbcf694" name="a2f9f37d324f0ff727399f4a52dbcf694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9f37d324f0ff727399f4a52dbcf694">&#9670;&#160;</a></span>CH13_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a1a8d9d47f63794a85c80a7532bd137f0" name="a1a8d9d47f63794a85c80a7532bd137f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8d9d47f63794a85c80a7532bd137f0">&#9670;&#160;</a></span>CH13_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a8f148694642d2043233244aa97ba16d6" name="a8f148694642d2043233244aa97ba16d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f148694642d2043233244aa97ba16d6">&#9670;&#160;</a></span>CH13_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 13 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a7af78c6460324e6002e7d2ad1675b385" name="a7af78c6460324e6002e7d2ad1675b385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af78c6460324e6002e7d2ad1675b385">&#9670;&#160;</a></span>CH13_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 13 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a17e4ab1c3ff0241d98b7405351152371" name="a17e4ab1c3ff0241d98b7405351152371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e4ab1c3ff0241d98b7405351152371">&#9670;&#160;</a></span>CH13_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH13_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 13 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a8c69395d8a418a51d235a928b68427fd" name="a8c69395d8a418a51d235a928b68427fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c69395d8a418a51d235a928b68427fd">&#9670;&#160;</a></span>CH14_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 CTRL register <br  />
 </p>

</div>
</div>
<a id="ad3cee5509be74aeedc8ec6586ea58ef9" name="ad3cee5509be74aeedc8ec6586ea58ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3cee5509be74aeedc8ec6586ea58ef9">&#9670;&#160;</a></span>CH14_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="aae363d03816d7cc6bf763bf78d6dce67" name="aae363d03816d7cc6bf763bf78d6dce67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae363d03816d7cc6bf763bf78d6dce67">&#9670;&#160;</a></span>CH14_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aefe0c5149f32b953343c01ae5ecd960c" name="aefe0c5149f32b953343c01ae5ecd960c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe0c5149f32b953343c01ae5ecd960c">&#9670;&#160;</a></span>CH14_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a59feeac81a4977d81cef61853680f7cb" name="a59feeac81a4977d81cef61853680f7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59feeac81a4977d81cef61853680f7cb">&#9670;&#160;</a></span>CH14_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 CTRL register <br  />
 </p>

</div>
</div>
<a id="a8ab52cff3550f602ce20022119104607" name="a8ab52cff3550f602ce20022119104607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab52cff3550f602ce20022119104607">&#9670;&#160;</a></span>CH14_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a18e8ff2b55126c2834d10141ae090961" name="a18e8ff2b55126c2834d10141ae090961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e8ff2b55126c2834d10141ae090961">&#9670;&#160;</a></span>CH14_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="acf810aefb92b2ce3433a5106baa0eee4" name="acf810aefb92b2ce3433a5106baa0eee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf810aefb92b2ce3433a5106baa0eee4">&#9670;&#160;</a></span>CH14_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aeee2b72ed5782c7c4bbb2f7e69b86318" name="aeee2b72ed5782c7c4bbb2f7e69b86318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee2b72ed5782c7c4bbb2f7e69b86318">&#9670;&#160;</a></span>CH14_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 CTRL register <br  />
 </p>

</div>
</div>
<a id="a68f56cd1554689fd53c046cebeb3d7c4" name="a68f56cd1554689fd53c046cebeb3d7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f56cd1554689fd53c046cebeb3d7c4">&#9670;&#160;</a></span>CH14_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a90d422e3b03c967c58edf174bcd15c91" name="a90d422e3b03c967c58edf174bcd15c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d422e3b03c967c58edf174bcd15c91">&#9670;&#160;</a></span>CH14_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a6e9b2ba14bbb85a13de49c782980710b" name="a6e9b2ba14bbb85a13de49c782980710b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9b2ba14bbb85a13de49c782980710b">&#9670;&#160;</a></span>CH14_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 14 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="afb84ab8cef20b8791bd945913525c402" name="afb84ab8cef20b8791bd945913525c402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb84ab8cef20b8791bd945913525c402">&#9670;&#160;</a></span>CH14_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 14 Control and Status <br  />
 </p>

</div>
</div>
<a id="ae4032d1d3a0b5970bc7565c3fd4b12bc" name="ae4032d1d3a0b5970bc7565c3fd4b12bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4032d1d3a0b5970bc7565c3fd4b12bc">&#9670;&#160;</a></span>CH14_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="adb5c7eb6e637cfb9e432de79c0381311" name="adb5c7eb6e637cfb9e432de79c0381311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5c7eb6e637cfb9e432de79c0381311">&#9670;&#160;</a></span>CH14_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a14dcbafd4e4f4b867bdc473dbc4e0d1b" name="a14dcbafd4e4f4b867bdc473dbc4e0d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14dcbafd4e4f4b867bdc473dbc4e0d1b">&#9670;&#160;</a></span>CH14_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 14 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a1a64d43b8d3f7b2a3fa8aa9065558b85" name="a1a64d43b8d3f7b2a3fa8aa9065558b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a64d43b8d3f7b2a3fa8aa9065558b85">&#9670;&#160;</a></span>CH14_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 14 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a07105ef1931d2d828f237fcff75d4c0c" name="a07105ef1931d2d828f237fcff75d4c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07105ef1931d2d828f237fcff75d4c0c">&#9670;&#160;</a></span>CH14_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH14_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 14 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="ab5ac2d0efa5f61ca93314a41f0bd34a9" name="ab5ac2d0efa5f61ca93314a41f0bd34a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ac2d0efa5f61ca93314a41f0bd34a9">&#9670;&#160;</a></span>CH15_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 CTRL register <br  />
 </p>

</div>
</div>
<a id="a74e852ea7828d8c97b01909f5df1d400" name="a74e852ea7828d8c97b01909f5df1d400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e852ea7828d8c97b01909f5df1d400">&#9670;&#160;</a></span>CH15_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a791e06f104ab54067e7eb37e9264fd07" name="a791e06f104ab54067e7eb37e9264fd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791e06f104ab54067e7eb37e9264fd07">&#9670;&#160;</a></span>CH15_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="abe495fa661d55a9b3dcba593b516ba7c" name="abe495fa661d55a9b3dcba593b516ba7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe495fa661d55a9b3dcba593b516ba7c">&#9670;&#160;</a></span>CH15_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a91afb85cb79949afabf3245a4898547d" name="a91afb85cb79949afabf3245a4898547d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91afb85cb79949afabf3245a4898547d">&#9670;&#160;</a></span>CH15_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 CTRL register <br  />
 </p>

</div>
</div>
<a id="a0f68a775bad86bcae64f7f9e6eeeec4f" name="a0f68a775bad86bcae64f7f9e6eeeec4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f68a775bad86bcae64f7f9e6eeeec4f">&#9670;&#160;</a></span>CH15_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a5a40a4916a0cd55013b154e8d232b392" name="a5a40a4916a0cd55013b154e8d232b392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a40a4916a0cd55013b154e8d232b392">&#9670;&#160;</a></span>CH15_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a581c1193c9e3743dbd0f02bf83f81159" name="a581c1193c9e3743dbd0f02bf83f81159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a581c1193c9e3743dbd0f02bf83f81159">&#9670;&#160;</a></span>CH15_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a86b349d94128d121524689e9bf73b971" name="a86b349d94128d121524689e9bf73b971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b349d94128d121524689e9bf73b971">&#9670;&#160;</a></span>CH15_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 CTRL register <br  />
 </p>

</div>
</div>
<a id="af125ce5d3dc83cf5d4663ebb87b11136" name="af125ce5d3dc83cf5d4663ebb87b11136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af125ce5d3dc83cf5d4663ebb87b11136">&#9670;&#160;</a></span>CH15_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a5bed6fbab55dfe277bf9769022457c15" name="a5bed6fbab55dfe277bf9769022457c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bed6fbab55dfe277bf9769022457c15">&#9670;&#160;</a></span>CH15_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a8cbedb78d5737a939a5d19e6ae3c2011" name="a8cbedb78d5737a939a5d19e6ae3c2011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbedb78d5737a939a5d19e6ae3c2011">&#9670;&#160;</a></span>CH15_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 15 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a02f5315352f66264dc760d18e97ae5b2" name="a02f5315352f66264dc760d18e97ae5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f5315352f66264dc760d18e97ae5b2">&#9670;&#160;</a></span>CH15_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 15 Control and Status <br  />
 </p>

</div>
</div>
<a id="ac4f1fc605c56e26b067dce44e53ec246" name="ac4f1fc605c56e26b067dce44e53ec246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f1fc605c56e26b067dce44e53ec246">&#9670;&#160;</a></span>CH15_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a5ddc900cca81a908c29959b8a923ce93" name="a5ddc900cca81a908c29959b8a923ce93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ddc900cca81a908c29959b8a923ce93">&#9670;&#160;</a></span>CH15_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="ae69c6b43775c160a31e8088f7d9ebeea" name="ae69c6b43775c160a31e8088f7d9ebeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69c6b43775c160a31e8088f7d9ebeea">&#9670;&#160;</a></span>CH15_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 15 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a27f5af8d97b8a23cbd60ae570eb3d102" name="a27f5af8d97b8a23cbd60ae570eb3d102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f5af8d97b8a23cbd60ae570eb3d102">&#9670;&#160;</a></span>CH15_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 15 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a6865ff189667aadb3c65717b3e14eccf" name="a6865ff189667aadb3c65717b3e14eccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6865ff189667aadb3c65717b3e14eccf">&#9670;&#160;</a></span>CH15_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH15_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 15 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a296c030f1f27667c3efca0aaf1ec08fa" name="a296c030f1f27667c3efca0aaf1ec08fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296c030f1f27667c3efca0aaf1ec08fa">&#9670;&#160;</a></span>CH1_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 CTRL register <br  />
 </p>

</div>
</div>
<a id="a58917940c99a56e70571af89a9281557" name="a58917940c99a56e70571af89a9281557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58917940c99a56e70571af89a9281557">&#9670;&#160;</a></span>CH1_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="aa7512e44ddf44cb51a6034d7701ef851" name="aa7512e44ddf44cb51a6034d7701ef851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7512e44ddf44cb51a6034d7701ef851">&#9670;&#160;</a></span>CH1_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="ad60246d29b2ddd566195c9d370871383" name="ad60246d29b2ddd566195c9d370871383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60246d29b2ddd566195c9d370871383">&#9670;&#160;</a></span>CH1_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ae1ece5fdddba63e766bc7904951b5b1d" name="ae1ece5fdddba63e766bc7904951b5b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ece5fdddba63e766bc7904951b5b1d">&#9670;&#160;</a></span>CH1_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 CTRL register <br  />
 </p>

</div>
</div>
<a id="a52e3740fd7bced52aada10279633a88c" name="a52e3740fd7bced52aada10279633a88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e3740fd7bced52aada10279633a88c">&#9670;&#160;</a></span>CH1_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a913d4191350ef43ed22fae00d3ff0b23" name="a913d4191350ef43ed22fae00d3ff0b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913d4191350ef43ed22fae00d3ff0b23">&#9670;&#160;</a></span>CH1_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="ae4b07b17ca34a1073bf825473ebb57cd" name="ae4b07b17ca34a1073bf825473ebb57cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b07b17ca34a1073bf825473ebb57cd">&#9670;&#160;</a></span>CH1_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a44c111460ca997c843b4a9a8ba8b993b" name="a44c111460ca997c843b4a9a8ba8b993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c111460ca997c843b4a9a8ba8b993b">&#9670;&#160;</a></span>CH1_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 CTRL register <br  />
 </p>

</div>
</div>
<a id="acc208e965101e5f04ee1ef3fdde260ad" name="acc208e965101e5f04ee1ef3fdde260ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc208e965101e5f04ee1ef3fdde260ad">&#9670;&#160;</a></span>CH1_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a5caa4a3aa28348c651018dc9931f76db" name="a5caa4a3aa28348c651018dc9931f76db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5caa4a3aa28348c651018dc9931f76db">&#9670;&#160;</a></span>CH1_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a31e31978969c6936163c9ab5e9ab2ba4" name="a31e31978969c6936163c9ab5e9ab2ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e31978969c6936163c9ab5e9ab2ba4">&#9670;&#160;</a></span>CH1_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 1 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a1eb1a27c650168fb8f2e75a318dcf533" name="a1eb1a27c650168fb8f2e75a318dcf533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb1a27c650168fb8f2e75a318dcf533">&#9670;&#160;</a></span>CH1_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 1 Control and Status <br  />
 </p>

</div>
</div>
<a id="a2fa6f0131e26d26743deed1dfb6cccba" name="a2fa6f0131e26d26743deed1dfb6cccba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa6f0131e26d26743deed1dfb6cccba">&#9670;&#160;</a></span>CH1_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a3cbd9d35594de4cd65e7dae8e2d2f8bd" name="a3cbd9d35594de4cd65e7dae8e2d2f8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbd9d35594de4cd65e7dae8e2d2f8bd">&#9670;&#160;</a></span>CH1_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a1aee92d7a2b81aa8b46ef48460971eb7" name="a1aee92d7a2b81aa8b46ef48460971eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aee92d7a2b81aa8b46ef48460971eb7">&#9670;&#160;</a></span>CH1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 1 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a10bf260733c097030a1f1e2b31f4e17e" name="a10bf260733c097030a1f1e2b31f4e17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bf260733c097030a1f1e2b31f4e17e">&#9670;&#160;</a></span>CH1_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 1 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a4536fa91b3380419177187048fec7fe7" name="a4536fa91b3380419177187048fec7fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4536fa91b3380419177187048fec7fe7">&#9670;&#160;</a></span>CH1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 1 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a2ddc237ea185be1a15276071279c3661" name="a2ddc237ea185be1a15276071279c3661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddc237ea185be1a15276071279c3661">&#9670;&#160;</a></span>CH2_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 CTRL register <br  />
 </p>

</div>
</div>
<a id="a501b16e471e2be6e5008c052fa49925b" name="a501b16e471e2be6e5008c052fa49925b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501b16e471e2be6e5008c052fa49925b">&#9670;&#160;</a></span>CH2_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a5ff8c5939b66c52974fefe6d9174cb44" name="a5ff8c5939b66c52974fefe6d9174cb44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff8c5939b66c52974fefe6d9174cb44">&#9670;&#160;</a></span>CH2_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a660398ba394ff457c29bb301b6039926" name="a660398ba394ff457c29bb301b6039926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660398ba394ff457c29bb301b6039926">&#9670;&#160;</a></span>CH2_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a8727e58c942474fedf6aa30df6581733" name="a8727e58c942474fedf6aa30df6581733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8727e58c942474fedf6aa30df6581733">&#9670;&#160;</a></span>CH2_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 CTRL register <br  />
 </p>

</div>
</div>
<a id="af42b06304f9ce4465b618ada71d50aa0" name="af42b06304f9ce4465b618ada71d50aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42b06304f9ce4465b618ada71d50aa0">&#9670;&#160;</a></span>CH2_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a6c5de4ab5bb927e3f00eb39d60a6891e" name="a6c5de4ab5bb927e3f00eb39d60a6891e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5de4ab5bb927e3f00eb39d60a6891e">&#9670;&#160;</a></span>CH2_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a0600a9eb4c4336a789965df5007089a6" name="a0600a9eb4c4336a789965df5007089a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0600a9eb4c4336a789965df5007089a6">&#9670;&#160;</a></span>CH2_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a0330382e5a0e9cf6eae502b0a9923fe0" name="a0330382e5a0e9cf6eae502b0a9923fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330382e5a0e9cf6eae502b0a9923fe0">&#9670;&#160;</a></span>CH2_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 CTRL register <br  />
 </p>

</div>
</div>
<a id="a1e22787d8629c7ee7d7498d7671def07" name="a1e22787d8629c7ee7d7498d7671def07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e22787d8629c7ee7d7498d7671def07">&#9670;&#160;</a></span>CH2_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a10c300ea0d10ec9473b6a63f27e2fdfd" name="a10c300ea0d10ec9473b6a63f27e2fdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c300ea0d10ec9473b6a63f27e2fdfd">&#9670;&#160;</a></span>CH2_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a864e9db32a550278cfb00c4554d99fc9" name="a864e9db32a550278cfb00c4554d99fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864e9db32a550278cfb00c4554d99fc9">&#9670;&#160;</a></span>CH2_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 2 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a95cfa9ca92bdbd1041ea5e7f3477bbe0" name="a95cfa9ca92bdbd1041ea5e7f3477bbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cfa9ca92bdbd1041ea5e7f3477bbe0">&#9670;&#160;</a></span>CH2_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 2 Control and Status <br  />
 </p>

</div>
</div>
<a id="a03d702d3f4d145646ade488dcfe1bbe7" name="a03d702d3f4d145646ade488dcfe1bbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d702d3f4d145646ade488dcfe1bbe7">&#9670;&#160;</a></span>CH2_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a6c31327219fcabe17e26e4884c777863" name="a6c31327219fcabe17e26e4884c777863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c31327219fcabe17e26e4884c777863">&#9670;&#160;</a></span>CH2_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a18f561d16b73e9c87e37a8b535166abb" name="a18f561d16b73e9c87e37a8b535166abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f561d16b73e9c87e37a8b535166abb">&#9670;&#160;</a></span>CH2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 2 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a579f9857828773592882e993f76f2a88" name="a579f9857828773592882e993f76f2a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579f9857828773592882e993f76f2a88">&#9670;&#160;</a></span>CH2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 2 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a3d9f280fddb4c8189f199cb7e22c92c6" name="a3d9f280fddb4c8189f199cb7e22c92c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9f280fddb4c8189f199cb7e22c92c6">&#9670;&#160;</a></span>CH2_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH2_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 2 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="aa1fff80c111a0b462aae4832757463ac" name="aa1fff80c111a0b462aae4832757463ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fff80c111a0b462aae4832757463ac">&#9670;&#160;</a></span>CH3_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 CTRL register <br  />
 </p>

</div>
</div>
<a id="a2a7d45383e798d2a48e6880e766240fb" name="a2a7d45383e798d2a48e6880e766240fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7d45383e798d2a48e6880e766240fb">&#9670;&#160;</a></span>CH3_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a1f2149cb69f543be36632f8114e2653b" name="a1f2149cb69f543be36632f8114e2653b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2149cb69f543be36632f8114e2653b">&#9670;&#160;</a></span>CH3_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a53f8b0a783eaf9329b94c2bc68bb6a6e" name="a53f8b0a783eaf9329b94c2bc68bb6a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f8b0a783eaf9329b94c2bc68bb6a6e">&#9670;&#160;</a></span>CH3_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ac4cb68e718a737e2be4b08314b20a436" name="ac4cb68e718a737e2be4b08314b20a436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4cb68e718a737e2be4b08314b20a436">&#9670;&#160;</a></span>CH3_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 CTRL register <br  />
 </p>

</div>
</div>
<a id="a6a006243b26c0e8136115495c1d3603f" name="a6a006243b26c0e8136115495c1d3603f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a006243b26c0e8136115495c1d3603f">&#9670;&#160;</a></span>CH3_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="aea10348411eece7eefad2d7ebdf310c5" name="aea10348411eece7eefad2d7ebdf310c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea10348411eece7eefad2d7ebdf310c5">&#9670;&#160;</a></span>CH3_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a21440997d289fe1b63588e8ae9419206" name="a21440997d289fe1b63588e8ae9419206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21440997d289fe1b63588e8ae9419206">&#9670;&#160;</a></span>CH3_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="ae58a9b6344240eb4d9ed02ae1900b9d7" name="ae58a9b6344240eb4d9ed02ae1900b9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae58a9b6344240eb4d9ed02ae1900b9d7">&#9670;&#160;</a></span>CH3_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 CTRL register <br  />
 </p>

</div>
</div>
<a id="a92bf5697279400ea05a9b4249e653cc2" name="a92bf5697279400ea05a9b4249e653cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bf5697279400ea05a9b4249e653cc2">&#9670;&#160;</a></span>CH3_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a9212873c84ef101fbffb1543e086bc83" name="a9212873c84ef101fbffb1543e086bc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9212873c84ef101fbffb1543e086bc83">&#9670;&#160;</a></span>CH3_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a60681987661fc82b82967867f9f40f35" name="a60681987661fc82b82967867f9f40f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60681987661fc82b82967867f9f40f35">&#9670;&#160;</a></span>CH3_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 3 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="af7903b680198e4aa28e190f713c007f1" name="af7903b680198e4aa28e190f713c007f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7903b680198e4aa28e190f713c007f1">&#9670;&#160;</a></span>CH3_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 3 Control and Status <br  />
 </p>

</div>
</div>
<a id="aaff539eac4b60d80b06393860ea0370a" name="aaff539eac4b60d80b06393860ea0370a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff539eac4b60d80b06393860ea0370a">&#9670;&#160;</a></span>CH3_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="ac1467685ffdfe0e6832978a13701d9e2" name="ac1467685ffdfe0e6832978a13701d9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1467685ffdfe0e6832978a13701d9e2">&#9670;&#160;</a></span>CH3_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="abf2ab247e1223ad7cc9ca22f4c660fd5" name="abf2ab247e1223ad7cc9ca22f4c660fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2ab247e1223ad7cc9ca22f4c660fd5">&#9670;&#160;</a></span>CH3_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 3 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="ab4da15a8505fc4d5f8950fc525b1cc9f" name="ab4da15a8505fc4d5f8950fc525b1cc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4da15a8505fc4d5f8950fc525b1cc9f">&#9670;&#160;</a></span>CH3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 3 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a208c9bb0aaf0f76a63c0e2a18ba44745" name="a208c9bb0aaf0f76a63c0e2a18ba44745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208c9bb0aaf0f76a63c0e2a18ba44745">&#9670;&#160;</a></span>CH3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 3 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a0f38b9b71d02304e9999e9888eb55f04" name="a0f38b9b71d02304e9999e9888eb55f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f38b9b71d02304e9999e9888eb55f04">&#9670;&#160;</a></span>CH4_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 CTRL register <br  />
 </p>

</div>
</div>
<a id="a25b0329e1c1ae084edfd66673eadbbcf" name="a25b0329e1c1ae084edfd66673eadbbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b0329e1c1ae084edfd66673eadbbcf">&#9670;&#160;</a></span>CH4_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="aed6f708c55d6bbafe948838041c2d58d" name="aed6f708c55d6bbafe948838041c2d58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6f708c55d6bbafe948838041c2d58d">&#9670;&#160;</a></span>CH4_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="ab0b5e8dc8e1e4aa285767e35edd8b800" name="ab0b5e8dc8e1e4aa285767e35edd8b800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b5e8dc8e1e4aa285767e35edd8b800">&#9670;&#160;</a></span>CH4_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a1fb0d467eeff561bc096d414d0d18b75" name="a1fb0d467eeff561bc096d414d0d18b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb0d467eeff561bc096d414d0d18b75">&#9670;&#160;</a></span>CH4_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 CTRL register <br  />
 </p>

</div>
</div>
<a id="aaa56560e40749d3ed278bf9af31d82b2" name="aaa56560e40749d3ed278bf9af31d82b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa56560e40749d3ed278bf9af31d82b2">&#9670;&#160;</a></span>CH4_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a77e4b898aa47837dfc0d7e5314bad8ad" name="a77e4b898aa47837dfc0d7e5314bad8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e4b898aa47837dfc0d7e5314bad8ad">&#9670;&#160;</a></span>CH4_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a5aae041968bd0eb618246411698e7290" name="a5aae041968bd0eb618246411698e7290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aae041968bd0eb618246411698e7290">&#9670;&#160;</a></span>CH4_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a968b30694231d719a854920c6e43f281" name="a968b30694231d719a854920c6e43f281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968b30694231d719a854920c6e43f281">&#9670;&#160;</a></span>CH4_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 CTRL register <br  />
 </p>

</div>
</div>
<a id="a1988b9ff8d7547c4fff21064ed5443db" name="a1988b9ff8d7547c4fff21064ed5443db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1988b9ff8d7547c4fff21064ed5443db">&#9670;&#160;</a></span>CH4_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a5ea9ef2316c33a2c27225a7b51d10efc" name="a5ea9ef2316c33a2c27225a7b51d10efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea9ef2316c33a2c27225a7b51d10efc">&#9670;&#160;</a></span>CH4_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="afa0934d974f008763b748eebc6056668" name="afa0934d974f008763b748eebc6056668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0934d974f008763b748eebc6056668">&#9670;&#160;</a></span>CH4_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 4 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a180727b325e2512c00ab067199712713" name="a180727b325e2512c00ab067199712713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a180727b325e2512c00ab067199712713">&#9670;&#160;</a></span>CH4_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 4 Control and Status <br  />
 </p>

</div>
</div>
<a id="a3b415cce8acf834b95c1b75ec9dc9dcd" name="a3b415cce8acf834b95c1b75ec9dc9dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b415cce8acf834b95c1b75ec9dc9dcd">&#9670;&#160;</a></span>CH4_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a5ce8e8e8c41df20e3aa16fa3b9559bce" name="a5ce8e8e8c41df20e3aa16fa3b9559bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce8e8e8c41df20e3aa16fa3b9559bce">&#9670;&#160;</a></span>CH4_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a9e969a911b3e066305f07038ba6cbf88" name="a9e969a911b3e066305f07038ba6cbf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e969a911b3e066305f07038ba6cbf88">&#9670;&#160;</a></span>CH4_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 4 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="add4612571f60733044d1aa2160c2cd30" name="add4612571f60733044d1aa2160c2cd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4612571f60733044d1aa2160c2cd30">&#9670;&#160;</a></span>CH4_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 4 Transfer Count <br  />
 </p>

</div>
</div>
<a id="afb2d9f2a25b5d781e7c0100cb8d377bc" name="afb2d9f2a25b5d781e7c0100cb8d377bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2d9f2a25b5d781e7c0100cb8d377bc">&#9670;&#160;</a></span>CH4_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH4_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 4 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a6de9bd245011ece3e304f1141e51eac5" name="a6de9bd245011ece3e304f1141e51eac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de9bd245011ece3e304f1141e51eac5">&#9670;&#160;</a></span>CH5_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 CTRL register <br  />
 </p>

</div>
</div>
<a id="a54757afbdbc304b2d563680375d4ee59" name="a54757afbdbc304b2d563680375d4ee59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54757afbdbc304b2d563680375d4ee59">&#9670;&#160;</a></span>CH5_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="ae8d3bf8ee6e5b80b8face9725036846f" name="ae8d3bf8ee6e5b80b8face9725036846f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d3bf8ee6e5b80b8face9725036846f">&#9670;&#160;</a></span>CH5_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="aea5016ac2ebff03cc2d97b3d72162c1b" name="aea5016ac2ebff03cc2d97b3d72162c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5016ac2ebff03cc2d97b3d72162c1b">&#9670;&#160;</a></span>CH5_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="adea645bd6d21607a46652ca46617c4f7" name="adea645bd6d21607a46652ca46617c4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea645bd6d21607a46652ca46617c4f7">&#9670;&#160;</a></span>CH5_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 CTRL register <br  />
 </p>

</div>
</div>
<a id="a0de1e6d23edaf6f095c1ec33252e1d09" name="a0de1e6d23edaf6f095c1ec33252e1d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de1e6d23edaf6f095c1ec33252e1d09">&#9670;&#160;</a></span>CH5_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a019b495bf3365b7ce1ccf59eb14416a7" name="a019b495bf3365b7ce1ccf59eb14416a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a019b495bf3365b7ce1ccf59eb14416a7">&#9670;&#160;</a></span>CH5_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a927b220f60f7f452e043bd3238a069f9" name="a927b220f60f7f452e043bd3238a069f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927b220f60f7f452e043bd3238a069f9">&#9670;&#160;</a></span>CH5_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a4c40814d58416a91e296290c603d9986" name="a4c40814d58416a91e296290c603d9986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c40814d58416a91e296290c603d9986">&#9670;&#160;</a></span>CH5_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 CTRL register <br  />
 </p>

</div>
</div>
<a id="aa7d1f94bb4e46b8cb27fdcf96f4d02b6" name="aa7d1f94bb4e46b8cb27fdcf96f4d02b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d1f94bb4e46b8cb27fdcf96f4d02b6">&#9670;&#160;</a></span>CH5_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a87fa8b98a9eab358244f8bec5076bfe5" name="a87fa8b98a9eab358244f8bec5076bfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fa8b98a9eab358244f8bec5076bfe5">&#9670;&#160;</a></span>CH5_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a324c775f81cb54a7adeb18f03eca65a6" name="a324c775f81cb54a7adeb18f03eca65a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324c775f81cb54a7adeb18f03eca65a6">&#9670;&#160;</a></span>CH5_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 5 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a3eb576234ce762a7f353fa1a9befd244" name="a3eb576234ce762a7f353fa1a9befd244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb576234ce762a7f353fa1a9befd244">&#9670;&#160;</a></span>CH5_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 5 Control and Status <br  />
 </p>

</div>
</div>
<a id="a9c74e0111a18038976776a8be5395edc" name="a9c74e0111a18038976776a8be5395edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c74e0111a18038976776a8be5395edc">&#9670;&#160;</a></span>CH5_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a81bfe68ba1df6faff87d4574ec42b699" name="a81bfe68ba1df6faff87d4574ec42b699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bfe68ba1df6faff87d4574ec42b699">&#9670;&#160;</a></span>CH5_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a5f9744543d177a2cc90650dc1791688e" name="a5f9744543d177a2cc90650dc1791688e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9744543d177a2cc90650dc1791688e">&#9670;&#160;</a></span>CH5_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 5 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="adbc8e72004efd1b077b459a50310a00e" name="adbc8e72004efd1b077b459a50310a00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc8e72004efd1b077b459a50310a00e">&#9670;&#160;</a></span>CH5_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 5 Transfer Count <br  />
 </p>

</div>
</div>
<a id="ab42b5c4bfa8a2046499d76b21025914e" name="ab42b5c4bfa8a2046499d76b21025914e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42b5c4bfa8a2046499d76b21025914e">&#9670;&#160;</a></span>CH5_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH5_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 5 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a6a62baf0a53e7cfd2362f583f086d8f1" name="a6a62baf0a53e7cfd2362f583f086d8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a62baf0a53e7cfd2362f583f086d8f1">&#9670;&#160;</a></span>CH6_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 CTRL register <br  />
 </p>

</div>
</div>
<a id="a47840543ca9a14a62ef10a9ff07d82e0" name="a47840543ca9a14a62ef10a9ff07d82e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47840543ca9a14a62ef10a9ff07d82e0">&#9670;&#160;</a></span>CH6_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a6715c0d4140ab1fd2339bb4da1c6f999" name="a6715c0d4140ab1fd2339bb4da1c6f999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6715c0d4140ab1fd2339bb4da1c6f999">&#9670;&#160;</a></span>CH6_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="acd3ede47bbfbd423d229002c35887aa7" name="acd3ede47bbfbd423d229002c35887aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3ede47bbfbd423d229002c35887aa7">&#9670;&#160;</a></span>CH6_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a176a1c776c205dcbc1cd432d346b5fe0" name="a176a1c776c205dcbc1cd432d346b5fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176a1c776c205dcbc1cd432d346b5fe0">&#9670;&#160;</a></span>CH6_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 CTRL register <br  />
 </p>

</div>
</div>
<a id="a1ad3c848f33d26a36b2273866d0e01b8" name="a1ad3c848f33d26a36b2273866d0e01b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad3c848f33d26a36b2273866d0e01b8">&#9670;&#160;</a></span>CH6_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a02e7f1fff22bf998b0f87b07f8d01ce3" name="a02e7f1fff22bf998b0f87b07f8d01ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e7f1fff22bf998b0f87b07f8d01ce3">&#9670;&#160;</a></span>CH6_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a6430f8059934e4ce6d3d89daf65a5235" name="a6430f8059934e4ce6d3d89daf65a5235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6430f8059934e4ce6d3d89daf65a5235">&#9670;&#160;</a></span>CH6_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a5c2c56c52cc1efd31bec51af2d1c3909" name="a5c2c56c52cc1efd31bec51af2d1c3909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2c56c52cc1efd31bec51af2d1c3909">&#9670;&#160;</a></span>CH6_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 CTRL register <br  />
 </p>

</div>
</div>
<a id="a0d7852273b6dc4af3693b2879a0abfc2" name="a0d7852273b6dc4af3693b2879a0abfc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7852273b6dc4af3693b2879a0abfc2">&#9670;&#160;</a></span>CH6_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a4bbacbcf89287d8a675c7a8167724ed2" name="a4bbacbcf89287d8a675c7a8167724ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbacbcf89287d8a675c7a8167724ed2">&#9670;&#160;</a></span>CH6_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a96ca6120eba5765add05588ebdc2f484" name="a96ca6120eba5765add05588ebdc2f484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ca6120eba5765add05588ebdc2f484">&#9670;&#160;</a></span>CH6_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 6 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ae379c66122436bb4a8af94828d251518" name="ae379c66122436bb4a8af94828d251518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae379c66122436bb4a8af94828d251518">&#9670;&#160;</a></span>CH6_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 6 Control and Status <br  />
 </p>

</div>
</div>
<a id="afb31cb808ebae8872b82e0936aebb380" name="afb31cb808ebae8872b82e0936aebb380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb31cb808ebae8872b82e0936aebb380">&#9670;&#160;</a></span>CH6_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a503ff58a2a6dd0840738f8947a7453dd" name="a503ff58a2a6dd0840738f8947a7453dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503ff58a2a6dd0840738f8947a7453dd">&#9670;&#160;</a></span>CH6_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a2c67a945cb12a5dfa5f9504ea1be5b15" name="a2c67a945cb12a5dfa5f9504ea1be5b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c67a945cb12a5dfa5f9504ea1be5b15">&#9670;&#160;</a></span>CH6_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 6 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a3e465ef77846e2c86a6576bc5507e91d" name="a3e465ef77846e2c86a6576bc5507e91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e465ef77846e2c86a6576bc5507e91d">&#9670;&#160;</a></span>CH6_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 6 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a219c7c8fd4fba20eb8fb84bd85984311" name="a219c7c8fd4fba20eb8fb84bd85984311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219c7c8fd4fba20eb8fb84bd85984311">&#9670;&#160;</a></span>CH6_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH6_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 6 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a7929a6e2a137052a90131f4286a41984" name="a7929a6e2a137052a90131f4286a41984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7929a6e2a137052a90131f4286a41984">&#9670;&#160;</a></span>CH7_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 CTRL register <br  />
 </p>

</div>
</div>
<a id="aae7e500161bd242fce6505382452da6f" name="aae7e500161bd242fce6505382452da6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7e500161bd242fce6505382452da6f">&#9670;&#160;</a></span>CH7_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a9ee46822bf7141b302ad212cf1220c2c" name="a9ee46822bf7141b302ad212cf1220c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee46822bf7141b302ad212cf1220c2c">&#9670;&#160;</a></span>CH7_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a114de8e84d490e665fb0797ca8dd2790" name="a114de8e84d490e665fb0797ca8dd2790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a114de8e84d490e665fb0797ca8dd2790">&#9670;&#160;</a></span>CH7_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="ae39d8cf6157b210deabec8aa444db206" name="ae39d8cf6157b210deabec8aa444db206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39d8cf6157b210deabec8aa444db206">&#9670;&#160;</a></span>CH7_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 CTRL register <br  />
 </p>

</div>
</div>
<a id="a051fcba4338861f7f231f8ee05030c18" name="a051fcba4338861f7f231f8ee05030c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051fcba4338861f7f231f8ee05030c18">&#9670;&#160;</a></span>CH7_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a8a12e3e43d5039dc99b4a0567752c0e0" name="a8a12e3e43d5039dc99b4a0567752c0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a12e3e43d5039dc99b4a0567752c0e0">&#9670;&#160;</a></span>CH7_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a8df0c7fb1e00795543e098b39efa7b1d" name="a8df0c7fb1e00795543e098b39efa7b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df0c7fb1e00795543e098b39efa7b1d">&#9670;&#160;</a></span>CH7_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a4f81ab17aa78f920bf4cc6b85cb182b5" name="a4f81ab17aa78f920bf4cc6b85cb182b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f81ab17aa78f920bf4cc6b85cb182b5">&#9670;&#160;</a></span>CH7_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 CTRL register <br  />
 </p>

</div>
</div>
<a id="a07c95fcd1cfd93b9bb887483b12fef72" name="a07c95fcd1cfd93b9bb887483b12fef72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c95fcd1cfd93b9bb887483b12fef72">&#9670;&#160;</a></span>CH7_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a4972d322170a2f90bc9be3a541173cb1" name="a4972d322170a2f90bc9be3a541173cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4972d322170a2f90bc9be3a541173cb1">&#9670;&#160;</a></span>CH7_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="afe2b98130e35bdbae279f8cf4530ac63" name="afe2b98130e35bdbae279f8cf4530ac63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2b98130e35bdbae279f8cf4530ac63">&#9670;&#160;</a></span>CH7_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 7 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a30ddd39866f2bfe07b204944736206f9" name="a30ddd39866f2bfe07b204944736206f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ddd39866f2bfe07b204944736206f9">&#9670;&#160;</a></span>CH7_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 7 Control and Status <br  />
 </p>

</div>
</div>
<a id="a77cae810c8c2ed7e1217f28ecb95a2e3" name="a77cae810c8c2ed7e1217f28ecb95a2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77cae810c8c2ed7e1217f28ecb95a2e3">&#9670;&#160;</a></span>CH7_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a8240961da497b05181a368d0ca46e8e4" name="a8240961da497b05181a368d0ca46e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8240961da497b05181a368d0ca46e8e4">&#9670;&#160;</a></span>CH7_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="ab51b817d98a767df5394d9e6e875c0a0" name="ab51b817d98a767df5394d9e6e875c0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51b817d98a767df5394d9e6e875c0a0">&#9670;&#160;</a></span>CH7_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 7 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a392a96ac5b14b14619196bb3ee816c87" name="a392a96ac5b14b14619196bb3ee816c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392a96ac5b14b14619196bb3ee816c87">&#9670;&#160;</a></span>CH7_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 7 Transfer Count <br  />
 </p>

</div>
</div>
<a id="ac82945f6598af377205f33d6c0c546cb" name="ac82945f6598af377205f33d6c0c546cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82945f6598af377205f33d6c0c546cb">&#9670;&#160;</a></span>CH7_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH7_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 7 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="ae41daf092edad4d56a5f627bc6287c51" name="ae41daf092edad4d56a5f627bc6287c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41daf092edad4d56a5f627bc6287c51">&#9670;&#160;</a></span>CH8_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 CTRL register <br  />
 </p>

</div>
</div>
<a id="a0d3bdd8f4d9f24b6088586e3ad2c5767" name="a0d3bdd8f4d9f24b6088586e3ad2c5767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3bdd8f4d9f24b6088586e3ad2c5767">&#9670;&#160;</a></span>CH8_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="aeeb05df359627a3e6108efe022f35edb" name="aeeb05df359627a3e6108efe022f35edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb05df359627a3e6108efe022f35edb">&#9670;&#160;</a></span>CH8_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a37ac4b2e2d96f5d7f552d1e08c437f57" name="a37ac4b2e2d96f5d7f552d1e08c437f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ac4b2e2d96f5d7f552d1e08c437f57">&#9670;&#160;</a></span>CH8_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a43dd4df1b0465d29e04f168fac90eb81" name="a43dd4df1b0465d29e04f168fac90eb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43dd4df1b0465d29e04f168fac90eb81">&#9670;&#160;</a></span>CH8_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 CTRL register <br  />
 </p>

</div>
</div>
<a id="a67a4458a1ac6bbb6ac862a28c6baa87a" name="a67a4458a1ac6bbb6ac862a28c6baa87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a4458a1ac6bbb6ac862a28c6baa87a">&#9670;&#160;</a></span>CH8_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="af22226168be9ea47b13a3109d769c5cb" name="af22226168be9ea47b13a3109d769c5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22226168be9ea47b13a3109d769c5cb">&#9670;&#160;</a></span>CH8_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="adef358c6fcfeb50ec33889a64ed8ee57" name="adef358c6fcfeb50ec33889a64ed8ee57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef358c6fcfeb50ec33889a64ed8ee57">&#9670;&#160;</a></span>CH8_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="af1f1c29ed9e2c846477de9fdee38cce4" name="af1f1c29ed9e2c846477de9fdee38cce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f1c29ed9e2c846477de9fdee38cce4">&#9670;&#160;</a></span>CH8_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 CTRL register <br  />
 </p>

</div>
</div>
<a id="a8e3d67bd172c382bdd1d883ff54b1b60" name="a8e3d67bd172c382bdd1d883ff54b1b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3d67bd172c382bdd1d883ff54b1b60">&#9670;&#160;</a></span>CH8_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a43c29cb32942ddb49e25d6123d6e141c" name="a43c29cb32942ddb49e25d6123d6e141c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c29cb32942ddb49e25d6123d6e141c">&#9670;&#160;</a></span>CH8_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="aa6a42e9ef0d4b77c93aa64c97b9a620e" name="aa6a42e9ef0d4b77c93aa64c97b9a620e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a42e9ef0d4b77c93aa64c97b9a620e">&#9670;&#160;</a></span>CH8_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 8 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="adca438536961a6758e27b677e0b85bda" name="adca438536961a6758e27b677e0b85bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca438536961a6758e27b677e0b85bda">&#9670;&#160;</a></span>CH8_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 8 Control and Status <br  />
 </p>

</div>
</div>
<a id="a1fba88541d03ac556ecd5d27b396123c" name="a1fba88541d03ac556ecd5d27b396123c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fba88541d03ac556ecd5d27b396123c">&#9670;&#160;</a></span>CH8_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a0729ebe2ff06e3bafc87c4a417ed6926" name="a0729ebe2ff06e3bafc87c4a417ed6926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0729ebe2ff06e3bafc87c4a417ed6926">&#9670;&#160;</a></span>CH8_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="a969f77d9e25a954ac09bc063ccaa740d" name="a969f77d9e25a954ac09bc063ccaa740d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969f77d9e25a954ac09bc063ccaa740d">&#9670;&#160;</a></span>CH8_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 8 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a37d972a3e77270f8b8fb38dae3845a54" name="a37d972a3e77270f8b8fb38dae3845a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d972a3e77270f8b8fb38dae3845a54">&#9670;&#160;</a></span>CH8_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 8 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a6852a5eececbd3f58d7550cb8d78ffef" name="a6852a5eececbd3f58d7550cb8d78ffef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6852a5eececbd3f58d7550cb8d78ffef">&#9670;&#160;</a></span>CH8_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH8_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 8 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a6dd8472b4b44b64673924197ac29522a" name="a6dd8472b4b44b64673924197ac29522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd8472b4b44b64673924197ac29522a">&#9670;&#160;</a></span>CH9_AL1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL1_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 CTRL register <br  />
 </p>

</div>
</div>
<a id="a03523868f671c34f4a554d5e5050f896" name="a03523868f671c34f4a554d5e5050f896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03523868f671c34f4a554d5e5050f896">&#9670;&#160;</a></span>CH9_AL1_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL1_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="a5591e12e93261a4d7514d5554014b857" name="a5591e12e93261a4d7514d5554014b857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5591e12e93261a4d7514d5554014b857">&#9670;&#160;</a></span>CH9_AL1_TRANS_COUNT_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL1_TRANS_COUNT_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 TRANS_COUNT register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="ac129f8c14d169b48d191235290c9032b" name="ac129f8c14d169b48d191235290c9032b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac129f8c14d169b48d191235290c9032b">&#9670;&#160;</a></span>CH9_AL1_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL1_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="af03857706c949584168ad5de72930284" name="af03857706c949584168ad5de72930284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03857706c949584168ad5de72930284">&#9670;&#160;</a></span>CH9_AL2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL2_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 CTRL register <br  />
 </p>

</div>
</div>
<a id="aad68118a9155920c8a8b0952a44379ee" name="aad68118a9155920c8a8b0952a44379ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad68118a9155920c8a8b0952a44379ee">&#9670;&#160;</a></span>CH9_AL2_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL2_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 READ_ADDR register <br  />
 </p>

</div>
</div>
<a id="af6bbe44e63d7fdd4470a4d7fe212e9b3" name="af6bbe44e63d7fdd4470a4d7fe212e9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6bbe44e63d7fdd4470a4d7fe212e9b3">&#9670;&#160;</a></span>CH9_AL2_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL2_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="a1ee3685c7c9b2c879c28ee4a6ee9ae34" name="a1ee3685c7c9b2c879c28ee4a6ee9ae34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee3685c7c9b2c879c28ee4a6ee9ae34">&#9670;&#160;</a></span>CH9_AL2_WRITE_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL2_WRITE_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 WRITE_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="a59423c5a347dbb5252d83d602daa1433" name="a59423c5a347dbb5252d83d602daa1433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59423c5a347dbb5252d83d602daa1433">&#9670;&#160;</a></span>CH9_AL3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL3_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 CTRL register <br  />
 </p>

</div>
</div>
<a id="aa600a3887492386bbc745ba28072e925" name="aa600a3887492386bbc745ba28072e925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa600a3887492386bbc745ba28072e925">&#9670;&#160;</a></span>CH9_AL3_READ_ADDR_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL3_READ_ADDR_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 READ_ADDR register This is a trigger register (0xc). </p>
<p>Writing a nonzero value will reload the channel counter and start the channel. <br  />
 </p>

</div>
</div>
<a id="afce578ac985baac4bd1048707421daeb" name="afce578ac985baac4bd1048707421daeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce578ac985baac4bd1048707421daeb">&#9670;&#160;</a></span>CH9_AL3_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL3_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 TRANS_COUNT register <br  />
 </p>

</div>
</div>
<a id="ad4b56cc08e02b8c92fdb8ccb91f2f1f7" name="ad4b56cc08e02b8c92fdb8ccb91f2f1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b56cc08e02b8c92fdb8ccb91f2f1f7">&#9670;&#160;</a></span>CH9_AL3_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_AL3_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for channel 9 WRITE_ADDR register <br  />
 </p>

</div>
</div>
<a id="a59b09891a8b3f914fb019dbdc4e23510" name="a59b09891a8b3f914fb019dbdc4e23510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b09891a8b3f914fb019dbdc4e23510">&#9670;&#160;</a></span>CH9_CTRL_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_CTRL_TRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 9 Control and Status <br  />
 </p>

</div>
</div>
<a id="a89dead700a397fb67fda623f90ba057b" name="a89dead700a397fb67fda623f90ba057b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89dead700a397fb67fda623f90ba057b">&#9670;&#160;</a></span>CH9_DBG_CTDREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_DBG_CTDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read: get channel DREQ counter (i.e. </p>
<p>how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. <br  />
 </p>

</div>
</div>
<a id="a8da1a0242587c9c0e8a6e5a031ef68d3" name="a8da1a0242587c9c0e8a6e5a031ef68d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da1a0242587c9c0e8a6e5a031ef68d3">&#9670;&#160;</a></span>CH9_DBG_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_DBG_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read to get channel TRANS_COUNT reload value, i.e. </p>
<p>the length of the next transfer <br  />
 </p>

</div>
</div>
<a id="ace55e1f3295a001d9b0367945e1e595d" name="ace55e1f3295a001d9b0367945e1e595d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace55e1f3295a001d9b0367945e1e595d">&#9670;&#160;</a></span>CH9_READ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_READ_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 9 Read Address pointer <br  />
 </p>

</div>
</div>
<a id="a6cc60b4c8ed3deb1fdad160fd5498eeb" name="a6cc60b4c8ed3deb1fdad160fd5498eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc60b4c8ed3deb1fdad160fd5498eeb">&#9670;&#160;</a></span>CH9_TRANS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_TRANS_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 9 Transfer Count <br  />
 </p>

</div>
</div>
<a id="a5f454efc600b72247808eea283babb5a" name="a5f454efc600b72247808eea283babb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f454efc600b72247808eea283babb5a">&#9670;&#160;</a></span>CH9_WRITE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CH9_WRITE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel 9 Write Address pointer <br  />
 </p>

</div>
</div>
<a id="a84e5ccd169113d2ca5692e0b3447da10" name="a84e5ccd169113d2ca5692e0b3447da10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e5ccd169113d2ca5692e0b3447da10">&#9670;&#160;</a></span>CHAN_ABORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::CHAN_ABORT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort an in-progress transfer sequence on one or more channels <br  />
 </p>

</div>
</div>
<a id="af8114666bea1058422f4facc71bb2c77" name="af8114666bea1058422f4facc71bb2c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8114666bea1058422f4facc71bb2c77">&#9670;&#160;</a></span>FIFO_LEVELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::FIFO_LEVELS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug RAF, WAF, TDF levels <br  />
 </p>

</div>
</div>
<a id="af62b130766595dd8b8dad16de51f25a6" name="af62b130766595dd8b8dad16de51f25a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62b130766595dd8b8dad16de51f25a6">&#9670;&#160;</a></span>INTE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTE0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enables for IRQ 0 <br  />
 </p>

</div>
</div>
<a id="ae1e062a898fc576960b8a76d1196c45d" name="ae1e062a898fc576960b8a76d1196c45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e062a898fc576960b8a76d1196c45d">&#9670;&#160;</a></span>INTE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enables for IRQ 1 <br  />
 </p>

</div>
</div>
<a id="a34c070b07149444086d5f5ffc84d5829" name="a34c070b07149444086d5f5ffc84d5829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c070b07149444086d5f5ffc84d5829">&#9670;&#160;</a></span>INTE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enables for IRQ 2 <br  />
 </p>

</div>
</div>
<a id="ab732d5776109b1377e8d8ee3540efefb" name="ab732d5776109b1377e8d8ee3540efefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab732d5776109b1377e8d8ee3540efefb">&#9670;&#160;</a></span>INTE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTE3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enables for IRQ 3 <br  />
 </p>

</div>
</div>
<a id="ab14bee400c4dd57c21f4faa75d51dcdb" name="ab14bee400c4dd57c21f4faa75d51dcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14bee400c4dd57c21f4faa75d51dcdb">&#9670;&#160;</a></span>INTF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force Interrupts <br  />
 </p>

</div>
</div>
<a id="afe605120c930ed0ff6616e4615ab9a76" name="afe605120c930ed0ff6616e4615ab9a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe605120c930ed0ff6616e4615ab9a76">&#9670;&#160;</a></span>INTF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTF1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force Interrupts for IRQ 1 <br  />
 </p>
<p>Force Interrupts <br  />
 </p>

</div>
</div>
<a id="a311472a54d2f5e9fd1f5b41e3fe82dd5" name="a311472a54d2f5e9fd1f5b41e3fe82dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311472a54d2f5e9fd1f5b41e3fe82dd5">&#9670;&#160;</a></span>INTF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTF2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force Interrupts <br  />
 </p>

</div>
</div>
<a id="a3c6ba296984cdd056e2af77fd40bce5f" name="a3c6ba296984cdd056e2af77fd40bce5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6ba296984cdd056e2af77fd40bce5f">&#9670;&#160;</a></span>INTF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTF3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force Interrupts <br  />
 </p>

</div>
</div>
<a id="a7e5713516e798df47f7f46ba01ba5444" name="a7e5713516e798df47f7f46ba01ba5444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5713516e798df47f7f46ba01ba5444">&#9670;&#160;</a></span>INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status (raw) <br  />
 </p>

</div>
</div>
<a id="ad89da099a9b94e03f25fa916d737cf6a" name="ad89da099a9b94e03f25fa916d737cf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89da099a9b94e03f25fa916d737cf6a">&#9670;&#160;</a></span>INTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status (raw) <br  />
 </p>

</div>
</div>
<a id="aeb2400de9b73d6c1f180735dfbbb8499" name="aeb2400de9b73d6c1f180735dfbbb8499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2400de9b73d6c1f180735dfbbb8499">&#9670;&#160;</a></span>INTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status (raw) <br  />
 </p>

</div>
</div>
<a id="afb7d87c3c6a53883e4ae32a006b1f0cb" name="afb7d87c3c6a53883e4ae32a006b1f0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7d87c3c6a53883e4ae32a006b1f0cb">&#9670;&#160;</a></span>INTR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status (raw) <br  />
 </p>

</div>
</div>
<a id="a8faeaca0d3ca9142afebdca16b00512f" name="a8faeaca0d3ca9142afebdca16b00512f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faeaca0d3ca9142afebdca16b00512f">&#9670;&#160;</a></span>INTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTS0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status for IRQ 0 <br  />
 </p>

</div>
</div>
<a id="acd11598680a23143d6fa78cddaaf9add" name="acd11598680a23143d6fa78cddaaf9add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd11598680a23143d6fa78cddaaf9add">&#9670;&#160;</a></span>INTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status (masked) for IRQ 1 <br  />
 </p>
<p>Interrupt Status for IRQ 1 <br  />
 </p>

</div>
</div>
<a id="a357a4fd2964727dbb6e2b355023757cb" name="a357a4fd2964727dbb6e2b355023757cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357a4fd2964727dbb6e2b355023757cb">&#9670;&#160;</a></span>INTS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status for IRQ 2 <br  />
 </p>

</div>
</div>
<a id="a65762f80e76fca89ce09c8968c320a08" name="a65762f80e76fca89ce09c8968c320a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65762f80e76fca89ce09c8968c320a08">&#9670;&#160;</a></span>INTS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::INTS3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status for IRQ 3 <br  />
 </p>

</div>
</div>
<a id="a28d2907b0fd9694a343adfec08780417" name="a28d2907b0fd9694a343adfec08780417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d2907b0fd9694a343adfec08780417">&#9670;&#160;</a></span>MPU_BAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 0. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="aa888ba1dfb25771b3eb4689b22ac73a9" name="aa888ba1dfb25771b3eb4689b22ac73a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa888ba1dfb25771b3eb4689b22ac73a9">&#9670;&#160;</a></span>MPU_BAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 1. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a8740d232c776b266ff13562645679f8a" name="a8740d232c776b266ff13562645679f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8740d232c776b266ff13562645679f8a">&#9670;&#160;</a></span>MPU_BAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 2. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ab976956b8942dd8b934a12af5823044d" name="ab976956b8942dd8b934a12af5823044d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab976956b8942dd8b934a12af5823044d">&#9670;&#160;</a></span>MPU_BAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 3. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ac8cecd842be59d7ca7d6a3d46778322e" name="ac8cecd842be59d7ca7d6a3d46778322e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cecd842be59d7ca7d6a3d46778322e">&#9670;&#160;</a></span>MPU_BAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 4. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a2661ef0d832930b1ac0ad552f3772d09" name="a2661ef0d832930b1ac0ad552f3772d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2661ef0d832930b1ac0ad552f3772d09">&#9670;&#160;</a></span>MPU_BAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 5. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a94037f88c174f0ec8b494cfaec153d25" name="a94037f88c174f0ec8b494cfaec153d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94037f88c174f0ec8b494cfaec153d25">&#9670;&#160;</a></span>MPU_BAR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 6. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a9d26acb9cc7d414acfd376c67518d6d5" name="a9d26acb9cc7d414acfd376c67518d6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d26acb9cc7d414acfd376c67518d6d5">&#9670;&#160;</a></span>MPU_BAR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_BAR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address register for MPU region 7. </p>
<p>Writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a43682ace76e14b7c7ed62e7d43a228e6" name="a43682ace76e14b7c7ed62e7d43a228e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43682ace76e14b7c7ed62e7d43a228e6">&#9670;&#160;</a></span>MPU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register for DMA MPU. </p>
<p>Accessible only from a Privileged context. <br  />
 </p>

</div>
</div>
<a id="a3321718ae9abdd5778c25fb56493c1d2" name="a3321718ae9abdd5778c25fb56493c1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3321718ae9abdd5778c25fb56493c1d2">&#9670;&#160;</a></span>MPU_LAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 0. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="a3b9405aa8db5db892c852caaad6f4777" name="a3b9405aa8db5db892c852caaad6f4777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9405aa8db5db892c852caaad6f4777">&#9670;&#160;</a></span>MPU_LAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 1. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="a6b19fc0c734a4be6c5713e0845820771" name="a6b19fc0c734a4be6c5713e0845820771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b19fc0c734a4be6c5713e0845820771">&#9670;&#160;</a></span>MPU_LAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 2. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="a455ec32c88a76b05f35dc606b3952cc6" name="a455ec32c88a76b05f35dc606b3952cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455ec32c88a76b05f35dc606b3952cc6">&#9670;&#160;</a></span>MPU_LAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 3. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="aae61971acaeaf6c2923a76a21986f249" name="aae61971acaeaf6c2923a76a21986f249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae61971acaeaf6c2923a76a21986f249">&#9670;&#160;</a></span>MPU_LAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 4. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="a7e0597dd8f944a8cd2a90cd225ee6507" name="a7e0597dd8f944a8cd2a90cd225ee6507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0597dd8f944a8cd2a90cd225ee6507">&#9670;&#160;</a></span>MPU_LAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 5. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="acaf5c98abaf41f0e00f8da33d2825e73" name="acaf5c98abaf41f0e00f8da33d2825e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf5c98abaf41f0e00f8da33d2825e73">&#9670;&#160;</a></span>MPU_LAR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 6. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="a577723062f10a841884f0b650b0a6903" name="a577723062f10a841884f0b650b0a6903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577723062f10a841884f0b650b0a6903">&#9670;&#160;</a></span>MPU_LAR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MPU_LAR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Limit address register for MPU region 7. </p>
<p>Writable only from a Secure, Privileged context, with the exception of the P bit. <br  />
 </p>

</div>
</div>
<a id="a8526d048ee903db002c02662909017a6" name="a8526d048ee903db002c02662909017a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8526d048ee903db002c02662909017a6">&#9670;&#160;</a></span>MULTI_CHAN_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::MULTI_CHAN_TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger one or more channels simultaneously <br  />
 </p>

</div>
</div>
<a id="a383dd757303ffea1cb3ee9fdbb12e322" name="a383dd757303ffea1cb3ee9fdbb12e322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383dd757303ffea1cb3ee9fdbb12e322">&#9670;&#160;</a></span>N_CHANNELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::N_CHANNELS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of channels this DMA instance is equipped with. </p>
<p>This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area. <br  />
 </p>

</div>
</div>
<a id="a1143c9d04643986cad8ff96493e79870" name="a1143c9d04643986cad8ff96493e79870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1143c9d04643986cad8ff96493e79870">&#9670;&#160;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01eba0a8a6846a1bef2888891316cb6" name="ac01eba0a8a6846a1bef2888891316cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01eba0a8a6846a1bef2888891316cb6">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65978298be06a345e55753c991048a19" name="a65978298be06a345e55753c991048a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65978298be06a345e55753c991048a19">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af173c0c167d3215152d0b4265dd66c71" name="af173c0c167d3215152d0b4265dd66c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af173c0c167d3215152d0b4265dd66c71">&#9670;&#160;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57d27b78b68d9e65503e643d9553947a" name="a57d27b78b68d9e65503e643d9553947a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d27b78b68d9e65503e643d9553947a">&#9670;&#160;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a013f32b9f064ad443c9bbf0cd18b2cab" name="a013f32b9f064ad443c9bbf0cd18b2cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013f32b9f064ad443c9bbf0cd18b2cab">&#9670;&#160;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73fc911b7d142a81c530e836a8d9107d" name="a73fc911b7d142a81c530e836a8d9107d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fc911b7d142a81c530e836a8d9107d">&#9670;&#160;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED14[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4805d02e1d1dbab29c5d3e2028e500" name="a4d4805d02e1d1dbab29c5d3e2028e500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4805d02e1d1dbab29c5d3e2028e500">&#9670;&#160;</a></span>RESERVED15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED15[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a612e920b7991d70e6ec55855bad84b5f" name="a612e920b7991d70e6ec55855bad84b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612e920b7991d70e6ec55855bad84b5f">&#9670;&#160;</a></span>RESERVED16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED16[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb99986eec6128c04bfeaee622c14ecd" name="afb99986eec6128c04bfeaee622c14ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb99986eec6128c04bfeaee622c14ecd">&#9670;&#160;</a></span>RESERVED17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED17[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a501d7735cabff1b705b86d4729ff646d" name="a501d7735cabff1b705b86d4729ff646d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501d7735cabff1b705b86d4729ff646d">&#9670;&#160;</a></span>RESERVED18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED18[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5bd382f5f858e17014019c8dd6144fc" name="ae5bd382f5f858e17014019c8dd6144fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bd382f5f858e17014019c8dd6144fc">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2901894d14d43e2a0807798143855e9" name="ae2901894d14d43e2a0807798143855e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2901894d14d43e2a0807798143855e9">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a489902ddab161280a5600c5244d2c40a" name="a489902ddab161280a5600c5244d2c40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489902ddab161280a5600c5244d2c40a">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac574e3bc254f19f83e94dd8f3276d620" name="ac574e3bc254f19f83e94dd8f3276d620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac574e3bc254f19f83e94dd8f3276d620">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb62def290a85d56cfb35330c1cb5eb7" name="adb62def290a85d56cfb35330c1cb5eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb62def290a85d56cfb35330c1cb5eb7">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe07ce20a9a15839c4d1e7db16377ecf" name="afe07ce20a9a15839c4d1e7db16377ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe07ce20a9a15839c4d1e7db16377ecf">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0d166e4e9e61a4ae83e23325fccfeb" name="abf0d166e4e9e61a4ae83e23325fccfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0d166e4e9e61a4ae83e23325fccfeb">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ffb0ea7ea4334347bfc2346de681ce7" name="a2ffb0ea7ea4334347bfc2346de681ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffb0ea7ea4334347bfc2346de681ce7">&#9670;&#160;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaae3e9cda842001c1b25abebadda064" name="abaae3e9cda842001c1b25abebadda064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaae3e9cda842001c1b25abebadda064">&#9670;&#160;</a></span>SECCFG_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 0. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a5a3b75b637dffbe42d4c71337dfde6f7" name="a5a3b75b637dffbe42d4c71337dfde6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3b75b637dffbe42d4c71337dfde6f7">&#9670;&#160;</a></span>SECCFG_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 1. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a06586d15a2b814b4d678616f34e540a6" name="a06586d15a2b814b4d678616f34e540a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06586d15a2b814b4d678616f34e540a6">&#9670;&#160;</a></span>SECCFG_CH10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 10. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ad6823624badad5a381feb5198e1b2885" name="ad6823624badad5a381feb5198e1b2885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6823624badad5a381feb5198e1b2885">&#9670;&#160;</a></span>SECCFG_CH11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 11. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a3664a4072f8abffb7735071ecaddbbfa" name="a3664a4072f8abffb7735071ecaddbbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3664a4072f8abffb7735071ecaddbbfa">&#9670;&#160;</a></span>SECCFG_CH12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 12. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ad9d199db90e58d80a83681dc835a4fc9" name="ad9d199db90e58d80a83681dc835a4fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d199db90e58d80a83681dc835a4fc9">&#9670;&#160;</a></span>SECCFG_CH13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 13. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ad78c8342ed1693d2d079dc9cd7f77ba6" name="ad78c8342ed1693d2d079dc9cd7f77ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78c8342ed1693d2d079dc9cd7f77ba6">&#9670;&#160;</a></span>SECCFG_CH14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 14. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ab9127b35e51d511e9f64d7477aac9e56" name="ab9127b35e51d511e9f64d7477aac9e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9127b35e51d511e9f64d7477aac9e56">&#9670;&#160;</a></span>SECCFG_CH15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 15. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a35e6a39931a98b99ade028230a76250d" name="a35e6a39931a98b99ade028230a76250d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e6a39931a98b99ade028230a76250d">&#9670;&#160;</a></span>SECCFG_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 2. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a3ce5b7e5ed5b6ef7dd2764e30ad35cf9" name="a3ce5b7e5ed5b6ef7dd2764e30ad35cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce5b7e5ed5b6ef7dd2764e30ad35cf9">&#9670;&#160;</a></span>SECCFG_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 3. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a1033ce004ab6860e1d00072a85b25adc" name="a1033ce004ab6860e1d00072a85b25adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1033ce004ab6860e1d00072a85b25adc">&#9670;&#160;</a></span>SECCFG_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 4. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a8c20515faee3d84c117d9a9905b7a6c4" name="a8c20515faee3d84c117d9a9905b7a6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c20515faee3d84c117d9a9905b7a6c4">&#9670;&#160;</a></span>SECCFG_CH5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 5. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="af1ae782303aaa546f09fdf96fa720043" name="af1ae782303aaa546f09fdf96fa720043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ae782303aaa546f09fdf96fa720043">&#9670;&#160;</a></span>SECCFG_CH6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 6. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a21631ec2420cdfae1e79c5172a3c9fc0" name="a21631ec2420cdfae1e79c5172a3c9fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21631ec2420cdfae1e79c5172a3c9fc0">&#9670;&#160;</a></span>SECCFG_CH7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 7. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a24f883832cc4ae3d350e3767de56c30f" name="a24f883832cc4ae3d350e3767de56c30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f883832cc4ae3d350e3767de56c30f">&#9670;&#160;</a></span>SECCFG_CH8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 8. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="ac52f8dfbd23d6f97cbc52429fdbffa21" name="ac52f8dfbd23d6f97cbc52429fdbffa21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52f8dfbd23d6f97cbc52429fdbffa21">&#9670;&#160;</a></span>SECCFG_CH9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_CH9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for channel 9. </p>
<p>Control whether this channel performs Secure/Non-secure and Privileged/Unprivileged bus accesses. If this channel generates bus accesses of some security level, an access of at least that level (in the order S+P &gt; S+U &gt; NS+P &gt; NS+U) is required to program, trigger, abort, check the status of, interrupt on or acknowledge the interrupt of this channel. This register automatically locks down (becomes read-only) once software starts to configure the channel. This register is world-readable, but is writable only from a Secure, Privileged context. <br  />
 </p>

</div>
</div>
<a id="a3239078773668b758f62783f1cc4807d" name="a3239078773668b758f62783f1cc4807d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3239078773668b758f62783f1cc4807d">&#9670;&#160;</a></span>SECCFG_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_IRQ0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for IRQ 0. </p>
<p>Control whether the IRQ permits configuration by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged channel interrupt flags. <br  />
 </p>

</div>
</div>
<a id="a3c3dbf473f1d3ef17f73d6f7a2605735" name="a3c3dbf473f1d3ef17f73d6f7a2605735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3dbf473f1d3ef17f73d6f7a2605735">&#9670;&#160;</a></span>SECCFG_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_IRQ1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for IRQ 1. </p>
<p>Control whether the IRQ permits configuration by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged channel interrupt flags. <br  />
 </p>

</div>
</div>
<a id="abe8fb5024c87a53ea5590efec8b279c9" name="abe8fb5024c87a53ea5590efec8b279c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8fb5024c87a53ea5590efec8b279c9">&#9670;&#160;</a></span>SECCFG_IRQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_IRQ2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for IRQ 2. </p>
<p>Control whether the IRQ permits configuration by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged channel interrupt flags. <br  />
 </p>

</div>
</div>
<a id="af95cdb891d76ab46856603f6b8c24d89" name="af95cdb891d76ab46856603f6b8c24d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95cdb891d76ab46856603f6b8c24d89">&#9670;&#160;</a></span>SECCFG_IRQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_IRQ3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Security configuration for IRQ 3. </p>
<p>Control whether the IRQ permits configuration by Non-secure/Unprivileged contexts, and whether it can observe Secure/Privileged channel interrupt flags. <br  />
 </p>

</div>
</div>
<a id="ac8c5834b13e333ff172eaea719fd9eec" name="ac8c5834b13e333ff172eaea719fd9eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c5834b13e333ff172eaea719fd9eec">&#9670;&#160;</a></span>SECCFG_MISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SECCFG_MISC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Miscellaneous security configuration <br  />
 </p>

</div>
</div>
<a id="a0c9fe2584fc5384452f4db803571c87c" name="a0c9fe2584fc5384452f4db803571c87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9fe2584fc5384452f4db803571c87c">&#9670;&#160;</a></span>SNIFF_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SNIFF_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sniffer Control <br  />
 </p>

</div>
</div>
<a id="af771e14cae3d7b5ea4b0855902c66236" name="af771e14cae3d7b5ea4b0855902c66236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af771e14cae3d7b5ea4b0855902c66236">&#9670;&#160;</a></span>SNIFF_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::SNIFF_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data accumulator for sniff hardware <br  />
 </p>

</div>
</div>
<a id="a8a8b322e9d79f17442b07f293faed72d" name="a8a8b322e9d79f17442b07f293faed72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8b322e9d79f17442b07f293faed72d">&#9670;&#160;</a></span>TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::TIMER0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). </p>
<p>Pacing (X/Y) fractional timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).</p>
<p>This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less. <br  />
 </p>

</div>
</div>
<a id="a08c834bd8f4ea01e6987a6a22931613c" name="a08c834bd8f4ea01e6987a6a22931613c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c834bd8f4ea01e6987a6a22931613c">&#9670;&#160;</a></span>TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::TIMER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). </p>
<p>Pacing (X/Y) fractional timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).</p>
<p>This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less. <br  />
 </p>

</div>
</div>
<a id="adabdac13a0c6dbfe1b08eb2696471a53" name="adabdac13a0c6dbfe1b08eb2696471a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabdac13a0c6dbfe1b08eb2696471a53">&#9670;&#160;</a></span>TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::TIMER2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). </p>
<p>Pacing (X/Y) fractional timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).</p>
<p>This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less. <br  />
 </p>

</div>
</div>
<a id="addc686c5dc541a4631d19def0f829dd3" name="addc686c5dc541a4631d19def0f829dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc686c5dc541a4631d19def0f829dd3">&#9670;&#160;</a></span>TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> DMA_Type::TIMER3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). </p>
<p>Pacing (X/Y) fractional timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk).</p>
<p>This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less. <br  />
 </p>

</div>
</div>
<hr/>A documentação para esta estrutura foi gerada a partir dos seguintes ficheiros:<ul>
<li><a class="el" href="RP2040_8h_source.html">RP2040.h</a></li>
<li><a class="el" href="RP2350_8h_source.html">RP2350.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structDMA__Type.html">DMA_Type</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
