<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: DMA Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___d_m_a___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">DMA Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DMA Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___d_m_a___peripheral___access___layer.png" border="0" usemap="#agroup______d__m__a______peripheral______access______layer" alt=""/></div>
<map name="agroup______d__m__a______peripheral______access______layer" id="agroup______d__m__a______peripheral______access______layer">
<area shape="rect" href="group___d_m_a___register___masks.html" title=" " alt="" coords="433,13,580,38"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
<area shape="rect" title=" " alt="" coords="225,5,385,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___d_m_a___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___masks.html">DMA Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html">DMA_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA - Register Layout Typedef.  <a href="struct_d_m_a___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf21b2eab27b6c8b4bb2f79acbfa14a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>&#160;&#160;&#160;16u</td></tr>
<tr class="memdesc:gaf21b2eab27b6c8b4bb2f79acbfa14a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA - Size of Registers Arrays.  <a href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">More...</a><br /></td></tr>
<tr class="separator:gaf21b2eab27b6c8b4bb2f79acbfa14a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54fdcd1cb3972833de0cc1e30035149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a>&#160;&#160;&#160;16u</td></tr>
<tr class="separator:gab54fdcd1cb3972833de0cc1e30035149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc210ea14b96adf1b6973e531c6e790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gafdc210ea14b96adf1b6973e531c6e790">DMA_INSTANCE_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gafdc210ea14b96adf1b6973e531c6e790"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the DMA module.  <a href="group___d_m_a___peripheral___access___layer.html#gafdc210ea14b96adf1b6973e531c6e790">More...</a><br /></td></tr>
<tr class="separator:gafdc210ea14b96adf1b6973e531c6e790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04dd812f37907dc8bd6ed82e346b563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>&#160;&#160;&#160;(0x40008000u)</td></tr>
<tr class="memdesc:gab04dd812f37907dc8bd6ed82e346b563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral DMA base address.  <a href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">More...</a><br /></td></tr>
<tr class="separator:gab04dd812f37907dc8bd6ed82e346b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type.html">DMA_Type</a> *)<a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>)</td></tr>
<tr class="memdesc:ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral DMA base pointer.  <a href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287">More...</a><br /></td></tr>
<tr class="separator:ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16">DMA_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a> }</td></tr>
<tr class="memdesc:ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of DMA peripheral base addresses.  <a href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16">More...</a><br /></td></tr>
<tr class="separator:ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada914e90165e25ae4eeddf5175920e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77">DMA_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a> }</td></tr>
<tr class="memdesc:gada914e90165e25ae4eeddf5175920e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of DMA peripheral base pointers.  <a href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77">More...</a><br /></td></tr>
<tr class="separator:gada914e90165e25ae4eeddf5175920e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5904d206585c79e87514fabac8fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#ga6f5904d206585c79e87514fabac8fada">DMA_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="memdesc:ga6f5904d206585c79e87514fabac8fada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the DMA module.  <a href="group___d_m_a___peripheral___access___layer.html#ga6f5904d206585c79e87514fabac8fada">More...</a><br /></td></tr>
<tr class="separator:ga6f5904d206585c79e87514fabac8fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1e213c5d7a157bac143ae5ac69f8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gacb1e213c5d7a157bac143ae5ac69f8eb">DMA_CHN_IRQS_CH_COUNT</a>&#160;&#160;&#160;(16u)</td></tr>
<tr class="memdesc:gacb1e213c5d7a157bac143ae5ac69f8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the CHN type of DMA module.  <a href="group___d_m_a___peripheral___access___layer.html#gacb1e213c5d7a157bac143ae5ac69f8eb">More...</a><br /></td></tr>
<tr class="separator:gacb1e213c5d7a157bac143ae5ac69f8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c4a51abe19e2ec9109b7eb02febe01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gab1c4a51abe19e2ec9109b7eb02febe01">DMA_ERROR_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gab1c4a51abe19e2ec9109b7eb02febe01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the ERROR type of DMA module.  <a href="group___d_m_a___peripheral___access___layer.html#gab1c4a51abe19e2ec9109b7eb02febe01">More...</a><br /></td></tr>
<tr class="separator:gab1c4a51abe19e2ec9109b7eb02febe01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6defb6ef05bbbec3e07f8d2610756b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b">DMA_CHN_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a> }</td></tr>
<tr class="memdesc:ga6defb6ef05bbbec3e07f8d2610756b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the DMA peripheral type.  <a href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b">More...</a><br /></td></tr>
<tr class="separator:ga6defb6ef05bbbec3e07f8d2610756b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459be3deca4751dea08e9046cd437c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#ga459be3deca4751dea08e9046cd437c53">DMA_ERROR_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a> }</td></tr>
<tr class="separator:ga459be3deca4751dea08e9046cd437c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf500b02a8cf36350d74bcb8c7a924b5d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m_a___type.html">DMA_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></td></tr>
<tr class="separator:gaf500b02a8cf36350d74bcb8c7a924b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga137c9e7c0bc9e12f455df0a6e41c0287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga137c9e7c0bc9e12f455df0a6e41c0287">&#9670;&nbsp;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type.html">DMA_Type</a> *)<a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral DMA base pointer. </p>

</div>
</div>
<a id="gab04dd812f37907dc8bd6ed82e346b563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04dd812f37907dc8bd6ed82e346b563">&#9670;&nbsp;</a></span>DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BASE&#160;&#160;&#160;(0x40008000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral DMA base address. </p>

</div>
</div>
<a id="ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16">&#9670;&nbsp;</a></span>DMA_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of DMA peripheral base addresses. </p>

</div>
</div>
<a id="gada914e90165e25ae4eeddf5175920e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada914e90165e25ae4eeddf5175920e77">&#9670;&nbsp;</a></span>DMA_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of DMA peripheral base pointers. </p>

</div>
</div>
<a id="ga6defb6ef05bbbec3e07f8d2610756b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6defb6ef05bbbec3e07f8d2610756b7b">&#9670;&nbsp;</a></span>DMA_CHN_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHN_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors for the DMA peripheral type. </p>

</div>
</div>
<a id="gacb1e213c5d7a157bac143ae5ac69f8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb1e213c5d7a157bac143ae5ac69f8eb">&#9670;&nbsp;</a></span>DMA_CHN_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHN_IRQS_CH_COUNT&#160;&#160;&#160;(16u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the CHN type of DMA module. </p>

</div>
</div>
<a id="gaf21b2eab27b6c8b4bb2f79acbfa14a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21b2eab27b6c8b4bb2f79acbfa14a10">&#9670;&nbsp;</a></span>DMA_DCHPRI_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI_COUNT&#160;&#160;&#160;16u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA - Size of Registers Arrays. </p>

</div>
</div>
<a id="ga459be3deca4751dea08e9046cd437c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga459be3deca4751dea08e9046cd437c53">&#9670;&nbsp;</a></span>DMA_ERROR_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERROR_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1c4a51abe19e2ec9109b7eb02febe01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c4a51abe19e2ec9109b7eb02febe01">&#9670;&nbsp;</a></span>DMA_ERROR_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERROR_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the ERROR type of DMA module. </p>

</div>
</div>
<a id="gafdc210ea14b96adf1b6973e531c6e790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc210ea14b96adf1b6973e531c6e790">&#9670;&nbsp;</a></span>DMA_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INSTANCE_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the DMA module. </p>

</div>
</div>
<a id="ga6f5904d206585c79e87514fabac8fada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5904d206585c79e87514fabac8fada">&#9670;&nbsp;</a></span>DMA_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IRQS_ARR_COUNT&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the DMA module. </p>

</div>
</div>
<a id="gab54fdcd1cb3972833de0cc1e30035149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54fdcd1cb3972833de0cc1e30035149">&#9670;&nbsp;</a></span>DMA_TCD_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD_COUNT&#160;&#160;&#160;16u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaf500b02a8cf36350d74bcb8c7a924b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf500b02a8cf36350d74bcb8c7a924b5d">&#9670;&nbsp;</a></span>DMA_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_d_m_a___type.html">DMA_Type</a> * <a class="el" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
