
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.667236 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.667236 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.597656 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.597656 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.703125 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.703125 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.010238    0.060967    1.558874 2315.261963 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.060967    0.000227 2315.262207 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035695    0.133343    0.148475 2315.410889 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.133384    0.002046 2315.412842 ^ io_west_out[6] (out)
                                           2315.412842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.412842   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.337402   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.667236 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.667236 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.597656 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.597656 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.703125 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.703125 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005647    0.041892    1.487933 2315.191162 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.041892    0.000227 2315.191406 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130161    0.141426 2315.332764 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.130199    0.001819 2315.334717 ^ io_south_out[6] (out)
                                           2315.334717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.334717   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.415527   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.702393 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.702393 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.281494 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.281494 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.494141 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.494141 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007901    0.051591    1.672333 2315.166504 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.051591    0.000227 2315.166748 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035762    0.133606    0.146201 2315.312988 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.133648    0.002046 2315.314941 ^ io_west_out[4] (out)
                                           2315.314941   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.314941   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.435059   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.910400 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.910400 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.564209 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.564209 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.408447 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.408447 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022692    0.115036    1.661647 2315.070068 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.117199    0.000227 2315.070312 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035405    0.131840    0.160526 2315.230957 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.131888    0.002046 2315.232910 ^ io_west_out[12] (out)
                                           2315.232910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.232910   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.517090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.910400 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.910400 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.564209 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.564209 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.408447 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.408447 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004999    0.039777    1.615945 2315.024414 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.039777    0.000227 2315.024658 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.130125    0.140744 2315.165527 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.130163    0.001819 2315.167236 ^ io_south_out[12] (out)
                                           2315.167236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.167236   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.583008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.475586 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.475586 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.559570 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.559570 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.251953 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.251953 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005646    0.043350    1.769195 2315.020996 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043350    0.000227 2315.021240 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130156    0.141881 2315.163086 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.130194    0.001819 2315.165039 ^ io_south_out[13] (out)
                                           2315.165039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.165039   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.584961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.702393 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.702393 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.281494 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.281494 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.494141 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.494141 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005253    0.037009    1.496574 2314.990723 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.037009    0.000227 2314.990967 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034870    0.130044    0.139835 2315.130859 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.130081    0.001819 2315.132812 ^ io_south_out[4] (out)
                                           2315.132812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.132812   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.617676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.809570 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.809570 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.545654 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.545654 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.355713 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.355713 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009342    0.056423    1.625267 2314.980957 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.056423    0.000227 2314.981201 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.132253    0.146429 2315.127686 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.132301    0.002046 2315.129639 ^ io_west_out[7] (out)
                                           2315.129639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.129639   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.620117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.475586 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.475586 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.559570 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.559570 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.251953 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.251953 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.025127    0.127924    1.703484 2314.955322 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.127924    0.000227 2314.955566 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035289    0.131456    0.162117 2315.117676 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.131502    0.002046 2315.119629 ^ io_west_out[13] (out)
                                           2315.119629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.119629   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.630371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.809570 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.809570 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.545654 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.545654 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.355713 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.355713 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005515    0.038463    1.492253 2314.848145 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.038463    0.000227 2314.848145 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130168    0.140290 2314.988525 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.130206    0.001819 2314.990479 ^ io_south_out[7] (out)
                                           2314.990479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.990479   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.759277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.304932 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.304932 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.885742 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.885742 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.960938 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.960938 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008295    0.061749    1.713033 2314.673828 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.061749    0.000227 2314.674072 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.132032    0.147566 2314.821533 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.132079    0.002046 2314.823730 ^ io_west_out[5] (out)
                                           2314.823730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.823730   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.926270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.304932 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.304932 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.885742 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.885742 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.960938 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.960938 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004899    0.044131    1.492708 2314.453613 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.044131    0.000227 2314.453857 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.130114    0.141881 2314.595703 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.130152    0.001819 2314.597412 ^ io_south_out[5] (out)
                                           2314.597412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.597412   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.152344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.809570 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.809570 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.545654 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.545654 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006453    0.042914    2.251227 2313.796875 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.042914    0.000227 2313.797119 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035570    0.132506    0.143245 2313.940430 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.132547    0.002046 2313.942383 ^ io_east_out[7] (out)
                                           2313.942383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.942383   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.807617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.667236 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.667236 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.597656 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.597656 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009495    0.054782    2.184606 2313.782227 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.054782    0.000227 2313.782471 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035646    0.133180    0.146883 2313.929443 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.133222    0.002046 2313.931396 ^ io_east_out[6] (out)
                                           2313.931396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.931396   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.818848   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.702393 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.702393 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.281494 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.281494 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.009364    0.054479    2.447223 2313.728760 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.054479    0.000227 2313.729004 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035585    0.132965    0.146656 2313.875488 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.133007    0.002046 2313.877686 ^ io_east_out[4] (out)
                                           2313.877686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.877686   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.872559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.667236 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.667236 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.597656 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.597656 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005486    0.041280    2.014758 2313.612549 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.041280    0.000227 2313.612793 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.130342    0.141199 2313.753906 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.130380    0.001819 2313.755615 ^ io_south_out[22] (out)
                                           2313.755615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.755615   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.994629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.910400 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.910400 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.564209 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.564209 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005922    0.039944    1.998160 2313.562500 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.039944    0.000227 2313.562744 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035570    0.132514    0.142336 2313.705078 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.132555    0.002046 2313.707031 ^ io_east_out[12] (out)
                                           2313.707031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.707031   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.042969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.475586 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.475586 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.559570 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.559570 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005148    0.037198    1.916988 2313.476562 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.037198    0.000227 2313.476807 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035728    0.133080    0.141881 2313.618652 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.133124    0.002046 2313.620605 ^ io_east_out[13] (out)
                                           2313.620605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.620605   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.129395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.910400 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.910400 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.564209 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.564209 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005172    0.040415    1.735316 2313.299561 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.040415    0.000227 2313.299805 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130163    0.140972 2313.440918 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.130201    0.001819 2313.442627 ^ io_south_out[28] (out)
                                           2313.442627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.442627   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.307617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.475586 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.475586 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.559570 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.559570 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005474    0.042719    1.726221 2313.285645 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042719    0.000227 2313.285889 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.130338    0.141654 2313.427734 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.130377    0.001819 2313.429443 ^ io_south_out[29] (out)
                                           2313.429443   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.429443   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.320801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.702393 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.702393 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.281494 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.281494 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005240    0.036957    1.998842 2313.280273 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036957    0.000227 2313.280518 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034950    0.130324    0.139835 2313.420410 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.130362    0.001819 2313.422119 ^ io_south_out[20] (out)
                                           2313.422119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.422119   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.328125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.809570 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.809570 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.545654 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.545654 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005274    0.037490    1.633907 2313.179443 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.037490    0.000227 2313.179688 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.130130    0.140062 2313.319824 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.130168    0.001819 2313.321777 ^ io_south_out[23] (out)
                                           2313.321777   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.321777   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.428223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.304932 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.304932 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.885742 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.885742 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007533    0.046648    2.117076 2313.002930 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.046648    0.000227 2313.003174 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035595    0.133028    0.144382 2313.147461 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.133072    0.002046 2313.149658 ^ io_east_out[5] (out)
                                           2313.149658   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.149658   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.600098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.590088 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.590088 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.447754 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.447754 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.019531 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.019531 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007401    0.045844    1.975650 2312.995117 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.045844    0.000227 2312.995361 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034850    0.129948    0.142336 2313.137695 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.129986    0.001819 2313.139648 ^ io_north_out[1] (out)
                                           2313.139648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.139648   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.610352   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.304932 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.304932 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.885742 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.885742 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005064    0.044675    1.828994 2312.714844 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.044675    0.000227 2312.715088 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130152    0.142109 2312.857178 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.130191    0.001819 2312.858887 ^ io_south_out[21] (out)
                                           2312.858887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.858887   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.891602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.590088 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.590088 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.447754 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.447754 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.019531 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.019531 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006906    0.046597    1.545914 2312.565430 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.046597    0.000227 2312.565674 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.131936    0.143473 2312.709229 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.131982    0.002046 2312.711182 ^ io_west_out[17] (out)
                                           2312.711182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.711182   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.038574   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.809570 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.809570 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.009307    0.054072    2.460183 2312.269775 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.054072    0.000227 2312.270020 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.035112    0.131278    0.145292 2312.415283 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.131318    0.001819 2312.417236 ^ io_north_out[23] (out)
                                           2312.417236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.417236   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.333008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.667236 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.667236 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009444    0.054603    2.495426 2312.162842 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.054603    0.000227 2312.163086 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.035008    0.130907    0.145292 2312.308350 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.130947    0.001819 2312.310059 ^ io_north_out[22] (out)
                                           2312.310059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.310059   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.439941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.809570 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.809570 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006555    0.043328    2.280331 2312.090088 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.043328    0.000227 2312.090332 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035475    0.132185    0.143245 2312.233398 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.132218    0.001819 2312.235352 ^ io_east_out[23] (out)
                                           2312.235352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.235352   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.514648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.910400 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.910400 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.012018    0.065777    2.042725 2311.953125 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.065777    0.000227 2311.953369 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130613    0.147566 2312.100830 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.130651    0.001819 2312.102783 ^ io_north_out[28] (out)
                                           2312.102783   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.102783   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.646973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.910400 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.910400 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005905    0.039870    1.843318 2311.753662 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.039870    0.000227 2311.753906 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035490    0.132249    0.142336 2311.896240 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.132282    0.001819 2311.898193 ^ io_east_out[28] (out)
                                           2311.898193   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.898193   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.851562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.702393 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.702393 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.010344    0.058554    2.053412 2311.755859 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.058554    0.000227 2311.755859 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034940    0.130660    0.145974 2311.901855 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.130698    0.001819 2311.903809 ^ io_north_out[20] (out)
                                           2311.903809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.903809   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.846191   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.475586 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.475586 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004792    0.035760    2.261004 2311.736572 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.035760    0.000227 2311.736816 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.132483    0.140972 2311.877930 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.132525    0.002046 2311.879883 ^ io_east_out[29] (out)
                                           2311.879883   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.879883   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.870117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.667236 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.667236 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009465    0.054645    2.014758 2311.682129 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.054645    0.000227 2311.682373 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035600    0.132592    0.146883 2311.829102 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.132627    0.001819 2311.831055 ^ io_east_out[22] (out)
                                           2311.831055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.831055   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.918945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.702393 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.702393 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009634    0.055651    1.931994 2311.634277 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.055651    0.000227 2311.634521 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035588    0.132970    0.146883 2311.781494 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.133012    0.002046 2311.783447 ^ io_east_out[20] (out)
                                           2311.783447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.783447   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.966309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.590088 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.590088 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.447754 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.447754 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007453    0.046067    1.997705 2311.445312 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.046067    0.000227 2311.445557 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.035001    0.130482    0.142791 2311.588379 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.130521    0.001819 2311.590332 ^ io_north_out[17] (out)
                                           2311.590332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.590332   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.160156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.475586 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.475586 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.014244    0.075411    1.967010 2311.442627 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.075411    0.000227 2311.442871 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.035008    0.130478    0.150067 2311.593018 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.130517    0.001819 2311.594727 ^ io_north_out[29] (out)
                                           2311.594727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.594727   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.155762   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.304932 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.304932 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005618    0.038150    2.040679 2311.345459 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.038150    0.000227 2311.345703 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130243    0.140290 2311.486084 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.130282    0.001819 2311.487793 ^ io_north_out[21] (out)
                                           2311.487793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.487793   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.262207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.590088 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.590088 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.447754 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.447754 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004867    0.036623    1.790568 2311.238281 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.036623    0.000227 2311.238525 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035648    0.132808    0.141654 2311.380127 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.132843    0.001819 2311.381836 ^ io_east_out[17] (out)
                                           2311.381836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.381836   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.368164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.304932 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.304932 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007405    0.046104    1.811486 2311.116455 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.046104    0.000227 2311.116699 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035432    0.132009    0.143928 2311.260498 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.132050    0.002046 2311.262451 ^ io_east_out[21] (out)
                                           2311.262451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.262451   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.487305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009439    0.054581    2.137767 2310.139893 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.054581    0.000227 2310.140137 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.035117    0.131295    0.145519 2310.285645 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.131335    0.001819 2310.287354 ^ io_north_out[6] (out)
                                           2310.287354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.287354   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.462402   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011774    0.064825    2.077968 2310.089844 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064825    0.000227 2310.090088 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.130647    0.147338 2310.237305 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.130686    0.001819 2310.239258 ^ io_north_out[12] (out)
                                           2310.239258   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.239258   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.510742   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009221    0.053698    2.288516 2309.974609 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.053698    0.000227 2309.974854 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130621    0.144837 2310.119873 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.130659    0.001819 2310.121582 ^ io_north_out[7] (out)
                                           2310.121582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.121582   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.628418   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010249    0.058137    2.067054 2309.816162 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.058137    0.000227 2309.816406 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.130330    0.145747 2309.962158 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.130368    0.001819 2309.964111 ^ io_north_out[4] (out)
                                           2309.964111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.964111   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.786133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.259521 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.259521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.011719 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.011719 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022639    0.114792    1.661420 2309.673340 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.116957    0.000227 2309.673340 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.131686    0.160298 2309.833740 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.131736    0.002046 2309.835693 ^ io_west_out[28] (out)
                                           2309.835693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.835693   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.914551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.411865 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.411865 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.001953 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.001953 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009494    0.057851    1.556145 2309.558105 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.057851    0.000227 2309.558350 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.131905    0.146656 2309.705078 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.131950    0.002046 2309.707031 ^ io_west_out[22] (out)
                                           2309.707031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.707031   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.042969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005374    0.037142    2.009301 2309.532227 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.037142    0.000227 2309.532471 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.130280    0.140062 2309.672607 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.130318    0.001819 2309.674316 ^ io_north_out[5] (out)
                                           2309.674316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.674316   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.075684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.022949 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.022949 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.749268 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.749268 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007943    0.051766    1.672561 2309.421875 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.051766    0.000227 2309.421875 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.131923    0.145064 2309.567139 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.131969    0.002046 2309.569092 ^ io_west_out[20] (out)
                                           2309.569092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.569092   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.181152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.157959 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.157959 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.686279 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.686279 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009394    0.056636    1.625494 2309.311768 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.056636    0.000227 2309.312012 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035447    0.132481    0.146656 2309.458496 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.132529    0.002046 2309.460693 ^ io_west_out[23] (out)
                                           2309.460693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.460693   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.289062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.019287 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.019287 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.522949 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.522949 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008817    0.063654    1.715080 2309.238037 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.063654    0.000227 2309.238281 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035631    0.133113    0.148930 2309.387207 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.133153    0.001819 2309.388916 ^ io_west_out[21] (out)
                                           2309.388916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.388916   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.360840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.590088 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.590088 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004749    0.036167    1.647095 2309.237061 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.036167    0.000227 2309.237305 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035643    0.132781    0.141426 2309.378662 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.132824    0.002046 2309.380859 ^ io_east_out[1] (out)
                                           2309.380859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.380859   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.369141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.025089    0.127746    1.703484 2309.192627 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.127746    0.000227 2309.192871 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.131525    0.162117 2309.354980 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.131572    0.002046 2309.356934 ^ io_west_out[29] (out)
                                           2309.356934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.356934   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.393066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.604004 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.604004 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.489014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.489014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.014212    0.075265    1.668468 2309.157471 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.075265    0.000227 2309.157715 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130195    0.149839 2309.307617 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.130233    0.001819 2309.309326 ^ io_north_out[13] (out)
                                           2309.309326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.309326   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.440430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.590088 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.590088 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005509    0.039525    1.347644 2308.937744 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.039525    0.000227 2308.937988 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.130449    0.140744 2309.078613 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.130488    0.001819 2309.080566 ^ io_south_out[17] (out)
                                           2309.080566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.080566   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.669434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007987    0.034125   14.216994 2305.681396 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034125    0.000000 2305.681396 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006685    0.031325    1.939270 2307.620605 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.031325    0.000227 2307.620850 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034945    0.064190    0.117780 2307.738770 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.064257    0.001819 2307.740479 v io_north_out[19] (out)
                                           2307.740479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.740479   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.009766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007987    0.048442   14.473700 2305.938232 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.048442    0.000000 2305.938232 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.008004    0.050193    1.606395 2307.544678 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.050193    0.000227 2307.544678 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035505    0.132696    0.145292 2307.690186 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.132737    0.002046 2307.692139 ^ io_east_out[19] (out)
                                           2307.692139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.692139   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.058105   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007630    0.049536    1.548415 2307.370850 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.049536    0.000227 2307.371094 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035721    0.133026    0.145519 2307.516602 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.133066    0.001819 2307.518311 ^ io_west_out[1] (out)
                                           2307.518311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.518311   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.231934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.822510 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.822510 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005417    0.039161    1.468379 2307.290771 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.039161    0.000227 2307.291016 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.129865    0.140290 2307.431396 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.129902    0.001819 2307.433105 ^ io_south_out[1] (out)
                                           2307.433105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.433105   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.316895   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007253    0.045909   14.713578 2306.177979 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.045909    0.000227 2306.178223 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035716    0.133463    0.144382 2306.322754 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.133507    0.002046 2306.324707 ^ io_east_out[8] (out)
                                           2306.324707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.324707   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.425293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006710    0.043700   14.658781 2306.123291 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.043700    0.000227 2306.123535 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035666    0.132845    0.143700 2306.267090 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.132888    0.002046 2306.269287 ^ io_east_out[11] (out)
                                           2306.269287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.269287   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.480469   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008108    0.050630   14.583293 2306.047852 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.050630    0.000227 2306.048096 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035716    0.133451    0.145747 2306.193848 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.133495    0.002046 2306.195801 ^ io_east_out[3] (out)
                                           2306.195801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.195801   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.554199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007298    0.046028   14.552143 2306.016602 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.046028    0.000227 2306.016846 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035576    0.132521    0.144155 2306.160889 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.132563    0.002046 2306.163086 ^ io_east_out[9] (out)
                                           2306.163086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.163086   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.586914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005186    0.041169   14.340231 2305.804688 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.041169    0.000227 2305.804932 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.130445    0.141199 2305.946045 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.130484    0.001819 2305.947998 ^ io_south_out[24] (out)
                                           2305.947998   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.947998   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.802246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006399    0.042562   14.196758 2305.661133 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.042562    0.000227 2305.661377 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.130191    0.141654 2305.803223 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.130229    0.001819 2305.804932 ^ io_south_out[27] (out)
                                           2305.804932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.804932   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.945312   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005236    0.037409   14.139688 2305.604248 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.037409    0.000227 2305.604492 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.129869    0.139835 2305.744141 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.129906    0.001819 2305.746094 ^ io_south_out[25] (out)
                                           2305.746094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.746094   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.003906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005397    0.038376   14.133321 2305.597900 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.038376    0.000227 2305.597900 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.130128    0.140290 2305.738281 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.130166    0.001819 2305.740234 ^ io_south_out[19] (out)
                                           2305.740234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.740234   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.009766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008496    0.052231   13.878435 2305.343018 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.052231    0.000227 2305.343018 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.132876    0.145974 2305.489014 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.132918    0.002046 2305.491211 ^ io_east_out[2] (out)
                                           2305.491211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.491211   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.259277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005885    0.040808   13.792260 2305.256836 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.040808    0.000227 2305.256836 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035654    0.132808    0.142791 2305.399658 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.132851    0.002046 2305.401855 ^ io_east_out[10] (out)
                                           2305.401855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.401855   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.348145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007161    0.045565   13.776571 2305.240967 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.045565    0.000227 2305.241211 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035642    0.132753    0.144155 2305.385498 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.132797    0.002046 2305.387451 ^ io_east_out[0] (out)
                                           2305.387451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.387451   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.362793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013624    0.073309   11.792281 2301.351562 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.073309    0.000227 2301.351807 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034998    0.130443    0.149612 2301.501465 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.130482    0.001819 2301.503174 ^ io_north_out[24] (out)
                                           2301.503174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.503174   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.247070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007226    0.045793   11.745897 2301.305176 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.045793    0.000227 2301.305420 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.132457    0.144155 2301.449463 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.132498    0.002046 2301.451660 ^ io_east_out[24] (out)
                                           2301.451660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.451660   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.298340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006705    0.043676   11.691100 2301.250488 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043676    0.000227 2301.250732 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035648    0.132789    0.143700 2301.394287 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.132825    0.001819 2301.396240 ^ io_east_out[27] (out)
                                           2301.396240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.396240   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.353516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015670    0.081895   11.666998 2301.226318 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.081895    0.000227 2301.226562 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.130225    0.151431 2301.377930 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.130263    0.001819 2301.379883 ^ io_north_out[27] (out)
                                           2301.379883   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.379883   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.370117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.011098    0.061936   11.603561 2301.162842 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.061936    0.000227 2301.163086 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.130328    0.146656 2301.309814 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.130366    0.001819 2301.311523 ^ io_north_out[25] (out)
                                           2301.311523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.311523   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.438477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007934    0.048754   11.586736 2301.145996 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.048754    0.000227 2301.146240 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035600    0.133037    0.145064 2301.291260 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.133079    0.002046 2301.293457 ^ io_east_out[25] (out)
                                           2301.293457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.293457   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.456543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008579    0.052576   10.910981 2300.470215 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.052576    0.000227 2300.470459 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035491    0.132612    0.145974 2300.616455 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.132644    0.001819 2300.618408 ^ io_east_out[18] (out)
                                           2300.618408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.618408   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.131836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005686    0.040009   10.823669 2300.383057 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.040009    0.000227 2300.383301 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035519    0.132335    0.142109 2300.525391 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.132376    0.002046 2300.527344 ^ io_east_out[26] (out)
                                           2300.527344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.527344   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.222656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007103    0.045319   10.808662 2300.367920 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.045319    0.000227 2300.368164 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035417    0.131975    0.143700 2300.511963 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.132007    0.001592 2300.513428 ^ io_east_out[16] (out)
                                           2300.513428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.513428   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.236816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005799    0.029617    7.883500 2299.347900 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.029617    0.000227 2299.348145 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063649    0.116870 2299.465088 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.063714    0.001819 2299.466797 v io_south_out[18] (out)
                                           2299.466797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.466797   data arrival time
---------------------------------------------------------------------------------------------
                                           5700.283203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.464355 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.464355 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004615    0.027585    4.575213 2296.039795 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027585    0.000227 2296.039795 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.064111    0.116188 2296.156006 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.064177    0.001819 2296.157959 v io_south_out[26] (out)
                                           2296.157959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.157959   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.592285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005927    0.029856    5.657512 2295.216797 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029856    0.000227 2295.217041 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.064038    0.117097 2295.334229 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.064104    0.001819 2295.335938 v io_north_out[18] (out)
                                           2295.335938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.335938   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.414062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.012385    0.042836    5.066795 2294.625977 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042836    0.000227 2294.626221 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034945    0.064192    0.122327 2294.748535 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.064260    0.001819 2294.750488 v io_north_out[26] (out)
                                           2294.750488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.750488   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.999512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.754395 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.754395 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.081787 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.081787 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.852539 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.852539 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.216553 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.216797 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.559326 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.559326 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008029    0.048545    4.469939 2294.029297 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.048545    0.000227 2294.029541 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.130252    0.143473 2294.172852 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.130291    0.001819 2294.174805 ^ io_north_out[16] (out)
                                           2294.174805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.174805   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.575195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006863    0.043526    1.813987 2269.639893 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.043526    0.000227 2269.640137 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130230    0.141881 2269.782227 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.130269    0.001819 2269.783936 ^ io_north_out[3] (out)
                                           2269.783936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.783936   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.965820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.360352 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.360352 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.825928 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.825928 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008518    0.056703    1.720764 2269.546875 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.056703    0.000227 2269.547119 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.132034    0.146429 2269.693359 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.132080    0.002046 2269.695557 ^ io_west_out[19] (out)
                                           2269.695557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.695557   data arrival time
---------------------------------------------------------------------------------------------
                                           5730.054688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013501    0.072757   15.618526 2253.346191 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.072757    0.000227 2253.346436 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034850    0.129921    0.149157 2253.495605 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.129958    0.001819 2253.497314 ^ io_north_out[8] (out)
                                           2253.497314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.497314   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.252930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015649    0.081804   15.493697 2253.221436 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.081804    0.000227 2253.221680 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.129908    0.151203 2253.372803 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.129946    0.001819 2253.374512 ^ io_north_out[11] (out)
                                           2253.374512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.374512   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.375488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011116    0.062016   15.430488 2253.158203 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.062016    0.000227 2253.158447 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.035006    0.130896    0.146883 2253.305176 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.130935    0.001819 2253.307129 ^ io_north_out[9] (out)
                                           2253.307129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.307129   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.443359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010106    0.062014   15.280421 2253.008057 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.062014    0.000227 2253.008301 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035322    0.132032    0.147566 2253.155762 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.132078    0.002046 2253.157959 ^ io_west_out[24] (out)
                                           2253.157959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.157959   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.592285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.027126    0.137312   15.169690 2252.897217 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.137312    0.000227 2252.897461 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.131491    0.163027 2253.060547 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.131537    0.002046 2253.062744 ^ io_west_out[27] (out)
                                           2253.062744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.062744   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.687500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010286    0.061769   15.171964 2252.899658 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.061769    0.000227 2252.899902 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035270    0.131844    0.147566 2253.047363 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.131890    0.002046 2253.049561 ^ io_west_out[25] (out)
                                           2253.049561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.049561   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.700684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005959    0.029915    9.484211 2247.211914 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029915    0.000227 2247.212158 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.064274    0.117097 2247.329102 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.064343    0.001819 2247.331055 v io_north_out[2] (out)
                                           2247.331055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.331055   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.418945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008018    0.057204    8.955112 2246.682861 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.057204    0.000227 2246.683105 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035458    0.132519    0.146883 2246.829834 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.132567    0.002046 2246.832031 ^ io_west_out[18] (out)
                                           2246.832031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.832031   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.917969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012563    0.068185    8.893722 2246.621338 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.068185    0.000227 2246.621582 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130611    0.148248 2246.769775 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.130650    0.001819 2246.771729 ^ io_north_out[10] (out)
                                           2246.771729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.771729   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.978516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008253    0.049508    8.475581 2246.203125 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.049508    0.000227 2246.203369 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.130216    0.143700 2246.347168 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.130254    0.001819 2246.348877 ^ io_north_out[0] (out)
                                           2246.348877   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.348877   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.400879   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008084    0.035112    5.558832 2243.286377 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.035112    0.000227 2243.286621 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035795    0.065468    0.120281 2243.406982 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.065541    0.002046 2243.408936 v io_west_out[26] (out)
                                           2243.408936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.408936   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.341309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.295166 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.295166 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.323730 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.323730 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.168701 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.168701 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.058105 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.058105 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.709961 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.709961 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.284424 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.284424 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.727539 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.727539 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006291    0.044579    1.490889 2239.218506 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044579    0.000227 2239.218750 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035633    0.132728    0.143928 2239.362793 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.132767    0.001819 2239.364502 ^ io_west_out[16] (out)
                                           2239.364502   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.364502   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.385742   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027962    0.141173    1.528861 2220.934570 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.141173    0.000227 2220.934814 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035844    0.133466    0.164846 2221.099609 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.133509    0.002046 2221.101562 ^ io_west_out[11] (out)
                                           2221.101562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.101562   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.648438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.152344 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.152344 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.955566 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.955566 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.807373 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.807373 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.589355 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.589355 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2204.973877 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2204.973877 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.405762 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.405762 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006365    0.042423    1.411763 2220.817383 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.042423    0.000227 2220.817627 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.129857    0.141199 2220.958740 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.129894    0.001819 2220.960693 ^ io_south_out[11] (out)
                                           2220.960693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2220.960693   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.789551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010506    0.062683    1.527951 2197.898438 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.062683    0.000227 2197.898682 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035710    0.133398    0.148702 2198.047363 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.133440    0.002046 2198.049316 ^ io_west_out[9] (out)
                                           2198.049316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.049316   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.700684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.875732 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.875732 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.084717 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.084717 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.927734 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.927734 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.878662 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.878662 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.795654 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.795898 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.370361 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.370361 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005355    0.037889    1.354238 2197.724609 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.037889    0.000227 2197.724854 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.130453    0.140290 2197.865234 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.130492    0.001819 2197.866943 ^ io_south_out[9] (out)
                                           2197.866943   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.866943   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.883301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010061    0.061835    1.647550 2173.572266 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.061835    0.000227 2173.572510 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.131732    0.147338 2173.719971 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.131777    0.002046 2173.721924 ^ io_west_out[8] (out)
                                           2173.721924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.721924   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.028320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.542236 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.542236 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.924805 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.924805 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.005117    0.040917    1.566377 2173.491211 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.040917    0.000227 2173.491455 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.129861    0.140744 2173.632080 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.129898    0.001819 2173.634033 ^ io_south_out[8] (out)
                                           2173.634033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.634033   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.115723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008531    0.056758   15.235628 2161.114258 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.056758    0.000227 2161.114502 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.131906    0.146429 2161.260986 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.131951    0.002046 2161.262939 ^ io_west_out[3] (out)
                                           2161.262939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.262939   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.486816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005501    0.038794   14.992566 2160.871338 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.038794    0.000227 2160.871582 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034949    0.130319    0.140517 2161.011963 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.130357    0.001819 2161.013916 ^ io_south_out[3] (out)
                                           2161.013916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.013916   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.735840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007987    0.057092    8.955112 2154.833740 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.057092    0.000227 2154.833984 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.132253    0.146656 2154.980713 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.132300    0.002046 2154.982666 ^ io_west_out[2] (out)
                                           2154.982666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.982666   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.767578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005896    0.029796    8.742745 2154.621338 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029796    0.000227 2154.621582 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.064253    0.117097 2154.738770 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.064320    0.001819 2154.740479 v io_south_out[2] (out)
                                           2154.740479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.740479   data arrival time
---------------------------------------------------------------------------------------------
                                           5845.009766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007584    0.034058    5.557695 2151.436279 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.034058    0.000227 2151.436523 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035320    0.064786    0.119144 2151.555664 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.064867    0.002046 2151.557861 v io_west_out[10] (out)
                                           2151.557861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.557861   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.191895   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004838    0.027945    5.434913 2151.313721 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027945    0.000227 2151.313721 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.064128    0.116415 2151.430176 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.064194    0.001819 2151.432129 v io_south_out[10] (out)
                                           2151.432129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.432129   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.317871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005742    0.042449    1.489070 2147.367676 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.042449    0.000227 2147.367920 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.132028    0.142336 2147.510254 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.132074    0.002046 2147.512451 ^ io_west_out[0] (out)
                                           2147.512451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.512451   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.237305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.878662 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.878662 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006764    0.043145    1.319677 2147.198242 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.043145    0.000227 2147.198486 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130156    0.141654 2147.340332 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.130194    0.001819 2147.342041 ^ io_south_out[0] (out)
                                           2147.342041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.342041   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.408203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004075    0.018463    0.010687 2000.010742 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018465    0.000000 2000.010742 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.073610    0.077989 2000.088745 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.073613    0.000455 2000.089233 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.482666 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.482666 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.300659 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.300659 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.650269 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.650269 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.607666 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.607666 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.397339 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.397339 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.828613 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.828613 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.460449 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.460449 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.278320 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.278320 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.506348 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.506348 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.276855 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.276855 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.640869 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.641113 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.682129 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.682129 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.551758 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.551758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.341553 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.341553 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2103.989746 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2103.989746 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.127686 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.127686 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.032471 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.032715 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.710205 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.710205 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.477051 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.477295 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.206299 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.206299 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005397    0.037390    1.488616 2145.695068 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.037390    0.000227 2145.695312 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.130130    0.139835 2145.834961 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.130169    0.001819 2145.836914 ^ io_south_out[16] (out)
                                           2145.836914   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2145.836914   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.913086   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011021    0.041893    0.027740 2000.027832 ^ config_en (in)
                                                         config_en (net)
                      0.041903    0.000000 2000.027832 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114506    0.104334    0.115051 2000.142822 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.104894    0.006366 2000.149170 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.166680    0.132847    0.112550 2000.261719 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.225205    0.092086 2000.353882 ^ cell0/config_en (fpgacell)
                                           2000.353882   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.009095 10000.172852 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.132786 10000.305664 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.110499    0.015461 10000.321289 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.071289   clock uncertainty
                                  0.000000 10000.071289   clock reconvergence pessimism
                                 -2.448860 9997.622070   library setup time
                                           9997.622070   data required time
---------------------------------------------------------------------------------------------
                                           9997.622070   data required time
                                           -2000.353882   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.268066   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011021    0.041893    0.027740 2000.027832 ^ config_en (in)
                                                         config_en (net)
                      0.041903    0.000000 2000.027832 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114506    0.104334    0.115051 2000.142822 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.104894    0.006366 2000.149170 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.166680    0.132847    0.112550 2000.261719 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.208823    0.080263 2000.342041 ^ cell1/config_en (fpgacell)
                                           2000.342041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.009095 10000.172852 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.132786 10000.305664 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120159    0.028194 10000.333984 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.083984   clock uncertainty
                                  0.000000 10000.083984   clock reconvergence pessimism
                                 -2.448860 9997.634766   library setup time
                                           9997.634766   data required time
---------------------------------------------------------------------------------------------
                                           9997.634766   data required time
                                           -2000.342041   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.292480   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.021018    0.074850    0.052202    0.052202 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000    0.052202 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111811    0.164013 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001356    0.165369 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136218    0.301587 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104380    0.012457    0.314044 ^ cell3/clk (fpgacell)
     2    0.028548    0.145176    1.926059    2.240103 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.145231    0.004667    2.244770 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035495    0.132236    0.164560    2.409329 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.132311    0.001712    2.411041 ^ config_data_out (out)
                                              2.411041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.411041   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.338867   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011021    0.041893    0.027740 2000.027832 ^ config_en (in)
                                                         config_en (net)
                      0.041903    0.000000 2000.027832 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114506    0.104334    0.115051 2000.142822 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.110577    0.019782 2000.162598 ^ cell2/config_en (fpgacell)
                                           2000.162598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001819 10000.166016 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136424 10000.301758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104973    0.013642 10000.315430 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.065430   clock uncertainty
                                  0.000000 10000.065430   clock reconvergence pessimism
                                 -2.448860 9997.616211   library setup time
                                           9997.616211   data required time
---------------------------------------------------------------------------------------------
                                           9997.616211   data required time
                                           -2000.162598   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.453613   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011021    0.041893    0.027740 2000.027832 ^ config_en (in)
                                                         config_en (net)
                      0.041903    0.000000 2000.027832 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114506    0.104334    0.115051 2000.142822 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.105109    0.007503 2000.150391 ^ cell3/config_en (fpgacell)
                                           2000.150391   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001819 10000.166016 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136424 10000.301758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104380    0.011823 10000.313477 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.063477   clock uncertainty
                                  0.000000 10000.063477   clock reconvergence pessimism
                                 -2.448860 9997.614258   library setup time
                                           9997.614258   data required time
---------------------------------------------------------------------------------------------
                                           9997.614258   data required time
                                           -2000.150391   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.463867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011383    0.043116    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043127    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120282    0.108683    0.114596 2000.143311 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.109356    0.007276 2000.150513 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.172608    0.135508    0.112323 2000.262939 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.238192    0.099135 2000.362061 ^ cell0/nrst (fpgacell)
                                           2000.362061   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.009095 10000.172852 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.132786 10000.305664 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.110499    0.015461 10000.321289 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.071289   clock uncertainty
                                  0.000000 10000.071289   clock reconvergence pessimism
                                 -1.055470 9999.014648   library setup time
                                           9999.014648   data required time
---------------------------------------------------------------------------------------------
                                           9999.014648   data required time
                                           -2000.362061   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.653320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011383    0.043116    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043127    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120282    0.108683    0.114596 2000.143311 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.109356    0.007276 2000.150513 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.172608    0.135508    0.112323 2000.262939 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.218709    0.085265 2000.348145 ^ cell1/nrst (fpgacell)
                                           2000.348145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.009095 10000.172852 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.132786 10000.305664 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120159    0.028194 10000.333984 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.083984   clock uncertainty
                                  0.000000 10000.083984   clock reconvergence pessimism
                                 -1.055470 9999.027344   library setup time
                                           9999.027344   data required time
---------------------------------------------------------------------------------------------
                                           9999.027344   data required time
                                           -2000.348145   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.679688   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011383    0.043116    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043127    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120282    0.108683    0.114596 2000.143311 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.118397    0.025011 2000.168335 ^ cell2/nrst (fpgacell)
                                           2000.168335   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001819 10000.166016 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136424 10000.301758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104973    0.013642 10000.315430 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.065430   clock uncertainty
                                  0.000000 10000.065430   clock reconvergence pessimism
                                 -1.055470 9999.009766   library setup time
                                           9999.009766   data required time
---------------------------------------------------------------------------------------------
                                           9999.009766   data required time
                                           -2000.168335   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.841309   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011383    0.043116    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043127    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120282    0.108683    0.114596 2000.143311 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.110215    0.010459 2000.153809 ^ cell3/nrst (fpgacell)
                                           2000.153809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001819 10000.166016 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136424 10000.301758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104380    0.011823 10000.313477 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.063477   clock uncertainty
                                  0.000000 10000.063477   clock reconvergence pessimism
                                 -1.055470 9999.007812   library setup time
                                           9999.007812   data required time
---------------------------------------------------------------------------------------------
                                           9999.007812   data required time
                                           -2000.153809   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.854004   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.004067    0.006612    0.003411 2000.003418 v config_data_in (in)
                                                         config_data_in (net)
                      0.006619    0.000000 2000.003418 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037640    0.061175    0.115506 2000.119019 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.061424    0.002956 2000.121948 v cell0/config_data_in (fpgacell)
                                           2000.121948   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.009095 10000.172852 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.132786 10000.305664 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.110499    0.015461 10000.321289 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.071289   clock uncertainty
                                  0.000000 10000.071289   clock reconvergence pessimism
                                  0.225470 10000.296875   library setup time
                                           10000.296875   data required time
---------------------------------------------------------------------------------------------
                                           10000.296875   data required time
                                           -2000.121948   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.174805   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.021018    0.074850    0.052202    0.052202 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000    0.052202 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111811    0.164013 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.008411    0.172424 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.133086    0.305510 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120159    0.028568    0.334078 ^ cell1/clk (fpgacell)
     1    0.104459    0.503561    2.161897    2.495975 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.506289    0.032520    2.528495 ^ cell2/config_data_in (fpgacell)
                                              2.528495   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001819 10000.166016 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136424 10000.301758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104973    0.013642 10000.315430 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.065430   clock uncertainty
                                  0.000000 10000.065430   clock reconvergence pessimism
                                  0.387480 10000.453125   library setup time
                                           10000.453125   data required time
---------------------------------------------------------------------------------------------
                                           10000.453125   data required time
                                             -2.528495   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.924805   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.021018    0.074850    0.052202    0.052202 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000    0.052202 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111811    0.164013 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.008411    0.172424 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.133086    0.305510 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.110499    0.015163    0.320673 ^ cell0/clk (fpgacell)
     1    0.089368    0.432343    2.116275    2.436948 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.433492    0.019504    2.456452 ^ cell1/config_data_in (fpgacell)
                                              2.456452   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.053708    0.009095 10000.172852 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.107004    0.132786 10000.305664 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120159    0.028194 10000.333984 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.083984   clock uncertainty
                                  0.000000 10000.083984   clock reconvergence pessimism
                                  0.387480 10000.470703   library setup time
                                           10000.470703   data required time
---------------------------------------------------------------------------------------------
                                           10000.470703   data required time
                                             -2.456452   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.014648   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.021018    0.074850    0.052202    0.052202 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000    0.052202 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111811    0.164013 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001356    0.165369 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136218    0.301587 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104973    0.013836    0.315424 ^ cell2/clk (fpgacell)
     1    0.087140    0.421779    2.109334    2.424757 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.422890    0.018946    2.443703 ^ cell3/config_data_in (fpgacell)
                                              2.443703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.021018    0.074850    0.051841 10000.051758 ^ clk (in)
                                                         clk (net)
                      0.074947    0.000000 10000.051758 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048882    0.051421    0.111868 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.051502    0.001819 10000.166016 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.101953    0.136424 10000.301758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.104380    0.011823 10000.313477 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.063477   clock uncertainty
                                  0.000000 10000.063477   clock reconvergence pessimism
                                  0.387480 10000.451172   library setup time
                                           10000.451172   data required time
---------------------------------------------------------------------------------------------
                                           10000.451172   data required time
                                             -2.443703   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.007812   slack (MET)



