m255
K3
z0
13
cModel Technology
Z0 dC:\altera\13.0sp1
T_opt1
V>V2TemhzGBlaG@ePkEA_X2
04 9 4 work processor fast 0
=1-e0d55ef48eaa-5d912ce0-28e-1d74
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt1
OL;O;10.5;63
R0
!s110 1569795296
vaddsub
Z2 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 ?^M_UK9>AHW_3hm30D=Im3
IoMS2YzLT0Q4J[GKWjSX]a2
Z3 dC:/Users/xande/Documents/GitHub/VerilogProcessor-master
w1569978583
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/addsub.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/addsub.v
L0 1
Z4 OL;L;10.5;63
Z5 !s108 1570104533.000000
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/addsub.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/addsub.v|
!i113 0
Z6 o-work work
R1
vdec3to8
R2
r1
!s85 0
31
!i10b 1
!s100 IWGo]4Z6cG1^P4D=XZMM?0
I<nom^19fg71zP3zzM350F3
R3
w1569596000
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/dec3to8.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/dec3to8.v
L0 1
R4
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/dec3to8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/dec3to8.v|
!i113 0
R6
R1
vhexto7segment
!s110 1570096628
!i10b 1
!s100 DW5a3M0iOD]nU;DRnVNnn0
IJ]:n8>fAcKd5bVcL3?_mJ2
R2
dC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor
w1566592938
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v
L0 1
OP;L;10.4a;61
r1
!s85 0
31
!s108 1570096628.000000
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v|
!s101 -O0
!i113 1
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vIRn
R2
r1
!s85 0
31
!i10b 1
!s100 mgY2AQHk4aOiM[?EzW4Bl3
IVl;nRAn2PPRb7:YTK=IMT2
R3
w1569595911
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/IRn.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/IRn.v
L0 1
R4
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/IRn.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/IRn.v|
!i113 0
R6
R1
n@i@rn
vmux
R2
r1
!s85 0
31
!i10b 1
!s100 [aQnJW^MK3lM:EOH=Kc382
ISVk[H1VV9nhoeZV`2WHYP3
R3
Z7 w1570103400
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/mux.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/mux.v
L0 1
R4
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/mux.v|
!i113 0
R6
R1
vproc
R2
r1
!s85 0
31
!i10b 1
!s100 <WBED52cI1na>k2gb:B3X1
I`JjWaIW3HGBAQzJ7^1oSX1
R3
w1570104497
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/proc.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/proc.v
L0 1
R4
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/proc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/proc.v|
!i113 0
R6
R1
vprocessor
!s110 1570104533
!i10b 1
!s100 0cCUlDzF9OMYZVm_:2h=<1
I85hb<`Bcn=ddXI4Afo_P=1
R2
R3
R7
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/processor.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/processor.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/processor.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/processor.v|
!i113 0
R6
R1
vregn
R2
r1
!s85 0
31
!i10b 1
!s100 _[7ZKR>@KHK`_?E;NBO=;3
I;i9`N;VDH7:l^UeQT[zMN1
R3
R7
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/regn.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/regn.v
L0 1
R4
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/regn.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/regn.v|
!i113 0
R6
R1
vupcount
R2
r1
!s85 0
31
!i10b 1
!s100 a0YR6giRMC5F<KedFzR9>2
IST5AJIAC?B8;[Hf]iMBe23
R3
w1569595975
8C:/Users/xande/Documents/GitHub/VerilogProcessor-master/upcount.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor-master/upcount.v
L0 1
R4
R5
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor-master/upcount.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor-master/upcount.v|
!i113 0
R6
R1
