INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/ip/clock_generator/clock_generator_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_generator_clock_generator_clk_wiz
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/ip/ftdi_clock_gen/ftdi_clock_gen_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ftdi_clock_gen_ftdi_clock_gen_clk_wiz
INFO: [VRFC 10-307] analyzing entity ftdi_clock_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/ip/receiver_FIFO/receiver_FIFO_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_compare
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_compare_3
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_compare_4
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_compare_5
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_compare_6
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_synchronizer_ff
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_synchronizer_ff_0
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_synchronizer_ff_1
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_synchronizer_ff_2
INFO: [VRFC 10-307] analyzing entity \receiver_FIFO_synchronizer_ff__parameterized0\
INFO: [VRFC 10-307] analyzing entity \receiver_FIFO_synchronizer_ff__parameterized1\
INFO: [VRFC 10-307] analyzing entity \receiver_FIFO_synchronizer_ff__parameterized2\
INFO: [VRFC 10-307] analyzing entity \receiver_FIFO_synchronizer_ff__parameterized3\
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_clk_x_pntrs
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_rd_status_flags_as
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_wr_status_flags_as
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_rd_logic
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_wr_logic
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_memory
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_fifo_generator_v13_1_3_synth
INFO: [VRFC 10-307] analyzing entity receiver_FIFO_fifo_generator_v13_1_3
INFO: [VRFC 10-307] analyzing entity receiver_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/ip/transmitter_fifo/transmitter_fifo_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_compare
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_compare_3
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_compare__parameterized0\
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_compare__parameterized1\
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_compare__parameterized2\
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_rd_fwft
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_synchronizer_ff
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_synchronizer_ff_0
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_synchronizer_ff_1
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_synchronizer_ff_2
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_synchronizer_ff__parameterized0\
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_synchronizer_ff__parameterized1\
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_synchronizer_ff__parameterized2\
INFO: [VRFC 10-307] analyzing entity \transmitter_fifo_synchronizer_ff__parameterized3\
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_clk_x_pntrs
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_rd_status_flags_as
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_wr_status_flags_as
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_rd_logic
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_wr_logic
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_memory
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_fifo_generator_v13_1_3_synth
INFO: [VRFC 10-307] analyzing entity transmitter_fifo_fifo_generator_v13_1_3
INFO: [VRFC 10-307] analyzing entity transmitter_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity utility
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity usb_fpga_bridge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/command_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity command_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/PIPO_SHIFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PIPO_shift
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axel_adc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/FUNNEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity funnel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/FUNNEL_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity funnel_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circular_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADC_BRIDGE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/ADC_ARRAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADC_ARRAY
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sources_1/new/program_spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_spi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tesista/Desktop/vivado projects/program_asic_2/program_asic_2.srcs/sim_2/new/simulazioneADC_BRIDGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulazioneADC_BRIDGE
