vhdl xil_defaultlib  \
"../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard_sim_netlist.vhdl" \

nosort
