// Seed: 1550747485
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wire id_3;
  assign module_2.id_13  = 0;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4
);
  wand id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10
    , id_26,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input tri1 id_14,
    output wor id_15,
    output wire id_16,
    output uwire id_17,
    input tri1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input wire id_21,
    input supply1 id_22,
    output supply0 id_23,
    output wor id_24
);
  assign id_26 = id_14;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_27;
  id_28(
      .id_0(1'b0), .id_1(~id_17 - id_15)
  );
endmodule
