Classic Timing Analyzer report for hw2
Tue Dec 08 09:50:06 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.939 ns                                       ; enable   ; tmp_B[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.764 ns                                       ; tmp_A[0] ; Y[0]     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.279 ns                                      ; S[1]     ; Y[0]     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.159 ns                                      ; D_in[0]  ; tmp_A[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_A[3] ; tmp_B[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_A[3] ; tmp_B[3] ; clk        ; clk      ; None                        ; None                      ; 0.610 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_A[2] ; tmp_B[2] ; clk        ; clk      ; None                        ; None                      ; 0.562 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_B[1] ; tmp_C[1] ; clk        ; clk      ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_A[1] ; tmp_B[1] ; clk        ; clk      ; None                        ; None                      ; 0.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_A[0] ; tmp_B[0] ; clk        ; clk      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_B[3] ; tmp_C[3] ; clk        ; clk      ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_B[0] ; tmp_C[0] ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; tmp_B[2] ; tmp_C[2] ; clk        ; clk      ; None                        ; None                      ; 0.537 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+---------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To       ; To Clock ;
+-------+--------------+------------+---------+----------+----------+
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_A[0] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_C[0] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_B[0] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_C[1] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_A[1] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_B[1] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_A[2] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_C[2] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_B[2] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_C[3] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_A[3] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; enable  ; tmp_B[3] ; clk      ;
; N/A   ; None         ; 2.875 ns   ; D_in[3] ; tmp_A[3] ; clk      ;
; N/A   ; None         ; 2.819 ns   ; D_in[1] ; tmp_A[1] ; clk      ;
; N/A   ; None         ; 2.487 ns   ; D_in[2] ; tmp_A[2] ; clk      ;
; N/A   ; None         ; 2.398 ns   ; D_in[0] ; tmp_A[0] ; clk      ;
+-------+--------------+------------+---------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 9.764 ns   ; tmp_A[0] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.718 ns   ; tmp_B[0] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.604 ns   ; tmp_A[1] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.431 ns   ; tmp_B[1] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.388 ns   ; tmp_C[1] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.203 ns   ; tmp_C[0] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.190 ns   ; tmp_B[3] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.154 ns   ; tmp_B[2] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.104 ns   ; tmp_A[3] ; Y[0] ; clk        ;
; N/A   ; None         ; 9.015 ns   ; tmp_A[2] ; Y[0] ; clk        ;
; N/A   ; None         ; 8.899 ns   ; tmp_A[0] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.853 ns   ; tmp_B[0] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.833 ns   ; tmp_C[3] ; Y[0] ; clk        ;
; N/A   ; None         ; 8.771 ns   ; tmp_C[2] ; Y[0] ; clk        ;
; N/A   ; None         ; 8.739 ns   ; tmp_A[1] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.713 ns   ; tmp_A[0] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.667 ns   ; tmp_B[0] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.566 ns   ; tmp_B[1] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.553 ns   ; tmp_A[1] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.537 ns   ; tmp_A[0] ; Y[3] ; clk        ;
; N/A   ; None         ; 8.523 ns   ; tmp_C[1] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.491 ns   ; tmp_B[0] ; Y[3] ; clk        ;
; N/A   ; None         ; 8.380 ns   ; tmp_B[1] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.377 ns   ; tmp_A[1] ; Y[3] ; clk        ;
; N/A   ; None         ; 8.348 ns   ; tmp_A[3] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.338 ns   ; tmp_C[0] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.337 ns   ; tmp_C[1] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.325 ns   ; tmp_B[3] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.289 ns   ; tmp_B[2] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.284 ns   ; X[0]     ; Y[0] ; S[0]       ;
; N/A   ; None         ; 8.204 ns   ; tmp_B[1] ; Y[3] ; clk        ;
; N/A   ; None         ; 8.161 ns   ; tmp_C[1] ; Y[3] ; clk        ;
; N/A   ; None         ; 8.160 ns   ; tmp_A[3] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.152 ns   ; tmp_C[0] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.152 ns   ; X[0]     ; Y[0] ; S[1]       ;
; N/A   ; None         ; 8.150 ns   ; tmp_A[2] ; Y[1] ; clk        ;
; N/A   ; None         ; 8.139 ns   ; tmp_B[3] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.103 ns   ; tmp_B[2] ; Y[2] ; clk        ;
; N/A   ; None         ; 8.081 ns   ; tmp_A[3] ; Y[3] ; clk        ;
; N/A   ; None         ; 8.015 ns   ; tmp_C[2] ; Y[1] ; clk        ;
; N/A   ; None         ; 7.976 ns   ; tmp_C[0] ; Y[3] ; clk        ;
; N/A   ; None         ; 7.968 ns   ; tmp_C[3] ; Y[1] ; clk        ;
; N/A   ; None         ; 7.964 ns   ; tmp_A[2] ; Y[2] ; clk        ;
; N/A   ; None         ; 7.963 ns   ; tmp_B[3] ; Y[3] ; clk        ;
; N/A   ; None         ; 7.927 ns   ; tmp_B[2] ; Y[3] ; clk        ;
; N/A   ; None         ; 7.827 ns   ; tmp_C[2] ; Y[2] ; clk        ;
; N/A   ; None         ; 7.788 ns   ; tmp_A[2] ; Y[3] ; clk        ;
; N/A   ; None         ; 7.782 ns   ; tmp_C[3] ; Y[2] ; clk        ;
; N/A   ; None         ; 7.748 ns   ; tmp_C[2] ; Y[3] ; clk        ;
; N/A   ; None         ; 7.636 ns   ; tmp_C[3] ; Y[3] ; clk        ;
; N/A   ; None         ; 7.451 ns   ; X[2]     ; Y[2] ; S[0]       ;
; N/A   ; None         ; 7.319 ns   ; X[2]     ; Y[2] ; S[1]       ;
; N/A   ; None         ; 7.293 ns   ; X[1]     ; Y[1] ; S[0]       ;
; N/A   ; None         ; 7.213 ns   ; X[3]     ; Y[3] ; S[0]       ;
; N/A   ; None         ; 7.161 ns   ; X[1]     ; Y[1] ; S[1]       ;
; N/A   ; None         ; 7.081 ns   ; X[3]     ; Y[3] ; S[1]       ;
; N/A   ; None         ; 6.985 ns   ; tmp_B[2] ; B[2] ; clk        ;
; N/A   ; None         ; 6.937 ns   ; tmp_A[0] ; A[0] ; clk        ;
; N/A   ; None         ; 6.763 ns   ; tmp_C[3] ; C[3] ; clk        ;
; N/A   ; None         ; 6.431 ns   ; tmp_B[1] ; B[1] ; clk        ;
; N/A   ; None         ; 5.896 ns   ; tmp_C[1] ; C[1] ; clk        ;
; N/A   ; None         ; 5.880 ns   ; tmp_B[3] ; B[3] ; clk        ;
; N/A   ; None         ; 5.840 ns   ; tmp_A[2] ; A[2] ; clk        ;
; N/A   ; None         ; 5.482 ns   ; tmp_C[0] ; C[0] ; clk        ;
; N/A   ; None         ; 5.358 ns   ; tmp_A[3] ; A[3] ; clk        ;
; N/A   ; None         ; 5.221 ns   ; tmp_B[0] ; B[0] ; clk        ;
; N/A   ; None         ; 5.188 ns   ; tmp_A[1] ; A[1] ; clk        ;
; N/A   ; None         ; 5.184 ns   ; tmp_C[2] ; C[2] ; clk        ;
+-------+--------------+------------+----------+------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.279 ns       ; S[1] ; Y[0] ;
; N/A   ; None              ; 9.414 ns        ; S[1] ; Y[1] ;
; N/A   ; None              ; 9.228 ns        ; S[1] ; Y[2] ;
; N/A   ; None              ; 9.052 ns        ; S[1] ; Y[3] ;
; N/A   ; None              ; 9.003 ns        ; S[0] ; Y[0] ;
; N/A   ; None              ; 7.880 ns        ; S[0] ; Y[3] ;
; N/A   ; None              ; 7.689 ns        ; S[0] ; Y[1] ;
; N/A   ; None              ; 7.500 ns        ; S[0] ; Y[2] ;
+-------+-------------------+-----------------+------+------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+---------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To       ; To Clock ;
+---------------+-------------+-----------+---------+----------+----------+
; N/A           ; None        ; -2.159 ns ; D_in[0] ; tmp_A[0] ; clk      ;
; N/A           ; None        ; -2.248 ns ; D_in[2] ; tmp_A[2] ; clk      ;
; N/A           ; None        ; -2.580 ns ; D_in[1] ; tmp_A[1] ; clk      ;
; N/A           ; None        ; -2.636 ns ; D_in[3] ; tmp_A[3] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_A[0] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_C[0] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_B[0] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_C[1] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_A[1] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_B[1] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_A[2] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_C[2] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_B[2] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_C[3] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_A[3] ; clk      ;
; N/A           ; None        ; -2.700 ns ; enable  ; tmp_B[3] ; clk      ;
+---------------+-------------+-----------+---------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 08 09:50:05 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "X[0]" is a latch
    Warning: Node "X[1]" is a latch
    Warning: Node "X[2]" is a latch
    Warning: Node "X[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "S[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "S[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Mux6~0" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "tmp_A[3]" and destination register "tmp_B[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.610 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N7; Fanout = 8; REG Node = 'tmp_A[3]'
            Info: 2: + IC(0.301 ns) + CELL(0.309 ns) = 0.610 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 7; REG Node = 'tmp_B[3]'
            Info: Total cell delay = 0.309 ns ( 50.66 % )
            Info: Total interconnect delay = 0.301 ns ( 49.34 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 7; REG Node = 'tmp_B[3]'
                Info: Total cell delay = 1.472 ns ( 58.95 % )
                Info: Total interconnect delay = 1.025 ns ( 41.05 % )
            Info: - Longest clock path from clock "clk" to source register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X26_Y1_N7; Fanout = 8; REG Node = 'tmp_A[3]'
                Info: Total cell delay = 1.472 ns ( 58.95 % )
                Info: Total interconnect delay = 1.025 ns ( 41.05 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "tmp_A[0]" (data pin = "enable", clock pin = "clk") is 2.939 ns
    Info: + Longest pin to register delay is 5.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 12; PIN Node = 'enable'
        Info: 2: + IC(3.743 ns) + CELL(0.746 ns) = 5.346 ns; Loc. = LCFF_X26_Y1_N27; Fanout = 13; REG Node = 'tmp_A[0]'
        Info: Total cell delay = 1.603 ns ( 29.99 % )
        Info: Total interconnect delay = 3.743 ns ( 70.01 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X26_Y1_N27; Fanout = 13; REG Node = 'tmp_A[0]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
Info: tco from clock "clk" to destination pin "Y[0]" through register "tmp_A[0]" is 9.764 ns
    Info: + Longest clock path from clock "clk" to source register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X26_Y1_N27; Fanout = 13; REG Node = 'tmp_A[0]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.173 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N27; Fanout = 13; REG Node = 'tmp_A[0]'
        Info: 2: + IC(0.300 ns) + CELL(0.366 ns) = 0.666 ns; Loc. = LCCOMB_X26_Y1_N24; Fanout = 1; COMB Node = 'LessThan0~0'
        Info: 3: + IC(0.337 ns) + CELL(0.228 ns) = 1.231 ns; Loc. = LCCOMB_X26_Y1_N28; Fanout = 2; COMB Node = 'LessThan0~1'
        Info: 4: + IC(0.507 ns) + CELL(0.225 ns) = 1.963 ns; Loc. = LCCOMB_X26_Y1_N10; Fanout = 4; COMB Node = 'Mux4~0'
        Info: 5: + IC(0.738 ns) + CELL(0.357 ns) = 3.058 ns; Loc. = LCCOMB_X21_Y1_N24; Fanout = 1; COMB Node = 'Mux4~4'
        Info: 6: + IC(0.204 ns) + CELL(0.154 ns) = 3.416 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 1; COMB Node = 'Mux4~5'
        Info: 7: + IC(1.603 ns) + CELL(2.154 ns) = 7.173 ns; Loc. = PIN_W20; Fanout = 0; PIN Node = 'Y[0]'
        Info: Total cell delay = 3.484 ns ( 48.57 % )
        Info: Total interconnect delay = 3.689 ns ( 51.43 % )
Info: Longest tpd from source pin "S[1]" to destination pin "Y[0]" is 10.279 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y1; Fanout = 7; CLK Node = 'S[1]'
    Info: 2: + IC(4.001 ns) + CELL(0.228 ns) = 5.069 ns; Loc. = LCCOMB_X26_Y1_N10; Fanout = 4; COMB Node = 'Mux4~0'
    Info: 3: + IC(0.738 ns) + CELL(0.357 ns) = 6.164 ns; Loc. = LCCOMB_X21_Y1_N24; Fanout = 1; COMB Node = 'Mux4~4'
    Info: 4: + IC(0.204 ns) + CELL(0.154 ns) = 6.522 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 1; COMB Node = 'Mux4~5'
    Info: 5: + IC(1.603 ns) + CELL(2.154 ns) = 10.279 ns; Loc. = PIN_W20; Fanout = 0; PIN Node = 'Y[0]'
    Info: Total cell delay = 3.733 ns ( 36.32 % )
    Info: Total interconnect delay = 6.546 ns ( 63.68 % )
Info: th for register "tmp_A[0]" (data pin = "D_in[0]", clock pin = "clk") is -2.159 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X26_Y1_N27; Fanout = 13; REG Node = 'tmp_A[0]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.805 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'D_in[0]'
        Info: 2: + IC(3.724 ns) + CELL(0.309 ns) = 4.805 ns; Loc. = LCFF_X26_Y1_N27; Fanout = 13; REG Node = 'tmp_A[0]'
        Info: Total cell delay = 1.081 ns ( 22.50 % )
        Info: Total interconnect delay = 3.724 ns ( 77.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Tue Dec 08 09:50:06 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


