# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ipshared/3e67/Mux_2_1.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_0/sim/Mux_8_1_Mux_2_1_0_0.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_1/sim/Mux_8_1_Mux_2_1_0_1.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_2/sim/Mux_8_1_Mux_2_1_0_2.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_3/sim/Mux_8_1_Mux_2_1_0_3.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_4/sim/Mux_8_1_Mux_2_1_0_4.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_5/sim/Mux_8_1_Mux_2_1_0_5.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_6/sim/Mux_8_1_Mux_2_1_0_6.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/shift_reg/ip/shift_reg_dff_0_0/sim/shift_reg_dff_0_0.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/shift_reg/ip/shift_reg_dff_0_1/sim/shift_reg_dff_0_1.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/shift_reg/ip/shift_reg_dff_0_2/sim/shift_reg_dff_0_2.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/shift_reg/ip/shift_reg_dff_0_3/sim/shift_reg_dff_0_3.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/ripple_carry_adder_4bit/ip/ripple_carry_adder_4bit_fa_0_0/sim/ripple_carry_adder_4bit_fa_0_0.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/ripple_carry_adder_4bit/ip/ripple_carry_adder_4bit_fa_0_1/sim/ripple_carry_adder_4bit_fa_0_1.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/ripple_carry_adder_4bit/ip/ripple_carry_adder_4bit_fa_0_2/sim/ripple_carry_adder_4bit_fa_0_2.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/bd/ripple_carry_adder_4bit/ip/ripple_carry_adder_4bit_fa_0_3/sim/ripple_carry_adder_4bit_fa_0_3.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ipshared/880e/new/BCD_to_7_seg.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_BCD_to_7_seg_0_0/sim/BCD_7_seg_display_BCD_to_7_seg_0_0.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/sim/BCD_7_seg_display.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_3/sim/BCD_7_seg_display_xlslice_0_3.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_4/sim/BCD_7_seg_display_xlslice_0_4.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_5/sim/BCD_7_seg_display_xlslice_0_5.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_6/sim/BCD_7_seg_display_xlslice_0_6.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_7/sim/BCD_7_seg_display_xlslice_0_7.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_8/sim/BCD_7_seg_display_xlslice_0_8.v" \
"../../../../Demo_IP.ip_user_files/bd/BCD_7_seg_display/ip/BCD_7_seg_display_xlslice_0_2/sim/BCD_7_seg_display_xlslice_0_2.v" \
"../../../../Demo_IP.srcs/sources_1/bd/BCD_7_seg_display/hdl/BCD_7_seg_display_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
