#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun  1 15:38:33 2022
# Process ID: 5976
# Current directory: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5468 D:\CPU_with_TWO_ip_cores_with_button_v4\CPU_with_ip_core_with_button_v1\CPU.xpr
# Log file: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/vivado.log
# Journal file: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/1to100.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
run all
restart
run all
save_wave_config {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex2.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
catch { [ delete_ip_run [get_ips -all RAM] ] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/ex1.coe}] [get_ips RAM]
generate_target all [get_files  D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs RAM_synth_1 -jobs 6
wait_on_run RAM_synth_1
export_simulation -of_objects [get_files D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files -ipstatic_source_dir D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/modelsim} {questa=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/questa} {riviera=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/riviera} {activehdl=D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/test_CPU_behav.wcfg
source test_nonflag.tcl
run all
close_sim
