circuit Task2_Lab4 :
  module Task2_Lab4 :
    input clock : Clock
    input reset : UInt<1>
    input io_Instruction : UInt<32>
    input io_PC : UInt<32>
    output io_immd_se : SInt<32>

    node opcode = bits(io_Instruction, 6, 0) @[Task2_lab4.scala 15:35]
    node sbt1 = bits(io_Instruction, 31, 20) @[Task2_lab4.scala 17:34]
    node _output_T = bits(sbt1, 11, 11) @[Task2_lab4.scala 18:38]
    node _output_T_1 = bits(_output_T, 0, 0) @[Bitwise.scala 72:15]
    node output_hi = mux(_output_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node output = cat(output_hi, sbt1) @[Cat.scala 30:58]
    node I_Immediate = asSInt(output) @[Task2_lab4.scala 19:30]
    node sbt2 = bits(io_Instruction, 11, 7) @[Task2_lab4.scala 22:34]
    node sbt3 = bits(io_Instruction, 31, 25) @[Task2_lab4.scala 23:34]
    node sbt4 = cat(sbt3, sbt2) @[Cat.scala 30:58]
    node _output2_T = bits(sbt4, 11, 11) @[Task2_lab4.scala 25:39]
    node _output2_T_1 = bits(_output2_T, 0, 0) @[Bitwise.scala 72:15]
    node output2_hi = mux(_output2_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node output2 = cat(output2_hi, sbt4) @[Cat.scala 30:58]
    node S_Immediate = asSInt(output2) @[Task2_lab4.scala 26:31]
    node sbt5 = bits(io_Instruction, 31, 12) @[Task2_lab4.scala 29:34]
    node _sbt6_T = bits(sbt5, 19, 19) @[Task2_lab4.scala 30:36]
    node _sbt6_T_1 = bits(_sbt6_T, 0, 0) @[Bitwise.scala 72:15]
    node sbt6_hi = mux(_sbt6_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12]
    node sbt6 = cat(sbt6_hi, sbt5) @[Cat.scala 30:58]
    node sbt7 = dshl(sbt6, UInt<4>("hc")) @[Task2_lab4.scala 31:25]
    node U_Immediate = asSInt(sbt7) @[Task2_lab4.scala 32:28]
    node sbt8 = bits(io_Instruction, 7, 7) @[Task2_lab4.scala 35:34]
    node sbt9 = bits(io_Instruction, 11, 8) @[Task2_lab4.scala 36:34]
    node sbt10 = bits(io_Instruction, 30, 25) @[Task2_lab4.scala 37:35]
    node sbt11 = bits(io_Instruction, 31, 31) @[Task2_lab4.scala 38:35]
    node sbt12_lo = cat(sbt9, UInt<1>("h0")) @[Cat.scala 30:58]
    node sbt12_hi_hi = cat(sbt11, sbt8) @[Cat.scala 30:58]
    node sbt12_hi = cat(sbt12_hi_hi, sbt10) @[Cat.scala 30:58]
    node sbt12 = cat(sbt12_hi, sbt12_lo) @[Cat.scala 30:58]
    node _sbt13_T = bits(sbt12, 12, 12) @[Task2_lab4.scala 40:38]
    node _sbt13_T_1 = bits(_sbt13_T, 0, 0) @[Bitwise.scala 72:15]
    node sbt13_hi = mux(_sbt13_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node sbt13 = cat(sbt13_hi, sbt12) @[Cat.scala 30:58]
    node _output5_T = add(sbt13, io_PC) @[Task2_lab4.scala 41:29]
    node output5 = tail(_output5_T, 1) @[Task2_lab4.scala 41:29]
    node SB_Immediate = asSInt(output5) @[Task2_lab4.scala 42:31]
    node sbt14 = bits(io_Instruction, 19, 12) @[Task2_lab4.scala 45:35]
    node sbt15 = bits(io_Instruction, 20, 20) @[Task2_lab4.scala 46:35]
    node sbt16 = bits(io_Instruction, 30, 21) @[Task2_lab4.scala 47:35]
    node sbt17 = bits(io_Instruction, 31, 31) @[Task2_lab4.scala 48:35]
    node sbt18_lo = cat(sbt16, UInt<1>("h0")) @[Cat.scala 30:58]
    node sbt18_hi_hi = cat(sbt17, sbt14) @[Cat.scala 30:58]
    node sbt18_hi = cat(sbt18_hi_hi, sbt15) @[Cat.scala 30:58]
    node sbt18 = cat(sbt18_hi, sbt18_lo) @[Cat.scala 30:58]
    node _sbt19_T = bits(sbt18, 20, 20) @[Task2_lab4.scala 50:38]
    node _sbt19_T_1 = bits(_sbt19_T, 0, 0) @[Bitwise.scala 72:15]
    node sbt19_hi = mux(_sbt19_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12]
    node sbt19 = cat(sbt19_hi, sbt18) @[Cat.scala 30:58]
    node _output8_T = add(sbt19, io_PC) @[Task2_lab4.scala 51:29]
    node output8 = tail(_output8_T, 1) @[Task2_lab4.scala 51:29]
    node UJ_Immediate = asSInt(output8) @[Task2_lab4.scala 52:31]
    node _T = eq(opcode, UInt<6>("h23")) @[Task2_lab4.scala 55:13]
    node _T_1 = eq(opcode, UInt<7>("h63")) @[Task2_lab4.scala 57:19]
    node _T_2 = eq(opcode, UInt<7>("h6f")) @[Task2_lab4.scala 59:19]
    node _T_3 = eq(opcode, UInt<5>("h17")) @[Task2_lab4.scala 61:19]
    node _T_4 = eq(opcode, UInt<5>("h13")) @[Task2_lab4.scala 63:21]
    node _T_5 = eq(opcode, UInt<5>("h1b")) @[Task2_lab4.scala 63:42]
    node _T_6 = or(_T_4, _T_5) @[Task2_lab4.scala 63:31]
    node _T_7 = eq(opcode, UInt<7>("h73")) @[Task2_lab4.scala 63:63]
    node _T_8 = or(_T_6, _T_7) @[Task2_lab4.scala 63:52]
    node _GEN_0 = mux(_T_8, I_Immediate, asSInt(UInt<1>("h0"))) @[Task2_lab4.scala 63:74 Task2_lab4.scala 64:19 Task2_lab4.scala 54:11]
    node _GEN_1 = mux(_T_3, UJ_Immediate, _GEN_0) @[Task2_lab4.scala 61:28 Task2_lab4.scala 62:19]
    node _GEN_2 = mux(_T_2, UJ_Immediate, _GEN_1) @[Task2_lab4.scala 59:29 Task2_lab4.scala 60:20]
    node _GEN_3 = mux(_T_1, SB_Immediate, _GEN_2) @[Task2_lab4.scala 57:28 Task2_lab4.scala 58:20]
    node _GEN_4 = mux(_T, S_Immediate, _GEN_3) @[Task2_lab4.scala 55:22 Task2_lab4.scala 56:20]
    io_immd_se <= _GEN_4
