<!doctype html>
<html>
<head>
<title>ZDMA_CH_DATA_ATTR (ZDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___zdma.html")>ZDMA Module</a> &gt; ZDMA_CH_DATA_ATTR (ZDMA) Register</p><h1>ZDMA_CH_DATA_ATTR (ZDMA) Register</h1>
<h2>ZDMA_CH_DATA_ATTR (ZDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ZDMA_CH_DATA_ATTR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000120</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FFA80120</span> (ADMA_CH0)<br/><span class="hex">0x00FFA90120</span> (ADMA_CH1)<br/><span class="hex">0x00FFAA0120</span> (ADMA_CH2)<br/><span class="hex">0x00FFAB0120</span> (ADMA_CH3)<br/><span class="hex">0x00FFAC0120</span> (ADMA_CH4)<br/><span class="hex">0x00FFAD0120</span> (ADMA_CH5)<br/><span class="hex">0x00FFAE0120</span> (ADMA_CH6)<br/><span class="hex">0x00FFAF0120</span> (ADMA_CH7)<br/><span class="hex">0x00FD500120</span> (GDMA_CH0)<br/><span class="hex">0x00FD510120</span> (GDMA_CH1)<br/><span class="hex">0x00FD520120</span> (GDMA_CH2)<br/><span class="hex">0x00FD530120</span> (GDMA_CH3)<br/><span class="hex">0x00FD540120</span> (GDMA_CH4)<br/><span class="hex">0x00FD550120</span> (GDMA_CH5)<br/><span class="hex">0x00FD560120</span> (GDMA_CH6)<br/><span class="hex">0x00FD570120</span> (GDMA_CH7)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">mixed<span class="tooltiptext2rr">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x0483D20F</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Channel DATA AXI parameter Register</td></tr>
</table>
<p>This register must remain stable while DMA Channel is enabled</p>
<h2>ZDMA_CH_DATA_ATTR (ZDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:28</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>ARBURST</td><td class="center">27:26</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Burst Type for SRC AXI transaction<br/>00: Fixed burst<br/>01: Incremental burst<br/>1x: reserved</td></tr>
<tr valign=top><td>ARCACHE</td><td class="center">25:22</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x2</td><td>AXI cache bits for Data read.<br/>Default non-cacheable, non-bufferable.</td></tr>
<tr valign=top><td>ARQOS</td><td class="center">21:18</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Configurable QoS bits for AXI Data read</td></tr>
<tr valign=top><td>ARLEN</td><td class="center">17:14</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0xF</td><td>AXI Length for Data Reads (power of 2 value):<br/>0: 1 data beat<br/>1: 2<br/>2: 4<br/>3: 8<br/>4 or greater: 16 data beats</td></tr>
<tr valign=top><td>AWBURST</td><td class="center">13:12</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Burst Type for DST AXI transaction<br/>00: Fixed burst<br/>01: Incremental burst<br/>1x: reserved</td></tr>
<tr valign=top><td>AWCACHE</td><td class="center">11:8</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x2</td><td>AXI cache bits for Data write. Default non-cacheable, non-bufferable.</td></tr>
<tr valign=top><td>AWQOS</td><td class="center"> 7:4</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Configurable QoS bits for AXI Data write</td></tr>
<tr valign=top><td>AWLEN</td><td class="center"> 3:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0xF</td><td>AXI Length for Data Writes (power of 2 value):<br/>0: 1 data beat<br/>1: 2<br/>2: 4<br/>3: 8<br/>4 or greater: 16 data beats</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>