//Verilog generated by VPR  from post-place-and-route implementation
module complex_multiplier (
    input \clk ,
    input \reset ,
    input \ar[0] ,
    input \ar[1] ,
    input \ar[2] ,
    input \ar[3] ,
    input \ar[4] ,
    input \ar[5] ,
    input \ar[6] ,
    input \ar[7] ,
    input \ar[8] ,
    input \ar[9] ,
    input \ar[10] ,
    input \ar[11] ,
    input \ar[12] ,
    input \ar[13] ,
    input \ar[14] ,
    input \ar[15] ,
    input \ar[16] ,
    input \ar[17] ,
    input \ar[18] ,
    input \ar[19] ,
    input \ai[0] ,
    input \ai[1] ,
    input \ai[2] ,
    input \ai[3] ,
    input \ai[4] ,
    input \ai[5] ,
    input \ai[6] ,
    input \ai[7] ,
    input \ai[8] ,
    input \ai[9] ,
    input \ai[10] ,
    input \ai[11] ,
    input \ai[12] ,
    input \ai[13] ,
    input \ai[14] ,
    input \ai[15] ,
    input \ai[16] ,
    input \ai[17] ,
    input \ai[18] ,
    input \ai[19] ,
    input \br[0] ,
    input \br[1] ,
    input \br[2] ,
    input \br[3] ,
    input \br[4] ,
    input \br[5] ,
    input \br[6] ,
    input \br[7] ,
    input \br[8] ,
    input \br[9] ,
    input \br[10] ,
    input \br[11] ,
    input \br[12] ,
    input \br[13] ,
    input \br[14] ,
    input \br[15] ,
    input \br[16] ,
    input \br[17] ,
    input \bi[0] ,
    input \bi[1] ,
    input \bi[2] ,
    input \bi[3] ,
    input \bi[4] ,
    input \bi[5] ,
    input \bi[6] ,
    input \bi[7] ,
    input \bi[8] ,
    input \bi[9] ,
    input \bi[10] ,
    input \bi[11] ,
    input \bi[12] ,
    input \bi[13] ,
    input \bi[14] ,
    input \bi[15] ,
    input \bi[16] ,
    input \bi[17] ,
    output \pr[0] ,
    output \pr[1] ,
    output \pr[2] ,
    output \pr[3] ,
    output \pr[4] ,
    output \pr[5] ,
    output \pr[6] ,
    output \pr[7] ,
    output \pr[8] ,
    output \pr[9] ,
    output \pr[10] ,
    output \pr[11] ,
    output \pr[12] ,
    output \pr[13] ,
    output \pr[14] ,
    output \pr[15] ,
    output \pr[16] ,
    output \pr[17] ,
    output \pr[18] ,
    output \pr[19] ,
    output \pr[20] ,
    output \pr[21] ,
    output \pr[22] ,
    output \pr[23] ,
    output \pr[24] ,
    output \pr[25] ,
    output \pr[26] ,
    output \pr[27] ,
    output \pr[28] ,
    output \pr[29] ,
    output \pr[30] ,
    output \pr[31] ,
    output \pr[32] ,
    output \pr[33] ,
    output \pr[34] ,
    output \pr[35] ,
    output \pr[36] ,
    output \pr[37] ,
    output \pr[38] ,
    output \pi[0] ,
    output \pi[1] ,
    output \pi[2] ,
    output \pi[3] ,
    output \pi[4] ,
    output \pi[5] ,
    output \pi[6] ,
    output \pi[7] ,
    output \pi[8] ,
    output \pi[9] ,
    output \pi[10] ,
    output \pi[11] ,
    output \pi[12] ,
    output \pi[13] ,
    output \pi[14] ,
    output \pi[15] ,
    output \pi[16] ,
    output \pi[17] ,
    output \pi[18] ,
    output \pi[19] ,
    output \pi[20] ,
    output \pi[21] ,
    output \pi[22] ,
    output \pi[23] ,
    output \pi[24] ,
    output \pi[25] ,
    output \pi[26] ,
    output \pi[27] ,
    output \pi[28] ,
    output \pi[29] ,
    output \pi[30] ,
    output \pi[31] ,
    output \pi[32] ,
    output \pi[33] ,
    output \pi[34] ,
    output \pi[35] ,
    output \pi[36] ,
    output \pi[37] ,
    output \pi[38] 
);

    //Wires
    wire \clk_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \ar[0]_output_0_0 ;
    wire \ar[1]_output_0_0 ;
    wire \ar[2]_output_0_0 ;
    wire \ar[3]_output_0_0 ;
    wire \ar[4]_output_0_0 ;
    wire \ar[5]_output_0_0 ;
    wire \ar[6]_output_0_0 ;
    wire \ar[7]_output_0_0 ;
    wire \ar[8]_output_0_0 ;
    wire \ar[9]_output_0_0 ;
    wire \ar[10]_output_0_0 ;
    wire \ar[11]_output_0_0 ;
    wire \ar[12]_output_0_0 ;
    wire \ar[13]_output_0_0 ;
    wire \ar[14]_output_0_0 ;
    wire \ar[15]_output_0_0 ;
    wire \ar[16]_output_0_0 ;
    wire \ar[17]_output_0_0 ;
    wire \ar[18]_output_0_0 ;
    wire \ar[19]_output_0_0 ;
    wire \ai[0]_output_0_0 ;
    wire \ai[1]_output_0_0 ;
    wire \ai[2]_output_0_0 ;
    wire \ai[3]_output_0_0 ;
    wire \ai[4]_output_0_0 ;
    wire \ai[5]_output_0_0 ;
    wire \ai[6]_output_0_0 ;
    wire \ai[7]_output_0_0 ;
    wire \ai[8]_output_0_0 ;
    wire \ai[9]_output_0_0 ;
    wire \ai[10]_output_0_0 ;
    wire \ai[11]_output_0_0 ;
    wire \ai[12]_output_0_0 ;
    wire \ai[13]_output_0_0 ;
    wire \ai[14]_output_0_0 ;
    wire \ai[15]_output_0_0 ;
    wire \ai[16]_output_0_0 ;
    wire \ai[17]_output_0_0 ;
    wire \ai[18]_output_0_0 ;
    wire \ai[19]_output_0_0 ;
    wire \br[0]_output_0_0 ;
    wire \br[1]_output_0_0 ;
    wire \br[2]_output_0_0 ;
    wire \br[3]_output_0_0 ;
    wire \br[4]_output_0_0 ;
    wire \br[5]_output_0_0 ;
    wire \br[6]_output_0_0 ;
    wire \br[7]_output_0_0 ;
    wire \br[8]_output_0_0 ;
    wire \br[9]_output_0_0 ;
    wire \br[10]_output_0_0 ;
    wire \br[11]_output_0_0 ;
    wire \br[12]_output_0_0 ;
    wire \br[13]_output_0_0 ;
    wire \br[14]_output_0_0 ;
    wire \br[15]_output_0_0 ;
    wire \br[16]_output_0_0 ;
    wire \br[17]_output_0_0 ;
    wire \bi[0]_output_0_0 ;
    wire \bi[1]_output_0_0 ;
    wire \bi[2]_output_0_0 ;
    wire \bi[3]_output_0_0 ;
    wire \bi[4]_output_0_0 ;
    wire \bi[5]_output_0_0 ;
    wire \bi[6]_output_0_0 ;
    wire \bi[7]_output_0_0 ;
    wire \bi[8]_output_0_0 ;
    wire \bi[9]_output_0_0 ;
    wire \bi[10]_output_0_0 ;
    wire \bi[11]_output_0_0 ;
    wire \bi[12]_output_0_0 ;
    wire \bi[13]_output_0_0 ;
    wire \bi[14]_output_0_0 ;
    wire \bi[15]_output_0_0 ;
    wire \bi[16]_output_0_0 ;
    wire \bi[17]_output_0_0 ;
    wire \dffre_pr[0]_output_0_0 ;
    wire \dffre_pr[1]_output_0_0 ;
    wire \dffre_pr[2]_output_0_0 ;
    wire \dffre_pr[3]_output_0_0 ;
    wire \dffre_pr[4]_output_0_0 ;
    wire \dffre_pr[5]_output_0_0 ;
    wire \dffre_pr[6]_output_0_0 ;
    wire \dffre_pr[7]_output_0_0 ;
    wire \dffre_pr[8]_output_0_0 ;
    wire \dffre_pr[9]_output_0_0 ;
    wire \dffre_pr[10]_output_0_0 ;
    wire \dffre_pr[11]_output_0_0 ;
    wire \dffre_pr[12]_output_0_0 ;
    wire \dffre_pr[13]_output_0_0 ;
    wire \dffre_pr[14]_output_0_0 ;
    wire \dffre_pr[15]_output_0_0 ;
    wire \dffre_pr[16]_output_0_0 ;
    wire \dffre_pr[17]_output_0_0 ;
    wire \dffre_pr[18]_output_0_0 ;
    wire \dffre_pr[19]_output_0_0 ;
    wire \dffre_pr[20]_output_0_0 ;
    wire \dffre_pr[21]_output_0_0 ;
    wire \dffre_pr[22]_output_0_0 ;
    wire \dffre_pr[23]_output_0_0 ;
    wire \dffre_pr[24]_output_0_0 ;
    wire \dffre_pr[25]_output_0_0 ;
    wire \dffre_pr[26]_output_0_0 ;
    wire \dffre_pr[27]_output_0_0 ;
    wire \dffre_pr[28]_output_0_0 ;
    wire \dffre_pr[29]_output_0_0 ;
    wire \dffre_pr[30]_output_0_0 ;
    wire \dffre_pr[31]_output_0_0 ;
    wire \dffre_pr[32]_output_0_0 ;
    wire \dffre_pr[33]_output_0_0 ;
    wire \dffre_pr[34]_output_0_0 ;
    wire \dffre_pr[35]_output_0_0 ;
    wire \dffre_pr[36]_output_0_0 ;
    wire \dffre_pr[37]_output_0_0 ;
    wire \dffre_pr[38]_output_0_0 ;
    wire \dffre_pi[0]_output_0_0 ;
    wire \dffre_pi[1]_output_0_0 ;
    wire \dffre_pi[2]_output_0_0 ;
    wire \dffre_pi[3]_output_0_0 ;
    wire \dffre_pi[4]_output_0_0 ;
    wire \dffre_pi[5]_output_0_0 ;
    wire \dffre_pi[6]_output_0_0 ;
    wire \dffre_pi[7]_output_0_0 ;
    wire \dffre_pi[8]_output_0_0 ;
    wire \dffre_pi[9]_output_0_0 ;
    wire \dffre_pi[10]_output_0_0 ;
    wire \dffre_pi[11]_output_0_0 ;
    wire \dffre_pi[12]_output_0_0 ;
    wire \dffre_pi[13]_output_0_0 ;
    wire \dffre_pi[14]_output_0_0 ;
    wire \dffre_pi[15]_output_0_0 ;
    wire \dffre_pi[16]_output_0_0 ;
    wire \dffre_pi[17]_output_0_0 ;
    wire \dffre_pi[18]_output_0_0 ;
    wire \dffre_pi[19]_output_0_0 ;
    wire \dffre_pi[20]_output_0_0 ;
    wire \dffre_pi[21]_output_0_0 ;
    wire \dffre_pi[22]_output_0_0 ;
    wire \dffre_pi[23]_output_0_0 ;
    wire \dffre_pi[24]_output_0_0 ;
    wire \dffre_pi[25]_output_0_0 ;
    wire \dffre_pi[26]_output_0_0 ;
    wire \dffre_pi[27]_output_0_0 ;
    wire \dffre_pi[28]_output_0_0 ;
    wire \dffre_pi[29]_output_0_0 ;
    wire \dffre_pi[30]_output_0_0 ;
    wire \dffre_pi[31]_output_0_0 ;
    wire \dffre_pi[32]_output_0_0 ;
    wire \dffre_pi[33]_output_0_0 ;
    wire \dffre_pi[34]_output_0_0 ;
    wire \dffre_pi[35]_output_0_0 ;
    wire \dffre_pi[36]_output_0_0 ;
    wire \dffre_pi[37]_output_0_0 ;
    wire \dffre_pi[38]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$22685$li000_li000_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 ;
    wire \lut_$abc$22685$li001_li001_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 ;
    wire \lut_$abc$22685$li002_li002_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0 ;
    wire \lut_$abc$22685$li003_li003_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 ;
    wire \lut_$abc$22685$li004_li004_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0 ;
    wire \lut_$abc$22685$li005_li005_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 ;
    wire \lut_$abc$22685$li006_li006_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 ;
    wire \lut_$abc$22685$li007_li007_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 ;
    wire \lut_$abc$22685$li008_li008_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 ;
    wire \lut_$abc$22685$li009_li009_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 ;
    wire \lut_$abc$22685$li010_li010_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 ;
    wire \lut_$abc$22685$li011_li011_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 ;
    wire \lut_$abc$22685$li012_li012_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 ;
    wire \lut_$abc$22685$li013_li013_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 ;
    wire \lut_$abc$22685$li014_li014_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 ;
    wire \lut_$abc$22685$li015_li015_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 ;
    wire \lut_$abc$22685$li016_li016_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0 ;
    wire \lut_$abc$22685$li017_li017_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0 ;
    wire \lut_$abc$22685$li018_li018_output_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_output_0_0 ;
    wire \lut_$abc$22685$li019_li019_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 ;
    wire \lut_$abc$22685$li020_li020_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 ;
    wire \lut_$abc$22685$li021_li021_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 ;
    wire \lut_$abc$22685$li022_li022_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 ;
    wire \lut_$abc$22685$li023_li023_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 ;
    wire \lut_$abc$22685$li024_li024_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 ;
    wire \lut_$abc$22685$li025_li025_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 ;
    wire \lut_$abc$22685$li026_li026_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 ;
    wire \lut_$abc$22685$li027_li027_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 ;
    wire \lut_$abc$22685$li028_li028_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 ;
    wire \lut_$abc$22685$li029_li029_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 ;
    wire \lut_$abc$22685$li030_li030_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 ;
    wire \lut_$abc$22685$li031_li031_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0 ;
    wire \lut_$abc$22685$li032_li032_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 ;
    wire \lut_$abc$22685$li033_li033_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0 ;
    wire \lut_$abc$22685$li034_li034_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 ;
    wire \lut_$abc$22685$li035_li035_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 ;
    wire \lut_$abc$22685$li036_li036_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 ;
    wire \lut_$abc$22685$li037_li037_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 ;
    wire \lut_$abc$22685$li038_li038_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0 ;
    wire \lut_$abc$22685$li039_li039_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_output_0_0 ;
    wire \lut_$abc$22685$li040_li040_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 ;
    wire \lut_$abc$22685$li041_li041_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 ;
    wire \lut_$abc$22685$li042_li042_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 ;
    wire \lut_$abc$22685$li043_li043_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 ;
    wire \lut_$abc$22685$li044_li044_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 ;
    wire \lut_$abc$22685$li045_li045_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 ;
    wire \lut_$abc$22685$li046_li046_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 ;
    wire \lut_$abc$22685$li047_li047_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 ;
    wire \lut_$abc$22685$li048_li048_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 ;
    wire \lut_$abc$22685$li049_li049_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 ;
    wire \lut_$abc$22685$li050_li050_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 ;
    wire \lut_$abc$22685$li051_li051_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 ;
    wire \lut_$abc$22685$li052_li052_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0 ;
    wire \lut_$abc$22685$li053_li053_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 ;
    wire \lut_$abc$22685$li054_li054_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 ;
    wire \lut_$abc$22685$li055_li055_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 ;
    wire \lut_$abc$22685$li056_li056_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0 ;
    wire \lut_$abc$22685$li057_li057_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0 ;
    wire \lut_$abc$22685$li058_li058_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 ;
    wire \lut_$abc$22685$li059_li059_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0 ;
    wire \lut_$abc$22685$li060_li060_output_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_output_0_0 ;
    wire \lut_$abc$22685$li061_li061_output_0_0 ;
    wire \dffre_addcommon[20]_output_0_0 ;
    wire \lut_$abc$22685$li062_li062_output_0_0 ;
    wire \dffre_addi[18]_output_0_0 ;
    wire \lut_$abc$22685$li063_li063_output_0_0 ;
    wire \dffre_addr[18]_output_0_0 ;
    wire \lut_$abc$22685$li064_li064_output_0_0 ;
    wire \dffre_ai_d[0]_output_0_0 ;
    wire \lut_$abc$22685$li065_li065_output_0_0 ;
    wire \dffre_ai_d[1]_output_0_0 ;
    wire \lut_$abc$22685$li066_li066_output_0_0 ;
    wire \dffre_ai_d[2]_output_0_0 ;
    wire \lut_$abc$22685$li067_li067_output_0_0 ;
    wire \dffre_ai_d[3]_output_0_0 ;
    wire \lut_$abc$22685$li068_li068_output_0_0 ;
    wire \dffre_ai_d[4]_output_0_0 ;
    wire \lut_$abc$22685$li069_li069_output_0_0 ;
    wire \dffre_ai_d[5]_output_0_0 ;
    wire \lut_$abc$22685$li070_li070_output_0_0 ;
    wire \dffre_ai_d[6]_output_0_0 ;
    wire \lut_$abc$22685$li071_li071_output_0_0 ;
    wire \dffre_ai_d[7]_output_0_0 ;
    wire \lut_$abc$22685$li072_li072_output_0_0 ;
    wire \dffre_ai_d[8]_output_0_0 ;
    wire \lut_$abc$22685$li073_li073_output_0_0 ;
    wire \dffre_ai_d[9]_output_0_0 ;
    wire \lut_$abc$22685$li074_li074_output_0_0 ;
    wire \dffre_ai_d[10]_output_0_0 ;
    wire \lut_$abc$22685$li075_li075_output_0_0 ;
    wire \dffre_ai_d[11]_output_0_0 ;
    wire \lut_$abc$22685$li076_li076_output_0_0 ;
    wire \dffre_ai_d[12]_output_0_0 ;
    wire \lut_$abc$22685$li077_li077_output_0_0 ;
    wire \dffre_ai_d[13]_output_0_0 ;
    wire \lut_$abc$22685$li078_li078_output_0_0 ;
    wire \dffre_ai_d[14]_output_0_0 ;
    wire \lut_$abc$22685$li079_li079_output_0_0 ;
    wire \dffre_ai_d[15]_output_0_0 ;
    wire \lut_$abc$22685$li080_li080_output_0_0 ;
    wire \dffre_ai_d[16]_output_0_0 ;
    wire \lut_$abc$22685$li081_li081_output_0_0 ;
    wire \dffre_ai_d[17]_output_0_0 ;
    wire \lut_$abc$22685$li082_li082_output_0_0 ;
    wire \dffre_ai_d[18]_output_0_0 ;
    wire \lut_$abc$22685$li083_li083_output_0_0 ;
    wire \dffre_ai_d[19]_output_0_0 ;
    wire \lut_$abc$22685$li084_li084_output_0_0 ;
    wire \dffre_ai_dd[0]_output_0_0 ;
    wire \lut_$abc$22685$li085_li085_output_0_0 ;
    wire \dffre_ai_dd[1]_output_0_0 ;
    wire \lut_$abc$22685$li086_li086_output_0_0 ;
    wire \dffre_ai_dd[2]_output_0_0 ;
    wire \lut_$abc$22685$li087_li087_output_0_0 ;
    wire \dffre_ai_dd[3]_output_0_0 ;
    wire \lut_$abc$22685$li088_li088_output_0_0 ;
    wire \dffre_ai_dd[4]_output_0_0 ;
    wire \lut_$abc$22685$li089_li089_output_0_0 ;
    wire \dffre_ai_dd[5]_output_0_0 ;
    wire \lut_$abc$22685$li090_li090_output_0_0 ;
    wire \dffre_ai_dd[6]_output_0_0 ;
    wire \lut_$abc$22685$li091_li091_output_0_0 ;
    wire \dffre_ai_dd[7]_output_0_0 ;
    wire \lut_$abc$22685$li092_li092_output_0_0 ;
    wire \dffre_ai_dd[8]_output_0_0 ;
    wire \lut_$abc$22685$li093_li093_output_0_0 ;
    wire \dffre_ai_dd[9]_output_0_0 ;
    wire \lut_$abc$22685$li094_li094_output_0_0 ;
    wire \dffre_ai_dd[10]_output_0_0 ;
    wire \lut_$abc$22685$li095_li095_output_0_0 ;
    wire \dffre_ai_dd[11]_output_0_0 ;
    wire \lut_$abc$22685$li096_li096_output_0_0 ;
    wire \dffre_ai_dd[12]_output_0_0 ;
    wire \lut_$abc$22685$li097_li097_output_0_0 ;
    wire \dffre_ai_dd[13]_output_0_0 ;
    wire \lut_$abc$22685$li098_li098_output_0_0 ;
    wire \dffre_ai_dd[14]_output_0_0 ;
    wire \lut_$abc$22685$li099_li099_output_0_0 ;
    wire \dffre_ai_dd[15]_output_0_0 ;
    wire \lut_$abc$22685$li100_li100_output_0_0 ;
    wire \dffre_ai_dd[16]_output_0_0 ;
    wire \lut_$abc$22685$li101_li101_output_0_0 ;
    wire \dffre_ai_dd[17]_output_0_0 ;
    wire \lut_$abc$22685$li102_li102_output_0_0 ;
    wire \dffre_ai_dd[18]_output_0_0 ;
    wire \lut_$abc$22685$li103_li103_output_0_0 ;
    wire \dffre_ai_dd[19]_output_0_0 ;
    wire \lut_$abc$22685$li104_li104_output_0_0 ;
    wire \dffre_ai_ddd[0]_output_0_0 ;
    wire \lut_$abc$22685$li105_li105_output_0_0 ;
    wire \dffre_ai_ddd[1]_output_0_0 ;
    wire \lut_$abc$22685$li106_li106_output_0_0 ;
    wire \dffre_ai_ddd[2]_output_0_0 ;
    wire \lut_$abc$22685$li107_li107_output_0_0 ;
    wire \dffre_ai_ddd[3]_output_0_0 ;
    wire \lut_$abc$22685$li108_li108_output_0_0 ;
    wire \dffre_ai_ddd[4]_output_0_0 ;
    wire \lut_$abc$22685$li109_li109_output_0_0 ;
    wire \dffre_ai_ddd[5]_output_0_0 ;
    wire \lut_$abc$22685$li110_li110_output_0_0 ;
    wire \dffre_ai_ddd[6]_output_0_0 ;
    wire \lut_$abc$22685$li111_li111_output_0_0 ;
    wire \dffre_ai_ddd[7]_output_0_0 ;
    wire \lut_$abc$22685$li112_li112_output_0_0 ;
    wire \dffre_ai_ddd[8]_output_0_0 ;
    wire \lut_$abc$22685$li113_li113_output_0_0 ;
    wire \dffre_ai_ddd[9]_output_0_0 ;
    wire \lut_$abc$22685$li114_li114_output_0_0 ;
    wire \dffre_ai_ddd[10]_output_0_0 ;
    wire \lut_$abc$22685$li115_li115_output_0_0 ;
    wire \dffre_ai_ddd[11]_output_0_0 ;
    wire \lut_$abc$22685$li116_li116_output_0_0 ;
    wire \dffre_ai_ddd[12]_output_0_0 ;
    wire \lut_$abc$22685$li117_li117_output_0_0 ;
    wire \dffre_ai_ddd[13]_output_0_0 ;
    wire \lut_$abc$22685$li118_li118_output_0_0 ;
    wire \dffre_ai_ddd[14]_output_0_0 ;
    wire \lut_$abc$22685$li119_li119_output_0_0 ;
    wire \dffre_ai_ddd[15]_output_0_0 ;
    wire \lut_$abc$22685$li120_li120_output_0_0 ;
    wire \dffre_ai_ddd[16]_output_0_0 ;
    wire \lut_$abc$22685$li121_li121_output_0_0 ;
    wire \dffre_ai_ddd[17]_output_0_0 ;
    wire \lut_$abc$22685$li122_li122_output_0_0 ;
    wire \dffre_ai_ddd[18]_output_0_0 ;
    wire \lut_$abc$22685$li123_li123_output_0_0 ;
    wire \dffre_ai_ddd[19]_output_0_0 ;
    wire \lut_$abc$22685$li124_li124_output_0_0 ;
    wire \dffre_ai_dddd[0]_output_0_0 ;
    wire \lut_$abc$22685$li125_li125_output_0_0 ;
    wire \dffre_ai_dddd[1]_output_0_0 ;
    wire \lut_$abc$22685$li126_li126_output_0_0 ;
    wire \dffre_ai_dddd[2]_output_0_0 ;
    wire \lut_$abc$22685$li127_li127_output_0_0 ;
    wire \dffre_ai_dddd[3]_output_0_0 ;
    wire \lut_$abc$22685$li128_li128_output_0_0 ;
    wire \dffre_ai_dddd[4]_output_0_0 ;
    wire \lut_$abc$22685$li129_li129_output_0_0 ;
    wire \dffre_ai_dddd[5]_output_0_0 ;
    wire \lut_$abc$22685$li130_li130_output_0_0 ;
    wire \dffre_ai_dddd[6]_output_0_0 ;
    wire \lut_$abc$22685$li131_li131_output_0_0 ;
    wire \dffre_ai_dddd[7]_output_0_0 ;
    wire \lut_$abc$22685$li132_li132_output_0_0 ;
    wire \dffre_ai_dddd[8]_output_0_0 ;
    wire \lut_$abc$22685$li133_li133_output_0_0 ;
    wire \dffre_ai_dddd[9]_output_0_0 ;
    wire \lut_$abc$22685$li134_li134_output_0_0 ;
    wire \dffre_ai_dddd[10]_output_0_0 ;
    wire \lut_$abc$22685$li135_li135_output_0_0 ;
    wire \dffre_ai_dddd[11]_output_0_0 ;
    wire \lut_$abc$22685$li136_li136_output_0_0 ;
    wire \dffre_ai_dddd[12]_output_0_0 ;
    wire \lut_$abc$22685$li137_li137_output_0_0 ;
    wire \dffre_ai_dddd[13]_output_0_0 ;
    wire \lut_$abc$22685$li138_li138_output_0_0 ;
    wire \dffre_ai_dddd[14]_output_0_0 ;
    wire \lut_$abc$22685$li139_li139_output_0_0 ;
    wire \dffre_ai_dddd[15]_output_0_0 ;
    wire \lut_$abc$22685$li140_li140_output_0_0 ;
    wire \dffre_ai_dddd[16]_output_0_0 ;
    wire \lut_$abc$22685$li141_li141_output_0_0 ;
    wire \dffre_ai_dddd[17]_output_0_0 ;
    wire \lut_$abc$22685$li142_li142_output_0_0 ;
    wire \dffre_ai_dddd[18]_output_0_0 ;
    wire \lut_$abc$22685$li143_li143_output_0_0 ;
    wire \dffre_ai_dddd[19]_output_0_0 ;
    wire \lut_$abc$22685$li144_li144_output_0_0 ;
    wire \dffre_ar_d[0]_output_0_0 ;
    wire \lut_$abc$22685$li145_li145_output_0_0 ;
    wire \dffre_ar_d[1]_output_0_0 ;
    wire \lut_$abc$22685$li146_li146_output_0_0 ;
    wire \dffre_ar_d[2]_output_0_0 ;
    wire \lut_$abc$22685$li147_li147_output_0_0 ;
    wire \dffre_ar_d[3]_output_0_0 ;
    wire \lut_$abc$22685$li148_li148_output_0_0 ;
    wire \dffre_ar_d[4]_output_0_0 ;
    wire \lut_$abc$22685$li149_li149_output_0_0 ;
    wire \dffre_ar_d[5]_output_0_0 ;
    wire \lut_$abc$22685$li150_li150_output_0_0 ;
    wire \dffre_ar_d[6]_output_0_0 ;
    wire \lut_$abc$22685$li151_li151_output_0_0 ;
    wire \dffre_ar_d[7]_output_0_0 ;
    wire \lut_$abc$22685$li152_li152_output_0_0 ;
    wire \dffre_ar_d[8]_output_0_0 ;
    wire \lut_$abc$22685$li153_li153_output_0_0 ;
    wire \dffre_ar_d[9]_output_0_0 ;
    wire \lut_$abc$22685$li154_li154_output_0_0 ;
    wire \dffre_ar_d[10]_output_0_0 ;
    wire \lut_$abc$22685$li155_li155_output_0_0 ;
    wire \dffre_ar_d[11]_output_0_0 ;
    wire \lut_$abc$22685$li156_li156_output_0_0 ;
    wire \dffre_ar_d[12]_output_0_0 ;
    wire \lut_$abc$22685$li157_li157_output_0_0 ;
    wire \dffre_ar_d[13]_output_0_0 ;
    wire \lut_$abc$22685$li158_li158_output_0_0 ;
    wire \dffre_ar_d[14]_output_0_0 ;
    wire \lut_$abc$22685$li159_li159_output_0_0 ;
    wire \dffre_ar_d[15]_output_0_0 ;
    wire \lut_$abc$22685$li160_li160_output_0_0 ;
    wire \dffre_ar_d[16]_output_0_0 ;
    wire \lut_$abc$22685$li161_li161_output_0_0 ;
    wire \dffre_ar_d[17]_output_0_0 ;
    wire \lut_$abc$22685$li162_li162_output_0_0 ;
    wire \dffre_ar_d[18]_output_0_0 ;
    wire \lut_$abc$22685$li163_li163_output_0_0 ;
    wire \dffre_ar_d[19]_output_0_0 ;
    wire \lut_$abc$22685$li164_li164_output_0_0 ;
    wire \dffre_ar_dd[0]_output_0_0 ;
    wire \lut_$abc$22685$li165_li165_output_0_0 ;
    wire \dffre_ar_dd[1]_output_0_0 ;
    wire \lut_$abc$22685$li166_li166_output_0_0 ;
    wire \dffre_ar_dd[2]_output_0_0 ;
    wire \lut_$abc$22685$li167_li167_output_0_0 ;
    wire \dffre_ar_dd[3]_output_0_0 ;
    wire \lut_$abc$22685$li168_li168_output_0_0 ;
    wire \dffre_ar_dd[4]_output_0_0 ;
    wire \lut_$abc$22685$li169_li169_output_0_0 ;
    wire \dffre_ar_dd[5]_output_0_0 ;
    wire \lut_$abc$22685$li170_li170_output_0_0 ;
    wire \dffre_ar_dd[6]_output_0_0 ;
    wire \lut_$abc$22685$li171_li171_output_0_0 ;
    wire \dffre_ar_dd[7]_output_0_0 ;
    wire \lut_$abc$22685$li172_li172_output_0_0 ;
    wire \dffre_ar_dd[8]_output_0_0 ;
    wire \lut_$abc$22685$li173_li173_output_0_0 ;
    wire \dffre_ar_dd[9]_output_0_0 ;
    wire \lut_$abc$22685$li174_li174_output_0_0 ;
    wire \dffre_ar_dd[10]_output_0_0 ;
    wire \lut_$abc$22685$li175_li175_output_0_0 ;
    wire \dffre_ar_dd[11]_output_0_0 ;
    wire \lut_$abc$22685$li176_li176_output_0_0 ;
    wire \dffre_ar_dd[12]_output_0_0 ;
    wire \lut_$abc$22685$li177_li177_output_0_0 ;
    wire \dffre_ar_dd[13]_output_0_0 ;
    wire \lut_$abc$22685$li178_li178_output_0_0 ;
    wire \dffre_ar_dd[14]_output_0_0 ;
    wire \lut_$abc$22685$li179_li179_output_0_0 ;
    wire \dffre_ar_dd[15]_output_0_0 ;
    wire \lut_$abc$22685$li180_li180_output_0_0 ;
    wire \dffre_ar_dd[16]_output_0_0 ;
    wire \lut_$abc$22685$li181_li181_output_0_0 ;
    wire \dffre_ar_dd[17]_output_0_0 ;
    wire \lut_$abc$22685$li182_li182_output_0_0 ;
    wire \dffre_ar_dd[18]_output_0_0 ;
    wire \lut_$abc$22685$li183_li183_output_0_0 ;
    wire \dffre_ar_dd[19]_output_0_0 ;
    wire \lut_$abc$22685$li184_li184_output_0_0 ;
    wire \dffre_ar_ddd[0]_output_0_0 ;
    wire \lut_$abc$22685$li185_li185_output_0_0 ;
    wire \dffre_ar_ddd[1]_output_0_0 ;
    wire \lut_$abc$22685$li186_li186_output_0_0 ;
    wire \dffre_ar_ddd[2]_output_0_0 ;
    wire \lut_$abc$22685$li187_li187_output_0_0 ;
    wire \dffre_ar_ddd[3]_output_0_0 ;
    wire \lut_$abc$22685$li188_li188_output_0_0 ;
    wire \dffre_ar_ddd[4]_output_0_0 ;
    wire \lut_$abc$22685$li189_li189_output_0_0 ;
    wire \dffre_ar_ddd[5]_output_0_0 ;
    wire \lut_$abc$22685$li190_li190_output_0_0 ;
    wire \dffre_ar_ddd[6]_output_0_0 ;
    wire \lut_$abc$22685$li191_li191_output_0_0 ;
    wire \dffre_ar_ddd[7]_output_0_0 ;
    wire \lut_$abc$22685$li192_li192_output_0_0 ;
    wire \dffre_ar_ddd[8]_output_0_0 ;
    wire \lut_$abc$22685$li193_li193_output_0_0 ;
    wire \dffre_ar_ddd[9]_output_0_0 ;
    wire \lut_$abc$22685$li194_li194_output_0_0 ;
    wire \dffre_ar_ddd[10]_output_0_0 ;
    wire \lut_$abc$22685$li195_li195_output_0_0 ;
    wire \dffre_ar_ddd[11]_output_0_0 ;
    wire \lut_$abc$22685$li196_li196_output_0_0 ;
    wire \dffre_ar_ddd[12]_output_0_0 ;
    wire \lut_$abc$22685$li197_li197_output_0_0 ;
    wire \dffre_ar_ddd[13]_output_0_0 ;
    wire \lut_$abc$22685$li198_li198_output_0_0 ;
    wire \dffre_ar_ddd[14]_output_0_0 ;
    wire \lut_$abc$22685$li199_li199_output_0_0 ;
    wire \dffre_ar_ddd[15]_output_0_0 ;
    wire \lut_$abc$22685$li200_li200_output_0_0 ;
    wire \dffre_ar_ddd[16]_output_0_0 ;
    wire \lut_$abc$22685$li201_li201_output_0_0 ;
    wire \dffre_ar_ddd[17]_output_0_0 ;
    wire \lut_$abc$22685$li202_li202_output_0_0 ;
    wire \dffre_ar_ddd[18]_output_0_0 ;
    wire \lut_$abc$22685$li203_li203_output_0_0 ;
    wire \dffre_ar_ddd[19]_output_0_0 ;
    wire \lut_$abc$22685$li204_li204_output_0_0 ;
    wire \dffre_ar_dddd[0]_output_0_0 ;
    wire \lut_$abc$22685$li205_li205_output_0_0 ;
    wire \dffre_ar_dddd[1]_output_0_0 ;
    wire \lut_$abc$22685$li206_li206_output_0_0 ;
    wire \dffre_ar_dddd[2]_output_0_0 ;
    wire \lut_$abc$22685$li207_li207_output_0_0 ;
    wire \dffre_ar_dddd[3]_output_0_0 ;
    wire \lut_$abc$22685$li208_li208_output_0_0 ;
    wire \dffre_ar_dddd[4]_output_0_0 ;
    wire \lut_$abc$22685$li209_li209_output_0_0 ;
    wire \dffre_ar_dddd[5]_output_0_0 ;
    wire \lut_$abc$22685$li210_li210_output_0_0 ;
    wire \dffre_ar_dddd[6]_output_0_0 ;
    wire \lut_$abc$22685$li211_li211_output_0_0 ;
    wire \dffre_ar_dddd[7]_output_0_0 ;
    wire \lut_$abc$22685$li212_li212_output_0_0 ;
    wire \dffre_ar_dddd[8]_output_0_0 ;
    wire \lut_$abc$22685$li213_li213_output_0_0 ;
    wire \dffre_ar_dddd[9]_output_0_0 ;
    wire \lut_$abc$22685$li214_li214_output_0_0 ;
    wire \dffre_ar_dddd[10]_output_0_0 ;
    wire \lut_$abc$22685$li215_li215_output_0_0 ;
    wire \dffre_ar_dddd[11]_output_0_0 ;
    wire \lut_$abc$22685$li216_li216_output_0_0 ;
    wire \dffre_ar_dddd[12]_output_0_0 ;
    wire \lut_$abc$22685$li217_li217_output_0_0 ;
    wire \dffre_ar_dddd[13]_output_0_0 ;
    wire \lut_$abc$22685$li218_li218_output_0_0 ;
    wire \dffre_ar_dddd[14]_output_0_0 ;
    wire \lut_$abc$22685$li219_li219_output_0_0 ;
    wire \dffre_ar_dddd[15]_output_0_0 ;
    wire \lut_$abc$22685$li220_li220_output_0_0 ;
    wire \dffre_ar_dddd[16]_output_0_0 ;
    wire \lut_$abc$22685$li221_li221_output_0_0 ;
    wire \dffre_ar_dddd[17]_output_0_0 ;
    wire \lut_$abc$22685$li222_li222_output_0_0 ;
    wire \dffre_ar_dddd[18]_output_0_0 ;
    wire \lut_$abc$22685$li223_li223_output_0_0 ;
    wire \dffre_ar_dddd[19]_output_0_0 ;
    wire \lut_$abc$22685$li224_li224_output_0_0 ;
    wire \dffre_bi_d[0]_output_0_0 ;
    wire \lut_$abc$22685$li225_li225_output_0_0 ;
    wire \dffre_bi_d[1]_output_0_0 ;
    wire \lut_$abc$22685$li226_li226_output_0_0 ;
    wire \dffre_bi_d[2]_output_0_0 ;
    wire \lut_$abc$22685$li227_li227_output_0_0 ;
    wire \dffre_bi_d[3]_output_0_0 ;
    wire \lut_$abc$22685$li228_li228_output_0_0 ;
    wire \dffre_bi_d[4]_output_0_0 ;
    wire \lut_$abc$22685$li229_li229_output_0_0 ;
    wire \dffre_bi_d[5]_output_0_0 ;
    wire \lut_$abc$22685$li230_li230_output_0_0 ;
    wire \dffre_bi_d[6]_output_0_0 ;
    wire \lut_$abc$22685$li231_li231_output_0_0 ;
    wire \dffre_bi_d[7]_output_0_0 ;
    wire \lut_$abc$22685$li232_li232_output_0_0 ;
    wire \dffre_bi_d[8]_output_0_0 ;
    wire \lut_$abc$22685$li233_li233_output_0_0 ;
    wire \dffre_bi_d[9]_output_0_0 ;
    wire \lut_$abc$22685$li234_li234_output_0_0 ;
    wire \dffre_bi_d[10]_output_0_0 ;
    wire \lut_$abc$22685$li235_li235_output_0_0 ;
    wire \dffre_bi_d[11]_output_0_0 ;
    wire \lut_$abc$22685$li236_li236_output_0_0 ;
    wire \dffre_bi_d[12]_output_0_0 ;
    wire \lut_$abc$22685$li237_li237_output_0_0 ;
    wire \dffre_bi_d[13]_output_0_0 ;
    wire \lut_$abc$22685$li238_li238_output_0_0 ;
    wire \dffre_bi_d[14]_output_0_0 ;
    wire \lut_$abc$22685$li239_li239_output_0_0 ;
    wire \dffre_bi_d[15]_output_0_0 ;
    wire \lut_$abc$22685$li240_li240_output_0_0 ;
    wire \dffre_bi_d[16]_output_0_0 ;
    wire \lut_$abc$22685$li241_li241_output_0_0 ;
    wire \dffre_bi_d[17]_output_0_0 ;
    wire \lut_$abc$22685$li242_li242_output_0_0 ;
    wire \dffre_bi_dd[0]_output_0_0 ;
    wire \lut_$abc$22685$li243_li243_output_0_0 ;
    wire \dffre_bi_dd[1]_output_0_0 ;
    wire \lut_$abc$22685$li244_li244_output_0_0 ;
    wire \dffre_bi_dd[2]_output_0_0 ;
    wire \lut_$abc$22685$li245_li245_output_0_0 ;
    wire \dffre_bi_dd[3]_output_0_0 ;
    wire \lut_$abc$22685$li246_li246_output_0_0 ;
    wire \dffre_bi_dd[4]_output_0_0 ;
    wire \lut_$abc$22685$li247_li247_output_0_0 ;
    wire \dffre_bi_dd[5]_output_0_0 ;
    wire \lut_$abc$22685$li248_li248_output_0_0 ;
    wire \dffre_bi_dd[6]_output_0_0 ;
    wire \lut_$abc$22685$li249_li249_output_0_0 ;
    wire \dffre_bi_dd[7]_output_0_0 ;
    wire \lut_$abc$22685$li250_li250_output_0_0 ;
    wire \dffre_bi_dd[8]_output_0_0 ;
    wire \lut_$abc$22685$li251_li251_output_0_0 ;
    wire \dffre_bi_dd[9]_output_0_0 ;
    wire \lut_$abc$22685$li252_li252_output_0_0 ;
    wire \dffre_bi_dd[10]_output_0_0 ;
    wire \lut_$abc$22685$li253_li253_output_0_0 ;
    wire \dffre_bi_dd[11]_output_0_0 ;
    wire \lut_$abc$22685$li254_li254_output_0_0 ;
    wire \dffre_bi_dd[12]_output_0_0 ;
    wire \lut_$abc$22685$li255_li255_output_0_0 ;
    wire \dffre_bi_dd[13]_output_0_0 ;
    wire \lut_$abc$22685$li256_li256_output_0_0 ;
    wire \dffre_bi_dd[14]_output_0_0 ;
    wire \lut_$abc$22685$li257_li257_output_0_0 ;
    wire \dffre_bi_dd[15]_output_0_0 ;
    wire \lut_$abc$22685$li258_li258_output_0_0 ;
    wire \dffre_bi_dd[16]_output_0_0 ;
    wire \lut_$abc$22685$li259_li259_output_0_0 ;
    wire \dffre_bi_dd[17]_output_0_0 ;
    wire \lut_$abc$22685$li260_li260_output_0_0 ;
    wire \dffre_bi_ddd[0]_output_0_0 ;
    wire \lut_$abc$22685$li261_li261_output_0_0 ;
    wire \dffre_bi_ddd[1]_output_0_0 ;
    wire \lut_$abc$22685$li262_li262_output_0_0 ;
    wire \dffre_bi_ddd[2]_output_0_0 ;
    wire \lut_$abc$22685$li263_li263_output_0_0 ;
    wire \dffre_bi_ddd[3]_output_0_0 ;
    wire \lut_$abc$22685$li264_li264_output_0_0 ;
    wire \dffre_bi_ddd[4]_output_0_0 ;
    wire \lut_$abc$22685$li265_li265_output_0_0 ;
    wire \dffre_bi_ddd[5]_output_0_0 ;
    wire \lut_$abc$22685$li266_li266_output_0_0 ;
    wire \dffre_bi_ddd[6]_output_0_0 ;
    wire \lut_$abc$22685$li267_li267_output_0_0 ;
    wire \dffre_bi_ddd[7]_output_0_0 ;
    wire \lut_$abc$22685$li268_li268_output_0_0 ;
    wire \dffre_bi_ddd[8]_output_0_0 ;
    wire \lut_$abc$22685$li269_li269_output_0_0 ;
    wire \dffre_bi_ddd[9]_output_0_0 ;
    wire \lut_$abc$22685$li270_li270_output_0_0 ;
    wire \dffre_bi_ddd[10]_output_0_0 ;
    wire \lut_$abc$22685$li271_li271_output_0_0 ;
    wire \dffre_bi_ddd[11]_output_0_0 ;
    wire \lut_$abc$22685$li272_li272_output_0_0 ;
    wire \dffre_bi_ddd[12]_output_0_0 ;
    wire \lut_$abc$22685$li273_li273_output_0_0 ;
    wire \dffre_bi_ddd[13]_output_0_0 ;
    wire \lut_$abc$22685$li274_li274_output_0_0 ;
    wire \dffre_bi_ddd[14]_output_0_0 ;
    wire \lut_$abc$22685$li275_li275_output_0_0 ;
    wire \dffre_bi_ddd[15]_output_0_0 ;
    wire \lut_$abc$22685$li276_li276_output_0_0 ;
    wire \dffre_bi_ddd[16]_output_0_0 ;
    wire \lut_$abc$22685$li277_li277_output_0_0 ;
    wire \dffre_bi_ddd[17]_output_0_0 ;
    wire \lut_$abc$22685$li278_li278_output_0_0 ;
    wire \dffre_br_d[0]_output_0_0 ;
    wire \lut_$abc$22685$li279_li279_output_0_0 ;
    wire \dffre_br_d[1]_output_0_0 ;
    wire \lut_$abc$22685$li280_li280_output_0_0 ;
    wire \dffre_br_d[2]_output_0_0 ;
    wire \lut_$abc$22685$li281_li281_output_0_0 ;
    wire \dffre_br_d[3]_output_0_0 ;
    wire \lut_$abc$22685$li282_li282_output_0_0 ;
    wire \dffre_br_d[4]_output_0_0 ;
    wire \lut_$abc$22685$li283_li283_output_0_0 ;
    wire \dffre_br_d[5]_output_0_0 ;
    wire \lut_$abc$22685$li284_li284_output_0_0 ;
    wire \dffre_br_d[6]_output_0_0 ;
    wire \lut_$abc$22685$li285_li285_output_0_0 ;
    wire \dffre_br_d[7]_output_0_0 ;
    wire \lut_$abc$22685$li286_li286_output_0_0 ;
    wire \dffre_br_d[8]_output_0_0 ;
    wire \lut_$abc$22685$li287_li287_output_0_0 ;
    wire \dffre_br_d[9]_output_0_0 ;
    wire \lut_$abc$22685$li288_li288_output_0_0 ;
    wire \dffre_br_d[10]_output_0_0 ;
    wire \lut_$abc$22685$li289_li289_output_0_0 ;
    wire \dffre_br_d[11]_output_0_0 ;
    wire \lut_$abc$22685$li290_li290_output_0_0 ;
    wire \dffre_br_d[12]_output_0_0 ;
    wire \lut_$abc$22685$li291_li291_output_0_0 ;
    wire \dffre_br_d[13]_output_0_0 ;
    wire \lut_$abc$22685$li292_li292_output_0_0 ;
    wire \dffre_br_d[14]_output_0_0 ;
    wire \lut_$abc$22685$li293_li293_output_0_0 ;
    wire \dffre_br_d[15]_output_0_0 ;
    wire \lut_$abc$22685$li294_li294_output_0_0 ;
    wire \dffre_br_d[16]_output_0_0 ;
    wire \lut_$abc$22685$li295_li295_output_0_0 ;
    wire \dffre_br_d[17]_output_0_0 ;
    wire \lut_$abc$22685$li296_li296_output_0_0 ;
    wire \dffre_br_dd[0]_output_0_0 ;
    wire \lut_$abc$22685$li297_li297_output_0_0 ;
    wire \dffre_br_dd[1]_output_0_0 ;
    wire \lut_$abc$22685$li298_li298_output_0_0 ;
    wire \dffre_br_dd[2]_output_0_0 ;
    wire \lut_$abc$22685$li299_li299_output_0_0 ;
    wire \dffre_br_dd[3]_output_0_0 ;
    wire \lut_$abc$22685$li300_li300_output_0_0 ;
    wire \dffre_br_dd[4]_output_0_0 ;
    wire \lut_$abc$22685$li301_li301_output_0_0 ;
    wire \dffre_br_dd[5]_output_0_0 ;
    wire \lut_$abc$22685$li302_li302_output_0_0 ;
    wire \dffre_br_dd[6]_output_0_0 ;
    wire \lut_$abc$22685$li303_li303_output_0_0 ;
    wire \dffre_br_dd[7]_output_0_0 ;
    wire \lut_$abc$22685$li304_li304_output_0_0 ;
    wire \dffre_br_dd[8]_output_0_0 ;
    wire \lut_$abc$22685$li305_li305_output_0_0 ;
    wire \dffre_br_dd[9]_output_0_0 ;
    wire \lut_$abc$22685$li306_li306_output_0_0 ;
    wire \dffre_br_dd[10]_output_0_0 ;
    wire \lut_$abc$22685$li307_li307_output_0_0 ;
    wire \dffre_br_dd[11]_output_0_0 ;
    wire \lut_$abc$22685$li308_li308_output_0_0 ;
    wire \dffre_br_dd[12]_output_0_0 ;
    wire \lut_$abc$22685$li309_li309_output_0_0 ;
    wire \dffre_br_dd[13]_output_0_0 ;
    wire \lut_$abc$22685$li310_li310_output_0_0 ;
    wire \dffre_br_dd[14]_output_0_0 ;
    wire \lut_$abc$22685$li311_li311_output_0_0 ;
    wire \dffre_br_dd[15]_output_0_0 ;
    wire \lut_$abc$22685$li312_li312_output_0_0 ;
    wire \dffre_br_dd[16]_output_0_0 ;
    wire \lut_$abc$22685$li313_li313_output_0_0 ;
    wire \dffre_br_dd[17]_output_0_0 ;
    wire \lut_$abc$22685$li314_li314_output_0_0 ;
    wire \dffre_br_ddd[0]_output_0_0 ;
    wire \lut_$abc$22685$li315_li315_output_0_0 ;
    wire \dffre_br_ddd[1]_output_0_0 ;
    wire \lut_$abc$22685$li316_li316_output_0_0 ;
    wire \dffre_br_ddd[2]_output_0_0 ;
    wire \lut_$abc$22685$li317_li317_output_0_0 ;
    wire \dffre_br_ddd[3]_output_0_0 ;
    wire \lut_$abc$22685$li318_li318_output_0_0 ;
    wire \dffre_br_ddd[4]_output_0_0 ;
    wire \lut_$abc$22685$li319_li319_output_0_0 ;
    wire \dffre_br_ddd[5]_output_0_0 ;
    wire \lut_$abc$22685$li320_li320_output_0_0 ;
    wire \dffre_br_ddd[6]_output_0_0 ;
    wire \lut_$abc$22685$li321_li321_output_0_0 ;
    wire \dffre_br_ddd[7]_output_0_0 ;
    wire \lut_$abc$22685$li322_li322_output_0_0 ;
    wire \dffre_br_ddd[8]_output_0_0 ;
    wire \lut_$abc$22685$li323_li323_output_0_0 ;
    wire \dffre_br_ddd[9]_output_0_0 ;
    wire \lut_$abc$22685$li324_li324_output_0_0 ;
    wire \dffre_br_ddd[10]_output_0_0 ;
    wire \lut_$abc$22685$li325_li325_output_0_0 ;
    wire \dffre_br_ddd[11]_output_0_0 ;
    wire \lut_$abc$22685$li326_li326_output_0_0 ;
    wire \dffre_br_ddd[12]_output_0_0 ;
    wire \lut_$abc$22685$li327_li327_output_0_0 ;
    wire \dffre_br_ddd[13]_output_0_0 ;
    wire \lut_$abc$22685$li328_li328_output_0_0 ;
    wire \dffre_br_ddd[14]_output_0_0 ;
    wire \lut_$abc$22685$li329_li329_output_0_0 ;
    wire \dffre_br_ddd[15]_output_0_0 ;
    wire \lut_$abc$22685$li330_li330_output_0_0 ;
    wire \dffre_br_ddd[16]_output_0_0 ;
    wire \lut_$abc$22685$li331_li331_output_0_0 ;
    wire \dffre_br_ddd[17]_output_0_0 ;
    wire \lut_$abc$22685$li332_li332_output_0_0 ;
    wire \dffre_common[0]_output_0_0 ;
    wire \lut_$abc$22685$li333_li333_output_0_0 ;
    wire \dffre_common[1]_output_0_0 ;
    wire \lut_$abc$22685$li334_li334_output_0_0 ;
    wire \dffre_common[2]_output_0_0 ;
    wire \lut_$abc$22685$li335_li335_output_0_0 ;
    wire \dffre_common[3]_output_0_0 ;
    wire \lut_$abc$22685$li336_li336_output_0_0 ;
    wire \dffre_common[4]_output_0_0 ;
    wire \lut_$abc$22685$li337_li337_output_0_0 ;
    wire \dffre_common[5]_output_0_0 ;
    wire \lut_$abc$22685$li338_li338_output_0_0 ;
    wire \dffre_common[6]_output_0_0 ;
    wire \lut_$abc$22685$li339_li339_output_0_0 ;
    wire \dffre_common[7]_output_0_0 ;
    wire \lut_$abc$22685$li340_li340_output_0_0 ;
    wire \dffre_common[8]_output_0_0 ;
    wire \lut_$abc$22685$li341_li341_output_0_0 ;
    wire \dffre_common[9]_output_0_0 ;
    wire \lut_$abc$22685$li342_li342_output_0_0 ;
    wire \dffre_common[10]_output_0_0 ;
    wire \lut_$abc$22685$li343_li343_output_0_0 ;
    wire \dffre_common[11]_output_0_0 ;
    wire \lut_$abc$22685$li344_li344_output_0_0 ;
    wire \dffre_common[12]_output_0_0 ;
    wire \lut_$abc$22685$li345_li345_output_0_0 ;
    wire \dffre_common[13]_output_0_0 ;
    wire \lut_$abc$22685$li346_li346_output_0_0 ;
    wire \dffre_common[14]_output_0_0 ;
    wire \lut_$abc$22685$li347_li347_output_0_0 ;
    wire \dffre_common[15]_output_0_0 ;
    wire \lut_$abc$22685$li348_li348_output_0_0 ;
    wire \dffre_common[16]_output_0_0 ;
    wire \lut_$abc$22685$li349_li349_output_0_0 ;
    wire \dffre_common[17]_output_0_0 ;
    wire \lut_$abc$22685$li350_li350_output_0_0 ;
    wire \dffre_common[18]_output_0_0 ;
    wire \lut_$abc$22685$li351_li351_output_0_0 ;
    wire \dffre_common[19]_output_0_0 ;
    wire \lut_$abc$22685$li352_li352_output_0_0 ;
    wire \dffre_common[20]_output_0_0 ;
    wire \lut_$abc$22685$li353_li353_output_0_0 ;
    wire \dffre_common[21]_output_0_0 ;
    wire \lut_$abc$22685$li354_li354_output_0_0 ;
    wire \dffre_common[22]_output_0_0 ;
    wire \lut_$abc$22685$li355_li355_output_0_0 ;
    wire \dffre_common[23]_output_0_0 ;
    wire \lut_$abc$22685$li356_li356_output_0_0 ;
    wire \dffre_common[24]_output_0_0 ;
    wire \lut_$abc$22685$li357_li357_output_0_0 ;
    wire \dffre_common[25]_output_0_0 ;
    wire \lut_$abc$22685$li358_li358_output_0_0 ;
    wire \dffre_common[26]_output_0_0 ;
    wire \lut_$abc$22685$li359_li359_output_0_0 ;
    wire \dffre_common[27]_output_0_0 ;
    wire \lut_$abc$22685$li360_li360_output_0_0 ;
    wire \dffre_common[28]_output_0_0 ;
    wire \lut_$abc$22685$li361_li361_output_0_0 ;
    wire \dffre_common[29]_output_0_0 ;
    wire \lut_$abc$22685$li362_li362_output_0_0 ;
    wire \dffre_common[30]_output_0_0 ;
    wire \lut_$abc$22685$li363_li363_output_0_0 ;
    wire \dffre_common[31]_output_0_0 ;
    wire \lut_$abc$22685$li364_li364_output_0_0 ;
    wire \dffre_common[32]_output_0_0 ;
    wire \lut_$abc$22685$li365_li365_output_0_0 ;
    wire \dffre_common[33]_output_0_0 ;
    wire \lut_$abc$22685$li366_li366_output_0_0 ;
    wire \dffre_common[34]_output_0_0 ;
    wire \lut_$abc$22685$li367_li367_output_0_0 ;
    wire \dffre_common[35]_output_0_0 ;
    wire \lut_$abc$22685$li368_li368_output_0_0 ;
    wire \dffre_common[36]_output_0_0 ;
    wire \lut_$abc$22685$li369_li369_output_0_0 ;
    wire \dffre_common[37]_output_0_0 ;
    wire \lut_$abc$22685$li370_li370_output_0_0 ;
    wire \dffre_common[38]_output_0_0 ;
    wire \lut_$abc$22685$li371_li371_output_0_0 ;
    wire \dffre_commonr2[2]_output_0_0 ;
    wire \lut_$abc$22685$li372_li372_output_0_0 ;
    wire \dffre_commonr2[3]_output_0_0 ;
    wire \lut_$abc$22685$li373_li373_output_0_0 ;
    wire \dffre_commonr2[4]_output_0_0 ;
    wire \lut_$abc$22685$li374_li374_output_0_0 ;
    wire \dffre_commonr2[5]_output_0_0 ;
    wire \lut_$abc$22685$li375_li375_output_0_0 ;
    wire \dffre_commonr2[6]_output_0_0 ;
    wire \lut_$abc$22685$li376_li376_output_0_0 ;
    wire \dffre_commonr2[7]_output_0_0 ;
    wire \lut_$abc$22685$li377_li377_output_0_0 ;
    wire \dffre_commonr2[8]_output_0_0 ;
    wire \lut_$abc$22685$li378_li378_output_0_0 ;
    wire \dffre_commonr2[9]_output_0_0 ;
    wire \lut_$abc$22685$li379_li379_output_0_0 ;
    wire \dffre_commonr2[10]_output_0_0 ;
    wire \lut_$abc$22685$li380_li380_output_0_0 ;
    wire \dffre_commonr2[11]_output_0_0 ;
    wire \lut_$abc$22685$li381_li381_output_0_0 ;
    wire \dffre_commonr2[12]_output_0_0 ;
    wire \lut_$abc$22685$li382_li382_output_0_0 ;
    wire \dffre_commonr2[13]_output_0_0 ;
    wire \lut_$abc$22685$li383_li383_output_0_0 ;
    wire \dffre_commonr2[14]_output_0_0 ;
    wire \lut_$abc$22685$li384_li384_output_0_0 ;
    wire \dffre_commonr2[15]_output_0_0 ;
    wire \lut_$abc$22685$li385_li385_output_0_0 ;
    wire \dffre_commonr2[16]_output_0_0 ;
    wire \lut_$abc$22685$li386_li386_output_0_0 ;
    wire \dffre_commonr2[17]_output_0_0 ;
    wire \lut_$abc$22685$li387_li387_output_0_0 ;
    wire \dffre_commonr2[18]_output_0_0 ;
    wire \lut_$abc$22685$li388_li388_output_0_0 ;
    wire \dffre_commonr2[19]_output_0_0 ;
    wire \lut_$abc$22685$li389_li389_output_0_0 ;
    wire \dffre_commonr2[20]_output_0_0 ;
    wire \lut_$abc$22685$li390_li390_output_0_0 ;
    wire \dffre_commonr2[21]_output_0_0 ;
    wire \lut_$abc$22685$li391_li391_output_0_0 ;
    wire \dffre_commonr2[22]_output_0_0 ;
    wire \lut_$abc$22685$li392_li392_output_0_0 ;
    wire \dffre_commonr2[23]_output_0_0 ;
    wire \lut_$abc$22685$li393_li393_output_0_0 ;
    wire \dffre_commonr2[24]_output_0_0 ;
    wire \lut_$abc$22685$li394_li394_output_0_0 ;
    wire \dffre_commonr2[25]_output_0_0 ;
    wire \lut_$abc$22685$li395_li395_output_0_0 ;
    wire \dffre_commonr2[26]_output_0_0 ;
    wire \lut_$abc$22685$li396_li396_output_0_0 ;
    wire \dffre_commonr2[27]_output_0_0 ;
    wire \lut_$abc$22685$li397_li397_output_0_0 ;
    wire \dffre_commonr2[28]_output_0_0 ;
    wire \lut_$abc$22685$li398_li398_output_0_0 ;
    wire \dffre_commonr2[29]_output_0_0 ;
    wire \lut_$abc$22685$li399_li399_output_0_0 ;
    wire \dffre_commonr2[30]_output_0_0 ;
    wire \lut_$abc$22685$li400_li400_output_0_0 ;
    wire \dffre_commonr2[31]_output_0_0 ;
    wire \lut_$abc$22685$li401_li401_output_0_0 ;
    wire \dffre_commonr2[32]_output_0_0 ;
    wire \lut_$abc$22685$li402_li402_output_0_0 ;
    wire \dffre_commonr2[33]_output_0_0 ;
    wire \lut_$abc$22685$li403_li403_output_0_0 ;
    wire \dffre_commonr2[34]_output_0_0 ;
    wire \lut_$abc$22685$li404_li404_output_0_0 ;
    wire \dffre_commonr2[35]_output_0_0 ;
    wire \lut_$abc$22685$li405_li405_output_0_0 ;
    wire \dffre_commonr2[36]_output_0_0 ;
    wire \lut_$abc$22685$li406_li406_output_0_0 ;
    wire \dffre_commonr2[37]_output_0_0 ;
    wire \lut_$abc$22685$li407_li407_output_0_0 ;
    wire \dffre_commonr2[38]_output_0_0 ;
    wire \lut_$abc$22685$li408_li408_output_0_0 ;
    wire \dffre_commonr2[0]_output_0_0 ;
    wire \lut_$abc$22685$li409_li409_output_0_0 ;
    wire \dffre_commonr2[1]_output_0_0 ;
    wire \lut_$abc$22685$li410_li410_output_0_0 ;
    wire \lut_$abc$22685$li411_li411_output_0_0 ;
    wire \lut_$abc$22685$li412_li412_output_0_0 ;
    wire \lut_$abc$22685$li413_li413_output_0_0 ;
    wire \lut_$abc$22685$li414_li414_output_0_0 ;
    wire \lut_$abc$22685$li415_li415_output_0_0 ;
    wire \lut_$abc$22685$li416_li416_output_0_0 ;
    wire \lut_$abc$22685$li417_li417_output_0_0 ;
    wire \lut_$abc$22685$li418_li418_output_0_0 ;
    wire \lut_$abc$22685$li419_li419_output_0_0 ;
    wire \lut_$abc$22685$li420_li420_output_0_0 ;
    wire \lut_$abc$22685$li421_li421_output_0_0 ;
    wire \lut_$abc$22685$li422_li422_output_0_0 ;
    wire \lut_$abc$22685$li423_li423_output_0_0 ;
    wire \lut_$abc$22685$li424_li424_output_0_0 ;
    wire \lut_$abc$22685$li425_li425_output_0_0 ;
    wire \lut_$abc$22685$li426_li426_output_0_0 ;
    wire \lut_$abc$22685$li427_li427_output_0_0 ;
    wire \lut_$abc$22685$li428_li428_output_0_0 ;
    wire \lut_$abc$22685$li429_li429_output_0_0 ;
    wire \lut_$abc$22685$li430_li430_output_0_0 ;
    wire \lut_$abc$22685$li431_li431_output_0_0 ;
    wire \lut_$abc$22685$li432_li432_output_0_0 ;
    wire \lut_$abc$22685$li433_li433_output_0_0 ;
    wire \lut_$abc$22685$li434_li434_output_0_0 ;
    wire \lut_$abc$22685$li435_li435_output_0_0 ;
    wire \lut_$abc$22685$li436_li436_output_0_0 ;
    wire \lut_$abc$22685$li437_li437_output_0_0 ;
    wire \lut_$abc$22685$li438_li438_output_0_0 ;
    wire \lut_$abc$22685$li439_li439_output_0_0 ;
    wire \lut_$abc$22685$li440_li440_output_0_0 ;
    wire \lut_$abc$22685$li441_li441_output_0_0 ;
    wire \lut_$abc$22685$li442_li442_output_0_0 ;
    wire \lut_$abc$22685$li443_li443_output_0_0 ;
    wire \lut_$abc$22685$li444_li444_output_0_0 ;
    wire \lut_$abc$22685$li445_li445_output_0_0 ;
    wire \lut_$abc$22685$li446_li446_output_0_0 ;
    wire \lut_$abc$22685$li447_li447_output_0_0 ;
    wire \lut_$abc$22685$li448_li448_output_0_0 ;
    wire \lut_$abc$22685$li449_li449_output_0_0 ;
    wire \lut_$abc$22685$li450_li450_output_0_0 ;
    wire \lut_$abc$22685$li451_li451_output_0_0 ;
    wire \lut_$abc$22685$li452_li452_output_0_0 ;
    wire \lut_$abc$22685$li453_li453_output_0_0 ;
    wire \lut_$abc$22685$li454_li454_output_0_0 ;
    wire \lut_$abc$22685$li455_li455_output_0_0 ;
    wire \lut_$abc$22685$li456_li456_output_0_0 ;
    wire \lut_$abc$22685$li457_li457_output_0_0 ;
    wire \lut_$abc$22685$li458_li458_output_0_0 ;
    wire \lut_$abc$22685$li459_li459_output_0_0 ;
    wire \lut_$abc$22685$li460_li460_output_0_0 ;
    wire \lut_$abc$22685$li461_li461_output_0_0 ;
    wire \lut_$abc$22685$li462_li462_output_0_0 ;
    wire \lut_$abc$22685$li463_li463_output_0_0 ;
    wire \lut_$abc$22685$li464_li464_output_0_0 ;
    wire \lut_$abc$22685$li465_li465_output_0_0 ;
    wire \lut_$abc$22685$li466_li466_output_0_0 ;
    wire \lut_$abc$22685$li467_li467_output_0_0 ;
    wire \lut_$abc$22685$li468_li468_output_0_0 ;
    wire \lut_$abc$22685$li469_li469_output_0_0 ;
    wire \lut_$abc$22685$li470_li470_output_0_0 ;
    wire \lut_$abc$22685$li471_li471_output_0_0 ;
    wire \lut_$abc$22685$li472_li472_output_0_0 ;
    wire \lut_$abc$22685$li473_li473_output_0_0 ;
    wire \lut_$abc$22685$li474_li474_output_0_0 ;
    wire \lut_$abc$22685$li475_li475_output_0_0 ;
    wire \lut_$abc$22685$li476_li476_output_0_0 ;
    wire \lut_$abc$22685$li477_li477_output_0_0 ;
    wire \lut_$abc$22685$li478_li478_output_0_0 ;
    wire \lut_$abc$22685$li479_li479_output_0_0 ;
    wire \lut_$abc$22685$li480_li480_output_0_0 ;
    wire \lut_$abc$22685$li481_li481_output_0_0 ;
    wire \lut_$abc$22685$li482_li482_output_0_0 ;
    wire \lut_$abc$22685$li483_li483_output_0_0 ;
    wire \lut_$abc$22685$li484_li484_output_0_0 ;
    wire \lut_$abc$22685$li485_li485_output_0_0 ;
    wire \lut_$abc$22685$li486_li486_output_0_0 ;
    wire \lut_$abc$22685$li487_li487_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1160___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1161___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1162___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1164___output_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 ;
    wire \lut_$abc$44827$new_new_n1227___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1228___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 ;
    wire \lut_$abc$44827$new_new_n1229___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ;
    wire \lut_$abc$44827$new_new_n1230___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 ;
    wire \lut_$abc$44827$new_new_n1231___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ;
    wire \lut_$abc$44827$new_new_n1232___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 ;
    wire \lut_$abc$44827$new_new_n1233___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1234___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1235___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1236___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1237___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 ;
    wire \lut_$abc$44827$new_new_n1238___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 ;
    wire \lut_$abc$44827$new_new_n1288___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1289___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1290___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 ;
    wire \lut_$abc$44827$new_new_n1293___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1294___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1295___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1296___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ;
    wire \lut_$abc$44827$new_new_n1298___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1300___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1301___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1302___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1303___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 ;
    wire \lut_$abc$44827$new_new_n1304___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1306___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1307___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1308___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1309___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ;
    wire \lut_$abc$44827$new_new_n1311___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 ;
    wire \lut_$abc$44827$new_new_n1312___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1314___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1315___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1316___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 ;
    wire \lut_$abc$44827$new_new_n1317___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1318___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1320___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 ;
    wire \lut_$abc$44827$new_new_n1321___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1323___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 ;
    wire \lut_$abc$44827$new_new_n1324___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1325___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ;
    wire \lut_$abc$44827$new_new_n1327___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 ;
    wire \lut_$abc$44827$new_new_n1329___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1330___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1331___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1332___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1333___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1335___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1336___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1337___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1338___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 ;
    wire \lut_$abc$44827$new_new_n1339___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1341___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 ;
    wire \lut_$abc$44827$new_new_n1342___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1343___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 ;
    wire \lut_$abc$44827$new_new_n1345___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1347___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1348___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1349___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1350___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 ;
    wire \lut_$abc$44827$new_new_n1351___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1352___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 ;
    wire \lut_$abc$44827$new_new_n1354___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1355___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1357___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1358___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ;
    wire \lut_$abc$44827$new_new_n1359___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1361___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 ;
    wire \lut_$abc$44827$new_new_n1362___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1363___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1364___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1365___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1367___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1368___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1369___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1370___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1371___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 ;
    wire \lut_$abc$44827$new_new_n1372___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1373___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1375___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 ;
    wire \lut_$abc$44827$new_new_n1376___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37 ;
    wire \lut_$abc$44827$new_new_n1378___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1379___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1381___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1382___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1383___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 ;
    wire \lut_$abc$44827$new_new_n1387___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1389___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 ;
    wire \lut_$abc$44827$new_new_n1392___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 ;
    wire \lut_$abc$44827$new_new_n1395___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 ;
    wire \lut_$abc$44827$new_new_n1397___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1398___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1399___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 ;
    wire \lut_$abc$44827$new_new_n1402___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 ;
    wire \lut_$abc$44827$new_new_n1405___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1406___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1407___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1408___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1409___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1410___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ;
    wire \lut_$abc$44827$new_new_n1411___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 ;
    wire \lut_$abc$44827$new_new_n1414___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 ;
    wire \lut_$abc$44827$new_new_n1417___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1418___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1419___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 ;
    wire \lut_$abc$44827$new_new_n1422___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1423___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1424___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1425___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 ;
    wire \lut_$abc$44827$new_new_n1427___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 ;
    wire \lut_$abc$44827$new_new_n1429___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1430___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1431___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1433___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1434___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1435___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 ;
    wire \lut_$abc$44827$new_new_n1436___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1437___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 ;
    wire \lut_$abc$44827$new_new_n1439___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1441___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1442___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1443___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1444___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1445___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 ;
    wire \lut_$abc$44827$new_new_n1446___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1447___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 ;
    wire \lut_$abc$44827$new_new_n1449___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1451___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1452___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 ;
    wire \lut_$abc$44827$new_new_n1453___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1455___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1456___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1457___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 ;
    wire \lut_$abc$44827$new_new_n1458___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1460___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1461___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1462___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 ;
    wire \lut_$abc$44827$new_new_n1463___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 ;
    wire \lut_$abc$44827$new_new_n1465___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1467___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1468___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1469___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1470___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1471___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 ;
    wire \lut_$abc$44827$new_new_n1472___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 ;
    wire \lut_$abc$44827$new_new_n1474___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1476___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1477___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1478___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1479___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 ;
    wire \lut_$abc$44827$new_new_n1480___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1481___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 ;
    wire \lut_$abc$44827$new_new_n1483___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1484___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1486___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1487___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1488___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1489___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 ;
    wire \lut_$abc$44827$new_new_n1490___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 ;
    wire \lut_$abc$44827$new_new_n1492___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1494___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 ;
    wire \lut_$abc$44827$new_new_n1495___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1497___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1498___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1499___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 ;
    wire \lut_$abc$44827$new_new_n1500___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37 ;
    wire \lut_$abc$44827$new_new_n1502___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1503___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1505___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1506___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_output_0_0 ;
    wire \lut_$abc$44827$new_new_n1600___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1601___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1603___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1604___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_14 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 ;
    wire \lut_$abc$44827$new_new_n1607___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 ;
    wire \lut_$abc$44827$new_new_n1608___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 ;
    wire \lut_$abc$44827$new_new_n1609___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 ;
    wire \lut_$abc$44827$new_new_n1610___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ;
    wire \lut_$abc$44827$new_new_n1612___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1615___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_15 ;
    wire \lut_$abc$44827$new_new_n1618___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1624___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 ;
    wire \lut_$abc$44827$new_new_n1625___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1626___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1627___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1628___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 ;
    wire \lut_$abc$44827$new_new_n1629___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_16 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_17 ;
    wire \lut_$abc$44827$new_new_n1636___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1637___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1638___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1639___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_18 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_19 ;
    wire \lut_$abc$44827$new_new_n1647___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1648___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 ;
    wire \lut_$abc$44827$new_new_n1649___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_output_0_0 ;
    wire \lut_$abc$44827$new_new_n1656___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1660___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1662___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1665___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1674___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_output_0_0 ;
    wire \lut_$abc$44827$new_new_n1690___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1691___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1704___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1741___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1745___output_0_0 ;
    wire \lut_$abc$44827$new_new_n1753___output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_13 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_12 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_11 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_10 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_9 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_8 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_7 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_6 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_5 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_4 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_3 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_2 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_1 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_clock_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_clock_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_clock_0_0 ;
    wire \dffre_ai_d[15]_clock_0_0 ;
    wire \dffre_ar_d[15]_clock_0_0 ;
    wire \dffre_addcommon[20]_clock_0_0 ;
    wire \dffre_ar_d[16]_clock_0_0 ;
    wire \dffre_ai_d[16]_clock_0_0 ;
    wire \dffre_addr[18]_clock_0_0 ;
    wire \dffre_br_ddd[15]_clock_0_0 ;
    wire \dffre_bi_ddd[16]_clock_0_0 ;
    wire \dffre_br_ddd[16]_clock_0_0 ;
    wire \dffre_bi_ddd[15]_clock_0_0 ;
    wire \dffre_br_dd[16]_clock_0_0 ;
    wire \dffre_addi[18]_clock_0_0 ;
    wire \dffre_ai_dddd[5]_clock_0_0 ;
    wire \dffre_ai_dddd[4]_clock_0_0 ;
    wire \dffre_ai_dddd[3]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_clock_0_0 ;
    wire \dffre_bi_dd[4]_clock_0_0 ;
    wire \dffre_bi_dd[3]_clock_0_0 ;
    wire \dffre_bi_dd[2]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_clock_0_0 ;
    wire \dffre_commonr2[34]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_clock_0_0 ;
    wire \dffre_commonr2[33]_clock_0_0 ;
    wire \dffre_pi[15]_clock_0_0 ;
    wire \dffre_pi[14]_clock_0_0 ;
    wire \dffre_commonr2[14]_clock_0_0 ;
    wire \dffre_pi[17]_clock_0_0 ;
    wire \dffre_commonr2[17]_clock_0_0 ;
    wire \dffre_commonr2[16]_clock_0_0 ;
    wire \dffre_commonr2[15]_clock_0_0 ;
    wire \dffre_pi[19]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_clock_0_0 ;
    wire \dffre_pi[18]_clock_0_0 ;
    wire \dffre_commonr2[18]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_clock_0_0 ;
    wire \dffre_pi[37]_clock_0_0 ;
    wire \dffre_commonr2[35]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_clock_0_0 ;
    wire \dffre_ai_dddd[17]_clock_0_0 ;
    wire \dffre_pi[36]_clock_0_0 ;
    wire \dffre_commonr2[36]_clock_0_0 ;
    wire \dffre_pi[38]_clock_0_0 ;
    wire \dffre_commonr2[37]_clock_0_0 ;
    wire \dffre_pr[35]_clock_0_0 ;
    wire \dffre_pr[33]_clock_0_0 ;
    wire \dffre_pr[34]_clock_0_0 ;
    wire \dffre_commonr2[32]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_clock_0_0 ;
    wire \dffre_pi[34]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_clock_0_0 ;
    wire \dffre_pr[17]_clock_0_0 ;
    wire \dffre_pr[16]_clock_0_0 ;
    wire \dffre_commonr2[13]_clock_0_0 ;
    wire \dffre_pr[37]_clock_0_0 ;
    wire \dffre_pr[36]_clock_0_0 ;
    wire \dffre_ai_ddd[17]_clock_0_0 ;
    wire \dffre_pr[38]_clock_0_0 ;
    wire \dffre_pr[15]_clock_0_0 ;
    wire \dffre_pr[14]_clock_0_0 ;
    wire \dffre_commonr2[8]_clock_0_0 ;
    wire \dffre_pr[11]_clock_0_0 ;
    wire \dffre_pr[10]_clock_0_0 ;
    wire \dffre_commonr2[10]_clock_0_0 ;
    wire \dffre_commonr2[11]_clock_0_0 ;
    wire \dffre_commonr2[9]_clock_0_0 ;
    wire \dffre_pr[8]_clock_0_0 ;
    wire \dffre_common[30]_clock_0_0 ;
    wire \dffre_common[29]_clock_0_0 ;
    wire \dffre_bi_dd[7]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_clock_0_0 ;
    wire \dffre_bi_dd[8]_clock_0_0 ;
    wire \dffre_pi[21]_clock_0_0 ;
    wire \dffre_commonr2[21]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_clock_0_0 ;
    wire \dffre_pr[30]_clock_0_0 ;
    wire \dffre_pr[29]_clock_0_0 ;
    wire \dffre_commonr2[27]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_clock_0_0 ;
    wire \dffre_commonr2[28]_clock_0_0 ;
    wire \dffre_pr[32]_clock_0_0 ;
    wire \dffre_pr[31]_clock_0_0 ;
    wire \dffre_commonr2[30]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_clock_0_0 ;
    wire \dffre_pi[30]_clock_0_0 ;
    wire \dffre_pi[29]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_clock_0_0 ;
    wire \dffre_commonr2[26]_clock_0_0 ;
    wire \dffre_pi[13]_clock_0_0 ;
    wire \dffre_commonr2[12]_clock_0_0 ;
    wire \dffre_common[12]_clock_0_0 ;
    wire \dffre_pi[12]_clock_0_0 ;
    wire \dffre_commonr2[7]_clock_0_0 ;
    wire \dffre_pr[28]_clock_0_0 ;
    wire \dffre_pr[27]_clock_0_0 ;
    wire \dffre_commonr2[25]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_clock_0_0 ;
    wire \dffre_pi[32]_clock_0_0 ;
    wire \dffre_pi[31]_clock_0_0 ;
    wire \dffre_commonr2[29]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_clock_0_0 ;
    wire \dffre_pi[33]_clock_0_0 ;
    wire \dffre_commonr2[31]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_clock_0_0 ;
    wire \dffre_ai_dddd[12]_clock_0_0 ;
    wire \dffre_common[31]_clock_0_0 ;
    wire \dffre_pr[19]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_clock_0_0 ;
    wire \dffre_ar_dddd[1]_clock_0_0 ;
    wire \dffre_ar_dddd[0]_clock_0_0 ;
    wire \dffre_commonr2[19]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_clock_0_0 ;
    wire \dffre_common[37]_clock_0_0 ;
    wire \dffre_common[38]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_clock_0_0 ;
    wire \dffre_bi_dd[12]_clock_0_0 ;
    wire \dffre_bi_dd[13]_clock_0_0 ;
    wire \dffre_bi_dd[11]_clock_0_0 ;
    wire \dffre_bi_d[11]_clock_0_0 ;
    wire \dffre_bi_d[12]_clock_0_0 ;
    wire \dffre_bi_d[13]_clock_0_0 ;
    wire \dffre_bi_ddd[13]_clock_0_0 ;
    wire \dffre_common[33]_clock_0_0 ;
    wire \dffre_pr[22]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_clock_0_0 ;
    wire \dffre_ar_dddd[2]_clock_0_0 ;
    wire \dffre_ar_dddd[3]_clock_0_0 ;
    wire \dffre_ar_dddd[4]_clock_0_0 ;
    wire \dffre_pi[27]_clock_0_0 ;
    wire \dffre_commonr2[23]_clock_0_0 ;
    wire \dffre_commonr2[24]_clock_0_0 ;
    wire \dffre_pi[25]_clock_0_0 ;
    wire \dffre_pi[26]_clock_0_0 ;
    wire \dffre_pi[28]_clock_0_0 ;
    wire \dffre_ai_dddd[1]_clock_0_0 ;
    wire \dffre_ai_dddd[2]_clock_0_0 ;
    wire \dffre_pi[23]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_clock_0_0 ;
    wire \dffre_commonr2[22]_clock_0_0 ;
    wire \dffre_ai_dddd[0]_clock_0_0 ;
    wire \dffre_pr[24]_clock_0_0 ;
    wire \dffre_ar_dddd[5]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_clock_0_0 ;
    wire \dffre_ar_ddd[5]_clock_0_0 ;
    wire \dffre_ar_dd[5]_clock_0_0 ;
    wire \dffre_common[35]_clock_0_0 ;
    wire \dffre_common[34]_clock_0_0 ;
    wire \dffre_bi_dd[14]_clock_0_0 ;
    wire \dffre_common[36]_clock_0_0 ;
    wire \dffre_bi_d[14]_clock_0_0 ;
    wire \dffre_bi_ddd[14]_clock_0_0 ;
    wire \dffre_br_ddd[14]_clock_0_0 ;
    wire \dffre_br_d[14]_clock_0_0 ;
    wire \dffre_br_dd[14]_clock_0_0 ;
    wire \dffre_commonr2[38]_clock_0_0 ;
    wire \dffre_bi_dd[17]_clock_0_0 ;
    wire \dffre_pr[13]_clock_0_0 ;
    wire \dffre_pr[12]_clock_0_0 ;
    wire \dffre_commonr2[20]_clock_0_0 ;
    wire \dffre_ai_ddd[19]_clock_0_0 ;
    wire \dffre_pi[16]_clock_0_0 ;
    wire \dffre_ai_dd[19]_clock_0_0 ;
    wire \dffre_pi[11]_clock_0_0 ;
    wire \dffre_commonr2[6]_clock_0_0 ;
    wire \dffre_pi[10]_clock_0_0 ;
    wire \dffre_commonr2[5]_clock_0_0 ;
    wire \dffre_commonr2[4]_clock_0_0 ;
    wire \dffre_pi[9]_clock_0_0 ;
    wire \dffre_pi[24]_clock_0_0 ;
    wire \dffre_ai_d[5]_clock_0_0 ;
    wire \dffre_ai_dd[5]_clock_0_0 ;
    wire \dffre_ai_ddd[5]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_clock_0_0 ;
    wire \dffre_ai_dddd[6]_clock_0_0 ;
    wire \dffre_ai_dddd[7]_clock_0_0 ;
    wire \dffre_common[32]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_clock_0_0 ;
    wire \dffre_bi_dd[10]_clock_0_0 ;
    wire \dffre_bi_dd[9]_clock_0_0 ;
    wire \dffre_bi_dd[1]_clock_0_0 ;
    wire \dffre_bi_dd[0]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_clock_0_0 ;
    wire \dffre_pr[9]_clock_0_0 ;
    wire \dffre_pi[8]_clock_0_0 ;
    wire \dffre_commonr2[0]_clock_0_0 ;
    wire \dffre_commonr2[2]_clock_0_0 ;
    wire \dffre_commonr2[1]_clock_0_0 ;
    wire \dffre_pi[7]_clock_0_0 ;
    wire \dffre_common[28]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_clock_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_clock_0_0 ;
    wire \dffre_bi_dd[6]_clock_0_0 ;
    wire \dffre_common[27]_clock_0_0 ;
    wire \dffre_bi_dd[5]_clock_0_0 ;
    wire \dffre_bi_d[5]_clock_0_0 ;
    wire \dffre_pr[26]_clock_0_0 ;
    wire \dffre_ar_dddd[7]_clock_0_0 ;
    wire \dffre_pr[25]_clock_0_0 ;
    wire \dffre_pr[23]_clock_0_0 ;
    wire \dffre_pr[21]_clock_0_0 ;
    wire \dffre_ar_ddd[4]_clock_0_0 ;
    wire \dffre_pr[20]_clock_0_0 ;
    wire \dffre_pr[18]_clock_0_0 ;
    wire \dffre_ar_d[4]_clock_0_0 ;
    wire \dffre_ar_dd[4]_clock_0_0 ;
    wire \dffre_ar_dd[2]_clock_0_0 ;
    wire \dffre_ar_ddd[2]_clock_0_0 ;
    wire \dffre_ar_d[2]_clock_0_0 ;
    wire \dffre_ar_ddd[3]_clock_0_0 ;
    wire \dffre_ar_dd[3]_clock_0_0 ;
    wire \dffre_ar_d[3]_clock_0_0 ;
    wire \dffre_pi[6]_clock_0_0 ;
    wire \dffre_pi[5]_clock_0_0 ;
    wire \dffre_pr[2]_clock_0_0 ;
    wire \dffre_pr[7]_clock_0_0 ;
    wire \dffre_ai_d[6]_clock_0_0 ;
    wire \dffre_pr[6]_clock_0_0 ;
    wire \dffre_ai_dd[6]_clock_0_0 ;
    wire \dffre_pr[5]_clock_0_0 ;
    wire \dffre_pr[1]_clock_0_0 ;
    wire \dffre_pr[0]_clock_0_0 ;
    wire \dffre_common[26]_clock_0_0 ;
    wire \dffre_common[25]_clock_0_0 ;
    wire \dffre_ar_dddd[8]_clock_0_0 ;
    wire \dffre_ar_ddd[8]_clock_0_0 ;
    wire \dffre_ar_dd[8]_clock_0_0 ;
    wire \dffre_ar_d[8]_clock_0_0 ;
    wire \dffre_ar_dddd[6]_clock_0_0 ;
    wire \dffre_ar_dd[6]_clock_0_0 ;
    wire \dffre_ar_ddd[6]_clock_0_0 ;
    wire \dffre_ar_dddd[11]_clock_0_0 ;
    wire \dffre_ar_d[6]_clock_0_0 ;
    wire \dffre_ar_ddd[11]_clock_0_0 ;
    wire \dffre_ar_dd[11]_clock_0_0 ;
    wire \dffre_ar_d[11]_clock_0_0 ;
    wire \dffre_ar_dddd[12]_clock_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_clock_0_0 ;
    wire \dffre_ai_dddd[15]_clock_0_0 ;
    wire \dffre_ai_dddd[14]_clock_0_0 ;
    wire \dffre_ai_dddd[13]_clock_0_0 ;
    wire \dffre_ai_ddd[11]_clock_0_0 ;
    wire \dffre_ai_dddd[11]_clock_0_0 ;
    wire \dffre_ai_d[11]_clock_0_0 ;
    wire \dffre_ai_dd[11]_clock_0_0 ;
    wire \dffre_ai_ddd[13]_clock_0_0 ;
    wire \dffre_ai_dd[13]_clock_0_0 ;
    wire \dffre_ai_d[13]_clock_0_0 ;
    wire \dffre_ai_ddd[14]_clock_0_0 ;
    wire \dffre_pi[35]_clock_0_0 ;
    wire \dffre_ai_d[7]_clock_0_0 ;
    wire \dffre_ai_dd[7]_clock_0_0 ;
    wire \dffre_ai_ddd[7]_clock_0_0 ;
    wire \dffre_pi[2]_clock_0_0 ;
    wire \dffre_pi[0]_clock_0_0 ;
    wire \dffre_pi[1]_clock_0_0 ;
    wire \dffre_ai_ddd[3]_clock_0_0 ;
    wire \dffre_ai_ddd[6]_clock_0_0 ;
    wire \dffre_ai_dd[3]_clock_0_0 ;
    wire \dffre_ai_d[3]_clock_0_0 ;
    wire \dffre_ai_dddd[10]_clock_0_0 ;
    wire \dffre_ai_dddd[9]_clock_0_0 ;
    wire \dffre_pi[22]_clock_0_0 ;
    wire \dffre_pi[20]_clock_0_0 ;
    wire \dffre_common[21]_clock_0_0 ;
    wire \dffre_common[20]_clock_0_0 ;
    wire \dffre_common[23]_clock_0_0 ;
    wire \dffre_common[22]_clock_0_0 ;
    wire \dffre_common[24]_clock_0_0 ;
    wire \dffre_bi_d[10]_clock_0_0 ;
    wire \dffre_bi_d[9]_clock_0_0 ;
    wire \dffre_bi_d[1]_clock_0_0 ;
    wire \dffre_bi_d[0]_clock_0_0 ;
    wire \dffre_pi[4]_clock_0_0 ;
    wire \dffre_commonr2[3]_clock_0_0 ;
    wire \dffre_common[3]_clock_0_0 ;
    wire \dffre_pi[3]_clock_0_0 ;
    wire \dffre_bi_d[17]_clock_0_0 ;
    wire \dffre_pr[3]_clock_0_0 ;
    wire \dffre_bi_dd[15]_clock_0_0 ;
    wire \dffre_pr[4]_clock_0_0 ;
    wire \dffre_bi_dd[16]_clock_0_0 ;
    wire \dffre_bi_d[15]_clock_0_0 ;
    wire \dffre_bi_d[16]_clock_0_0 ;
    wire \dffre_common[0]_clock_0_0 ;
    wire \dffre_common[1]_clock_0_0 ;
    wire \dffre_common[2]_clock_0_0 ;
    wire \dffre_br_ddd[0]_clock_0_0 ;
    wire \dffre_bi_ddd[0]_clock_0_0 ;
    wire \dffre_br_dd[0]_clock_0_0 ;
    wire \dffre_br_d[0]_clock_0_0 ;
    wire \dffre_br_ddd[1]_clock_0_0 ;
    wire \dffre_bi_ddd[1]_clock_0_0 ;
    wire \dffre_br_d[1]_clock_0_0 ;
    wire \dffre_br_dd[1]_clock_0_0 ;
    wire \dffre_br_ddd[2]_clock_0_0 ;
    wire \dffre_bi_ddd[2]_clock_0_0 ;
    wire \dffre_br_dd[2]_clock_0_0 ;
    wire \dffre_br_d[2]_clock_0_0 ;
    wire \dffre_ai_dd[0]_clock_0_0 ;
    wire \dffre_ai_d[0]_clock_0_0 ;
    wire \dffre_ai_ddd[0]_clock_0_0 ;
    wire \dffre_ai_ddd[2]_clock_0_0 ;
    wire \dffre_ai_dd[2]_clock_0_0 ;
    wire \dffre_ai_d[2]_clock_0_0 ;
    wire \dffre_ai_ddd[1]_clock_0_0 ;
    wire \dffre_ai_dd[1]_clock_0_0 ;
    wire \dffre_ai_ddd[12]_clock_0_0 ;
    wire \dffre_ai_d[1]_clock_0_0 ;
    wire \dffre_ai_d[12]_clock_0_0 ;
    wire \dffre_ai_dd[12]_clock_0_0 ;
    wire \dffre_ai_ddd[4]_clock_0_0 ;
    wire \dffre_ai_dd[4]_clock_0_0 ;
    wire \dffre_ai_d[4]_clock_0_0 ;
    wire \dffre_ai_ddd[10]_clock_0_0 ;
    wire \dffre_ai_dd[8]_clock_0_0 ;
    wire \dffre_ai_d[8]_clock_0_0 ;
    wire \dffre_ai_ddd[8]_clock_0_0 ;
    wire \dffre_ai_dddd[8]_clock_0_0 ;
    wire \dffre_ar_dd[14]_clock_0_0 ;
    wire \dffre_ar_d[14]_clock_0_0 ;
    wire \dffre_ar_ddd[14]_clock_0_0 ;
    wire \dffre_ar_dddd[14]_clock_0_0 ;
    wire \dffre_ar_ddd[13]_clock_0_0 ;
    wire \dffre_ar_dddd[13]_clock_0_0 ;
    wire \dffre_ar_d[13]_clock_0_0 ;
    wire \dffre_ar_dd[13]_clock_0_0 ;
    wire \dffre_ar_dddd[15]_clock_0_0 ;
    wire \dffre_ar_ddd[15]_clock_0_0 ;
    wire \dffre_ar_dd[15]_clock_0_0 ;
    wire \dffre_ar_dd[9]_clock_0_0 ;
    wire \dffre_ai_dd[9]_clock_0_0 ;
    wire \dffre_ai_d[9]_clock_0_0 ;
    wire \dffre_ai_ddd[9]_clock_0_0 ;
    wire \dffre_ar_dd[12]_clock_0_0 ;
    wire \dffre_ar_d[12]_clock_0_0 ;
    wire \dffre_ar_ddd[12]_clock_0_0 ;
    wire \dffre_ar_dd[10]_clock_0_0 ;
    wire \dffre_ar_d[10]_clock_0_0 ;
    wire \dffre_ar_dddd[10]_clock_0_0 ;
    wire \dffre_ar_ddd[10]_clock_0_0 ;
    wire \dffre_ar_d[7]_clock_0_0 ;
    wire \dffre_ar_dd[7]_clock_0_0 ;
    wire \dffre_ar_ddd[7]_clock_0_0 ;
    wire \dffre_ai_dd[14]_clock_0_0 ;
    wire \dffre_ai_d[14]_clock_0_0 ;
    wire \dffre_ai_dd[10]_clock_0_0 ;
    wire \dffre_ai_dd[15]_clock_0_0 ;
    wire \dffre_ai_ddd[15]_clock_0_0 ;
    wire \dffre_ar_dd[19]_clock_0_0 ;
    wire \dffre_ar_ddd[19]_clock_0_0 ;
    wire \dffre_ar_dddd[19]_clock_0_0 ;
    wire \dffre_ar_d[19]_clock_0_0 ;
    wire \dffre_ar_dd[18]_clock_0_0 ;
    wire \dffre_ar_d[18]_clock_0_0 ;
    wire \dffre_ar_dddd[18]_clock_0_0 ;
    wire \dffre_ar_ddd[18]_clock_0_0 ;
    wire \dffre_ar_ddd[17]_clock_0_0 ;
    wire \dffre_ar_dddd[17]_clock_0_0 ;
    wire \dffre_ar_dd[17]_clock_0_0 ;
    wire \dffre_ar_d[17]_clock_0_0 ;
    wire \dffre_ar_dddd[16]_clock_0_0 ;
    wire \dffre_ar_ddd[16]_clock_0_0 ;
    wire \dffre_ai_dd[16]_clock_0_0 ;
    wire \dffre_ai_ddd[16]_clock_0_0 ;
    wire \dffre_ai_dddd[16]_clock_0_0 ;
    wire \dffre_ar_dd[16]_clock_0_0 ;
    wire \dffre_ai_dd[18]_clock_0_0 ;
    wire \dffre_ai_d[18]_clock_0_0 ;
    wire \dffre_ai_ddd[18]_clock_0_0 ;
    wire \dffre_ai_dddd[18]_clock_0_0 ;
    wire \dffre_ai_d[17]_clock_0_0 ;
    wire \dffre_ai_dd[17]_clock_0_0 ;
    wire \dffre_ai_dddd[19]_clock_0_0 ;
    wire \dffre_ai_d[19]_clock_0_0 ;
    wire \dffre_ar_ddd[1]_clock_0_0 ;
    wire \dffre_ar_dd[1]_clock_0_0 ;
    wire \dffre_ar_d[1]_clock_0_0 ;
    wire \dffre_ar_ddd[0]_clock_0_0 ;
    wire \dffre_ar_dd[0]_clock_0_0 ;
    wire \dffre_ar_d[0]_clock_0_0 ;
    wire \dffre_ar_d[5]_clock_0_0 ;
    wire \dffre_bi_d[7]_clock_0_0 ;
    wire \dffre_bi_d[8]_clock_0_0 ;
    wire \dffre_bi_ddd[7]_clock_0_0 ;
    wire \dffre_br_ddd[7]_clock_0_0 ;
    wire \dffre_br_d[7]_clock_0_0 ;
    wire \dffre_br_dd[7]_clock_0_0 ;
    wire \dffre_br_ddd[9]_clock_0_0 ;
    wire \dffre_bi_ddd[9]_clock_0_0 ;
    wire \dffre_br_dd[9]_clock_0_0 ;
    wire \dffre_br_d[9]_clock_0_0 ;
    wire \dffre_ar_ddd[9]_clock_0_0 ;
    wire \dffre_ar_dddd[9]_clock_0_0 ;
    wire \dffre_ar_d[9]_clock_0_0 ;
    wire \dffre_ai_d[10]_clock_0_0 ;
    wire \dffre_common[18]_clock_0_0 ;
    wire \dffre_common[4]_clock_0_0 ;
    wire \dffre_common[5]_clock_0_0 ;
    wire \dffre_common[6]_clock_0_0 ;
    wire \dffre_common[8]_clock_0_0 ;
    wire \dffre_common[7]_clock_0_0 ;
    wire \dffre_common[10]_clock_0_0 ;
    wire \dffre_common[9]_clock_0_0 ;
    wire \dffre_common[11]_clock_0_0 ;
    wire \dffre_common[13]_clock_0_0 ;
    wire \dffre_common[19]_clock_0_0 ;
    wire \dffre_common[17]_clock_0_0 ;
    wire \dffre_bi_ddd[3]_clock_0_0 ;
    wire \dffre_br_ddd[4]_clock_0_0 ;
    wire \dffre_bi_ddd[4]_clock_0_0 ;
    wire \dffre_br_dd[4]_clock_0_0 ;
    wire \dffre_br_d[4]_clock_0_0 ;
    wire \dffre_bi_ddd[5]_clock_0_0 ;
    wire \dffre_br_dd[5]_clock_0_0 ;
    wire \dffre_br_ddd[5]_clock_0_0 ;
    wire \dffre_br_d[5]_clock_0_0 ;
    wire \dffre_bi_ddd[6]_clock_0_0 ;
    wire \dffre_br_ddd[6]_clock_0_0 ;
    wire \dffre_br_dd[6]_clock_0_0 ;
    wire \dffre_br_d[6]_clock_0_0 ;
    wire \dffre_bi_ddd[8]_clock_0_0 ;
    wire \dffre_br_ddd[8]_clock_0_0 ;
    wire \dffre_br_dd[8]_clock_0_0 ;
    wire \dffre_br_d[8]_clock_0_0 ;
    wire \dffre_br_ddd[11]_clock_0_0 ;
    wire \dffre_bi_ddd[11]_clock_0_0 ;
    wire \dffre_br_d[11]_clock_0_0 ;
    wire \dffre_br_dd[11]_clock_0_0 ;
    wire \dffre_br_ddd[12]_clock_0_0 ;
    wire \dffre_bi_ddd[12]_clock_0_0 ;
    wire \dffre_br_dd[12]_clock_0_0 ;
    wire \dffre_br_d[12]_clock_0_0 ;
    wire \dffre_bi_ddd[10]_clock_0_0 ;
    wire \dffre_bi_ddd[17]_clock_0_0 ;
    wire \dffre_bi_d[4]_clock_0_0 ;
    wire \dffre_bi_d[3]_clock_0_0 ;
    wire \dffre_bi_d[2]_clock_0_0 ;
    wire \dffre_common[16]_clock_0_0 ;
    wire \dffre_common[15]_clock_0_0 ;
    wire \dffre_common[14]_clock_0_0 ;
    wire \dffre_br_ddd[10]_clock_0_0 ;
    wire \dffre_bi_d[6]_clock_0_0 ;
    wire \dffre_br_d[10]_clock_0_0 ;
    wire \dffre_br_dd[10]_clock_0_0 ;
    wire \dffre_br_ddd[13]_clock_0_0 ;
    wire \dffre_br_dd[13]_clock_0_0 ;
    wire \dffre_br_d[13]_clock_0_0 ;
    wire \dffre_br_d[3]_clock_0_0 ;
    wire \dffre_br_dd[3]_clock_0_0 ;
    wire \dffre_br_ddd[3]_clock_0_0 ;
    wire \dffre_br_d[15]_clock_0_0 ;
    wire \dffre_br_dd[15]_clock_0_0 ;
    wire \dffre_br_d[16]_clock_0_0 ;
    wire \dffre_br_ddd[17]_clock_0_0 ;
    wire \dffre_br_dd[17]_clock_0_0 ;
    wire \dffre_br_d[17]_clock_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_5_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_5_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_5_0 ;
    wire \lut_$abc$22685$li079_li079_input_0_0 ;
    wire \lut_$abc$22685$li159_li159_input_0_0 ;
    wire \lut_$abc$22685$li061_li061_input_0_2 ;
    wire \lut_$abc$22685$li160_li160_input_0_2 ;
    wire \lut_$abc$22685$li080_li080_input_0_2 ;
    wire \lut_$abc$22685$li063_li063_input_0_2 ;
    wire \lut_$abc$22685$li329_li329_input_0_0 ;
    wire \lut_$abc$22685$li276_li276_input_0_4 ;
    wire \lut_$abc$22685$li330_li330_input_0_4 ;
    wire \lut_$abc$22685$li275_li275_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1600___input_0_4 ;
    wire \lut_$abc$22685$li312_li312_input_0_4 ;
    wire \lut_$abc$22685$li062_li062_input_0_0 ;
    wire \lut_$abc$22685$li129_li129_input_0_1 ;
    wire \lut_$abc$22685$li128_li128_input_0_4 ;
    wire \lut_$abc$22685$li127_li127_input_0_4 ;
    wire \lut_$abc$22685$li017_li017_input_0_5 ;
    wire \lut_$abc$22685$li018_li018_input_0_1 ;
    wire \lut_$abc$22685$li246_li246_input_0_2 ;
    wire \lut_$abc$22685$li245_li245_input_0_2 ;
    wire \lut_$abc$22685$li244_li244_input_0_2 ;
    wire \lut_$abc$22685$li403_li403_input_0_0 ;
    wire \lut_$abc$22685$li402_li402_input_0_2 ;
    wire \lut_$abc$22685$li425_li425_input_0_2 ;
    wire \lut_$abc$22685$li424_li424_input_0_2 ;
    wire \lut_$abc$22685$li383_li383_input_0_2 ;
    wire \lut_$abc$22685$li427_li427_input_0_4 ;
    wire \lut_$abc$22685$li386_li386_input_0_4 ;
    wire \lut_$abc$22685$li385_li385_input_0_4 ;
    wire \lut_$abc$22685$li384_li384_input_0_4 ;
    wire \lut_$abc$22685$li429_li429_input_0_4 ;
    wire \lut_$abc$22685$li428_li428_input_0_2 ;
    wire \lut_$abc$22685$li387_li387_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1379___input_0_4 ;
    wire \lut_$abc$22685$li404_li404_input_0_4 ;
    wire \lut_$abc$22685$li057_li057_input_0_2 ;
    wire \lut_$abc$22685$li141_li141_input_0_2 ;
    wire \lut_$abc$22685$li446_li446_input_0_5 ;
    wire \lut_$abc$22685$li405_li405_input_0_4 ;
    wire \lut_$abc$22685$li448_li448_input_0_2 ;
    wire \lut_$abc$22685$li406_li406_input_0_0 ;
    wire \lut_$abc$22685$li484_li484_input_0_1 ;
    wire \lut_$abc$22685$li482_li482_input_0_4 ;
    wire \lut_$abc$22685$li483_li483_input_0_4 ;
    wire \lut_$abc$22685$li401_li401_input_0_0 ;
    wire \lut_$abc$22685$li444_li444_input_0_3 ;
    wire \lut_$abc$22685$li466_li466_input_0_4 ;
    wire \lut_$abc$22685$li465_li465_input_0_4 ;
    wire \lut_$abc$22685$li382_li382_input_0_4 ;
    wire \lut_$abc$22685$li486_li486_input_0_5 ;
    wire \lut_$abc$22685$li485_li485_input_0_2 ;
    wire \lut_$abc$22685$li121_li121_input_0_2 ;
    wire \lut_$abc$22685$li487_li487_input_0_1 ;
    wire \lut_$abc$22685$li464_li464_input_0_1 ;
    wire \lut_$abc$22685$li463_li463_input_0_4 ;
    wire \lut_$abc$22685$li377_li377_input_0_4 ;
    wire \lut_$abc$22685$li460_li460_input_0_3 ;
    wire \lut_$abc$22685$li459_li459_input_0_3 ;
    wire \lut_$abc$22685$li379_li379_input_0_3 ;
    wire \lut_$abc$22685$li380_li380_input_0_1 ;
    wire \lut_$abc$22685$li378_li378_input_0_3 ;
    wire \lut_$abc$22685$li457_li457_input_0_3 ;
    wire \lut_$abc$22685$li362_li362_input_0_1 ;
    wire \lut_$abc$22685$li361_li361_input_0_4 ;
    wire \lut_$abc$22685$li249_li249_input_0_4 ;
    wire \lut_$abc$22685$li250_li250_input_0_2 ;
    wire \lut_$abc$22685$li431_li431_input_0_3 ;
    wire \lut_$abc$22685$li390_li390_input_0_3 ;
    wire \lut_$abc$22685$li479_li479_input_0_2 ;
    wire \lut_$abc$22685$li478_li478_input_0_2 ;
    wire \lut_$abc$22685$li396_li396_input_0_0 ;
    wire \lut_$abc$22685$li397_li397_input_0_0 ;
    wire \lut_$abc$22685$li481_li481_input_0_3 ;
    wire \lut_$abc$22685$li480_li480_input_0_3 ;
    wire \lut_$abc$22685$li399_li399_input_0_4 ;
    wire \lut_$abc$22685$li440_li440_input_0_3 ;
    wire \lut_$abc$22685$li439_li439_input_0_3 ;
    wire \lut_$abc$22685$li395_li395_input_0_1 ;
    wire \lut_$abc$22685$li423_li423_input_0_5 ;
    wire \lut_$abc$22685$li381_li381_input_0_2 ;
    wire \lut_$abc$22685$li344_li344_input_0_2 ;
    wire \lut_$abc$22685$li422_li422_input_0_4 ;
    wire \lut_$abc$22685$li376_li376_input_0_0 ;
    wire \lut_$abc$22685$li477_li477_input_0_3 ;
    wire \lut_$abc$22685$li476_li476_input_0_3 ;
    wire \lut_$abc$22685$li394_li394_input_0_0 ;
    wire \lut_$abc$22685$li442_li442_input_0_1 ;
    wire \lut_$abc$22685$li441_li441_input_0_1 ;
    wire \lut_$abc$22685$li398_li398_input_0_2 ;
    wire \lut_$abc$22685$li443_li443_input_0_1 ;
    wire \lut_$abc$22685$li400_li400_input_0_3 ;
    wire \lut_$abc$22685$li136_li136_input_0_1 ;
    wire \lut_$abc$22685$li363_li363_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1164___input_0_1 ;
    wire \lut_$abc$22685$li468_li468_input_0_3 ;
    wire \lut_$abc$22685$li205_li205_input_0_0 ;
    wire \lut_$abc$22685$li204_li204_input_0_0 ;
    wire \lut_$abc$22685$li388_li388_input_0_0 ;
    wire \lut_$abc$22685$li369_li369_input_0_4 ;
    wire \lut_$abc$22685$li370_li370_input_0_4 ;
    wire \lut_$abc$22685$li013_li013_input_0_0 ;
    wire \lut_$abc$22685$li254_li254_input_0_2 ;
    wire \lut_$abc$22685$li255_li255_input_0_2 ;
    wire \lut_$abc$22685$li253_li253_input_0_0 ;
    wire \lut_$abc$22685$li235_li235_input_0_0 ;
    wire \lut_$abc$22685$li236_li236_input_0_4 ;
    wire \lut_$abc$22685$li237_li237_input_0_4 ;
    wire \lut_$abc$22685$li273_li273_input_0_2 ;
    wire \lut_$abc$22685$li365_li365_input_0_2 ;
    wire \lut_$abc$22685$li471_li471_input_0_3 ;
    wire \lut_$abc$22685$li206_li206_input_0_1 ;
    wire \lut_$abc$22685$li207_li207_input_0_1 ;
    wire \lut_$abc$22685$li208_li208_input_0_1 ;
    wire \lut_$abc$22685$li437_li437_input_0_2 ;
    wire \lut_$abc$22685$li392_li392_input_0_3 ;
    wire \lut_$abc$22685$li393_li393_input_0_2 ;
    wire \lut_$abc$22685$li435_li435_input_0_3 ;
    wire \lut_$abc$22685$li436_li436_input_0_3 ;
    wire \lut_$abc$22685$li438_li438_input_0_4 ;
    wire \lut_$abc$22685$li125_li125_input_0_2 ;
    wire \lut_$abc$22685$li126_li126_input_0_2 ;
    wire \lut_$abc$22685$li433_li433_input_0_2 ;
    wire \lut_$abc$22685$li391_li391_input_0_2 ;
    wire \lut_$abc$22685$li124_li124_input_0_2 ;
    wire \lut_$abc$22685$li473_li473_input_0_0 ;
    wire \lut_$abc$22685$li209_li209_input_0_0 ;
    wire \lut_$abc$22685$li189_li189_input_0_2 ;
    wire \lut_$abc$22685$li169_li169_input_0_4 ;
    wire \lut_$abc$22685$li367_li367_input_0_4 ;
    wire \lut_$abc$22685$li366_li366_input_0_4 ;
    wire \lut_$abc$22685$li256_li256_input_0_4 ;
    wire \lut_$abc$22685$li368_li368_input_0_2 ;
    wire \lut_$abc$22685$li238_li238_input_0_0 ;
    wire \lut_$abc$22685$li274_li274_input_0_0 ;
    wire \lut_$abc$22685$li328_li328_input_0_0 ;
    wire \lut_$abc$22685$li292_li292_input_0_4 ;
    wire \lut_$abc$22685$li310_li310_input_0_4 ;
    wire \lut_$abc$22685$li407_li407_input_0_0 ;
    wire \lut_$abc$22685$li259_li259_input_0_0 ;
    wire \lut_$abc$22685$li462_li462_input_0_1 ;
    wire \lut_$abc$22685$li461_li461_input_0_2 ;
    wire \lut_$abc$22685$li389_li389_input_0_2 ;
    wire \lut_$abc$22685$li123_li123_input_0_0 ;
    wire \lut_$abc$22685$li426_li426_input_0_0 ;
    wire \lut_$abc$22685$li103_li103_input_0_2 ;
    wire \lut_$abc$22685$li421_li421_input_0_4 ;
    wire \lut_$abc$22685$li375_li375_input_0_3 ;
    wire \lut_$abc$22685$li420_li420_input_0_3 ;
    wire \lut_$abc$22685$li374_li374_input_0_3 ;
    wire \lut_$abc$22685$li373_li373_input_0_0 ;
    wire \lut_$abc$22685$li419_li419_input_0_0 ;
    wire \lut_$abc$22685$li434_li434_input_0_0 ;
    wire \lut_$abc$22685$li069_li069_input_0_2 ;
    wire \lut_$abc$22685$li089_li089_input_0_2 ;
    wire \lut_$abc$22685$li109_li109_input_0_0 ;
    wire \lut_$abc$22685$li130_li130_input_0_4 ;
    wire \lut_$abc$22685$li131_li131_input_0_4 ;
    wire \lut_$abc$22685$li364_li364_input_0_2 ;
    wire \lut_$abc$22685$li252_li252_input_0_0 ;
    wire \lut_$abc$22685$li251_li251_input_0_0 ;
    wire \lut_$abc$22685$li243_li243_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1618___input_0_2 ;
    wire \lut_$abc$22685$li242_li242_input_0_4 ;
    wire \lut_$abc$22685$li458_li458_input_0_5 ;
    wire \lut_$abc$22685$li418_li418_input_0_1 ;
    wire \lut_$abc$22685$li408_li408_input_0_2 ;
    wire \lut_$abc$22685$li371_li371_input_0_2 ;
    wire \lut_$abc$22685$li409_li409_input_0_1 ;
    wire \lut_$abc$22685$li417_li417_input_0_1 ;
    wire \lut_$abc$22685$li360_li360_input_0_2 ;
    wire \lut_$abc$22685$li248_li248_input_0_3 ;
    wire \lut_$abc$22685$li359_li359_input_0_3 ;
    wire \lut_$abc$22685$li247_li247_input_0_3 ;
    wire \lut_$abc$22685$li229_li229_input_0_3 ;
    wire \lut_$abc$22685$li475_li475_input_0_4 ;
    wire \lut_$abc$22685$li211_li211_input_0_4 ;
    wire \lut_$abc$22685$li474_li474_input_0_4 ;
    wire \lut_$abc$22685$li472_li472_input_0_0 ;
    wire \lut_$abc$22685$li470_li470_input_0_0 ;
    wire \lut_$abc$22685$li188_li188_input_0_0 ;
    wire \lut_$abc$22685$li469_li469_input_0_0 ;
    wire \lut_$abc$22685$li467_li467_input_0_0 ;
    wire \lut_$abc$22685$li148_li148_input_0_4 ;
    wire \lut_$abc$22685$li168_li168_input_0_4 ;
    wire \lut_$abc$22685$li166_li166_input_0_0 ;
    wire \lut_$abc$22685$li186_li186_input_0_0 ;
    wire \lut_$abc$22685$li146_li146_input_0_2 ;
    wire \lut_$abc$22685$li187_li187_input_0_2 ;
    wire \lut_$abc$22685$li167_li167_input_0_2 ;
    wire \lut_$abc$22685$li147_li147_input_0_2 ;
    wire \lut_$abc$22685$li416_li416_input_0_2 ;
    wire \lut_$abc$22685$li415_li415_input_0_0 ;
    wire \lut_$abc$22685$li451_li451_input_0_0 ;
    wire \lut_$abc$22685$li456_li456_input_0_0 ;
    wire \lut_$abc$22685$li070_li070_input_0_0 ;
    wire \lut_$abc$22685$li455_li455_input_0_5 ;
    wire \lut_$abc$22685$li090_li090_input_0_4 ;
    wire \lut_$abc$22685$li454_li454_input_0_4 ;
    wire \lut_$abc$22685$li450_li450_input_0_1 ;
    wire \lut_$abc$22685$li449_li449_input_0_1 ;
    wire \lut_$abc$22685$li358_li358_input_0_0 ;
    wire \lut_$abc$22685$li357_li357_input_0_0 ;
    wire \lut_$abc$22685$li212_li212_input_0_0 ;
    wire \lut_$abc$22685$li192_li192_input_0_0 ;
    wire \lut_$abc$22685$li172_li172_input_0_0 ;
    wire \lut_$abc$22685$li152_li152_input_0_0 ;
    wire \lut_$abc$22685$li210_li210_input_0_0 ;
    wire \lut_$abc$22685$li170_li170_input_0_0 ;
    wire \lut_$abc$22685$li190_li190_input_0_0 ;
    wire \lut_$abc$22685$li215_li215_input_0_2 ;
    wire \lut_$abc$22685$li150_li150_input_0_2 ;
    wire \lut_$abc$22685$li195_li195_input_0_2 ;
    wire \lut_$abc$22685$li175_li175_input_0_2 ;
    wire \lut_$abc$22685$li155_li155_input_0_4 ;
    wire \lut_$abc$22685$li216_li216_input_0_4 ;
    wire \lut_$abc$22685$li139_li139_input_0_2 ;
    wire \lut_$abc$22685$li138_li138_input_0_0 ;
    wire \lut_$abc$22685$li137_li137_input_0_0 ;
    wire \lut_$abc$22685$li115_li115_input_0_2 ;
    wire \lut_$abc$22685$li135_li135_input_0_2 ;
    wire \lut_$abc$22685$li075_li075_input_0_4 ;
    wire \lut_$abc$22685$li095_li095_input_0_4 ;
    wire \lut_$abc$22685$li117_li117_input_0_2 ;
    wire \lut_$abc$22685$li097_li097_input_0_2 ;
    wire \lut_$abc$22685$li077_li077_input_0_0 ;
    wire \lut_$abc$22685$li118_li118_input_0_0 ;
    wire \lut_$abc$22685$li445_li445_input_0_0 ;
    wire \lut_$abc$22685$li071_li071_input_0_0 ;
    wire \lut_$abc$22685$li091_li091_input_0_2 ;
    wire \lut_$abc$22685$li111_li111_input_0_2 ;
    wire \lut_$abc$22685$li412_li412_input_0_4 ;
    wire \lut_$abc$22685$li410_li410_input_0_4 ;
    wire \lut_$abc$22685$li411_li411_input_0_3 ;
    wire \lut_$abc$22685$li107_li107_input_0_1 ;
    wire \lut_$abc$22685$li110_li110_input_0_1 ;
    wire \lut_$abc$22685$li087_li087_input_0_3 ;
    wire \lut_$abc$22685$li067_li067_input_0_3 ;
    wire \lut_$abc$22685$li134_li134_input_0_2 ;
    wire \lut_$abc$22685$li133_li133_input_0_2 ;
    wire \lut_$abc$22685$li432_li432_input_0_3 ;
    wire \lut_$abc$22685$li430_li430_input_0_3 ;
    wire \lut_$abc$22685$li353_li353_input_0_1 ;
    wire \lut_$abc$22685$li352_li352_input_0_1 ;
    wire \lut_$abc$22685$li355_li355_input_0_1 ;
    wire \lut_$abc$22685$li354_li354_input_0_1 ;
    wire \lut_$abc$22685$li356_li356_input_0_5 ;
    wire \lut_$abc$22685$li234_li234_input_0_3 ;
    wire \lut_$abc$22685$li233_li233_input_0_3 ;
    wire \lut_$abc$22685$li225_li225_input_0_3 ;
    wire \lut_$abc$22685$li224_li224_input_0_3 ;
    wire \lut_$abc$22685$li414_li414_input_0_3 ;
    wire \lut_$abc$22685$li372_li372_input_0_3 ;
    wire \lut_$abc$22685$li335_li335_input_0_3 ;
    wire \lut_$abc$22685$li413_li413_input_0_2 ;
    wire \lut_$abc$22685$li241_li241_input_0_2 ;
    wire \lut_$abc$22685$li452_li452_input_0_2 ;
    wire \lut_$abc$22685$li257_li257_input_0_2 ;
    wire \lut_$abc$22685$li453_li453_input_0_3 ;
    wire \lut_$abc$22685$li258_li258_input_0_2 ;
    wire \lut_$abc$22685$li239_li239_input_0_2 ;
    wire \lut_$abc$22685$li240_li240_input_0_3 ;
    wire \lut_$abc$22685$li332_li332_input_0_3 ;
    wire \lut_$abc$22685$li333_li333_input_0_0 ;
    wire \lut_$abc$22685$li334_li334_input_0_0 ;
    wire \lut_$abc$22685$li314_li314_input_0_3 ;
    wire \lut_$abc$22685$li260_li260_input_0_3 ;
    wire \lut_$abc$22685$li296_li296_input_0_3 ;
    wire \lut_$abc$22685$li278_li278_input_0_3 ;
    wire \lut_$abc$22685$li315_li315_input_0_2 ;
    wire \lut_$abc$22685$li261_li261_input_0_2 ;
    wire \lut_$abc$22685$li279_li279_input_0_1 ;
    wire \lut_$abc$22685$li297_li297_input_0_1 ;
    wire \lut_$abc$22685$li316_li316_input_0_0 ;
    wire \lut_$abc$22685$li262_li262_input_0_2 ;
    wire \lut_$abc$22685$li298_li298_input_0_2 ;
    wire \lut_$abc$22685$li280_li280_input_0_3 ;
    wire \lut_$abc$22685$li084_li084_input_0_2 ;
    wire \lut_$abc$22685$li064_li064_input_0_2 ;
    wire \lut_$abc$22685$li104_li104_input_0_4 ;
    wire \lut_$abc$22685$li106_li106_input_0_4 ;
    wire \lut_$abc$22685$li086_li086_input_0_2 ;
    wire \lut_$abc$22685$li066_li066_input_0_2 ;
    wire \lut_$abc$22685$li105_li105_input_0_0 ;
    wire \lut_$abc$22685$li085_li085_input_0_0 ;
    wire \lut_$abc$22685$li116_li116_input_0_2 ;
    wire \lut_$abc$22685$li065_li065_input_0_2 ;
    wire \lut_$abc$22685$li076_li076_input_0_2 ;
    wire \lut_$abc$22685$li096_li096_input_0_2 ;
    wire \lut_$abc$22685$li108_li108_input_0_2 ;
    wire \lut_$abc$22685$li088_li088_input_0_2 ;
    wire \lut_$abc$22685$li068_li068_input_0_0 ;
    wire \lut_$abc$22685$li114_li114_input_0_0 ;
    wire \lut_$abc$22685$li092_li092_input_0_2 ;
    wire \lut_$abc$22685$li072_li072_input_0_2 ;
    wire \lut_$abc$22685$li112_li112_input_0_4 ;
    wire \lut_$abc$22685$li132_li132_input_0_4 ;
    wire \lut_$abc$22685$li178_li178_input_0_0 ;
    wire \lut_$abc$22685$li158_li158_input_0_0 ;
    wire \lut_$abc$22685$li198_li198_input_0_4 ;
    wire \lut_$abc$22685$li218_li218_input_0_4 ;
    wire \lut_$abc$22685$li197_li197_input_0_2 ;
    wire \lut_$abc$22685$li217_li217_input_0_2 ;
    wire \lut_$abc$22685$li157_li157_input_0_2 ;
    wire \lut_$abc$22685$li177_li177_input_0_2 ;
    wire \lut_$abc$22685$li219_li219_input_0_2 ;
    wire \lut_$abc$22685$li199_li199_input_0_2 ;
    wire \lut_$abc$22685$li179_li179_input_0_0 ;
    wire \lut_$abc$22685$li173_li173_input_0_0 ;
    wire \lut_$abc$22685$li093_li093_input_0_1 ;
    wire \lut_$abc$22685$li073_li073_input_0_1 ;
    wire \lut_$abc$22685$li113_li113_input_0_3 ;
    wire \lut_$abc$22685$li176_li176_input_0_3 ;
    wire \lut_$abc$22685$li156_li156_input_0_3 ;
    wire \lut_$abc$22685$li196_li196_input_0_3 ;
    wire \lut_$abc$22685$li174_li174_input_0_1 ;
    wire \lut_$abc$22685$li154_li154_input_0_1 ;
    wire \lut_$abc$22685$li214_li214_input_0_1 ;
    wire \lut_$abc$22685$li194_li194_input_0_1 ;
    wire \lut_$abc$22685$li151_li151_input_0_1 ;
    wire \lut_$abc$22685$li171_li171_input_0_1 ;
    wire \lut_$abc$22685$li191_li191_input_0_1 ;
    wire \lut_$abc$22685$li098_li098_input_0_1 ;
    wire \lut_$abc$22685$li078_li078_input_0_1 ;
    wire \lut_$abc$22685$li094_li094_input_0_1 ;
    wire \lut_$abc$22685$li099_li099_input_0_4 ;
    wire \lut_$abc$22685$li119_li119_input_0_4 ;
    wire \lut_$abc$22685$li183_li183_input_0_2 ;
    wire \lut_$abc$22685$li203_li203_input_0_2 ;
    wire \lut_$abc$22685$li223_li223_input_0_4 ;
    wire \lut_$abc$22685$li163_li163_input_0_4 ;
    wire \lut_$abc$22685$li182_li182_input_0_4 ;
    wire \lut_$abc$22685$li162_li162_input_0_4 ;
    wire \lut_$abc$22685$li222_li222_input_0_0 ;
    wire \lut_$abc$22685$li202_li202_input_0_0 ;
    wire \lut_$abc$22685$li201_li201_input_0_0 ;
    wire \lut_$abc$22685$li221_li221_input_0_0 ;
    wire \lut_$abc$22685$li181_li181_input_0_0 ;
    wire \lut_$abc$22685$li161_li161_input_0_0 ;
    wire \lut_$abc$22685$li220_li220_input_0_4 ;
    wire \lut_$abc$22685$li200_li200_input_0_4 ;
    wire \lut_$abc$22685$li100_li100_input_0_4 ;
    wire \lut_$abc$22685$li120_li120_input_0_4 ;
    wire \lut_$abc$22685$li140_li140_input_0_2 ;
    wire \lut_$abc$22685$li180_li180_input_0_2 ;
    wire \lut_$abc$22685$li102_li102_input_0_0 ;
    wire \lut_$abc$22685$li082_li082_input_0_0 ;
    wire \lut_$abc$22685$li122_li122_input_0_4 ;
    wire \lut_$abc$22685$li142_li142_input_0_4 ;
    wire \lut_$abc$22685$li081_li081_input_0_4 ;
    wire \lut_$abc$22685$li101_li101_input_0_4 ;
    wire \lut_$abc$22685$li143_li143_input_0_4 ;
    wire \lut_$abc$22685$li083_li083_input_0_4 ;
    wire \lut_$abc$22685$li185_li185_input_0_0 ;
    wire \lut_$abc$22685$li165_li165_input_0_0 ;
    wire \lut_$abc$22685$li145_li145_input_0_2 ;
    wire \lut_$abc$22685$li184_li184_input_0_2 ;
    wire \lut_$abc$22685$li164_li164_input_0_3 ;
    wire \lut_$abc$22685$li144_li144_input_0_3 ;
    wire \lut_$abc$22685$li149_li149_input_0_4 ;
    wire \lut_$abc$22685$li231_li231_input_0_4 ;
    wire \lut_$abc$22685$li232_li232_input_0_1 ;
    wire \lut_$abc$22685$li267_li267_input_0_1 ;
    wire \lut_$abc$22685$li321_li321_input_0_4 ;
    wire \lut_$abc$22685$li285_li285_input_0_1 ;
    wire \lut_$abc$22685$li303_li303_input_0_1 ;
    wire \lut_$abc$22685$li323_li323_input_0_2 ;
    wire \lut_$abc$22685$li269_li269_input_0_3 ;
    wire \lut_$abc$22685$li305_li305_input_0_3 ;
    wire \lut_$abc$22685$li287_li287_input_0_0 ;
    wire \lut_$abc$22685$li193_li193_input_0_3 ;
    wire \lut_$abc$22685$li213_li213_input_0_3 ;
    wire \lut_$abc$22685$li153_li153_input_0_3 ;
    wire \lut_$abc$22685$li074_li074_input_0_3 ;
    wire \lut_$abc$22685$li350_li350_input_0_1 ;
    wire \lut_$abc$22685$li336_li336_input_0_1 ;
    wire \lut_$abc$22685$li337_li337_input_0_1 ;
    wire \lut_$abc$22685$li338_li338_input_0_1 ;
    wire \lut_$abc$22685$li340_li340_input_0_3 ;
    wire \lut_$abc$22685$li339_li339_input_0_3 ;
    wire \lut_$abc$22685$li342_li342_input_0_1 ;
    wire \lut_$abc$22685$li341_li341_input_0_1 ;
    wire \lut_$abc$22685$li343_li343_input_0_3 ;
    wire \lut_$abc$22685$li345_li345_input_0_3 ;
    wire \lut_$abc$22685$li351_li351_input_0_3 ;
    wire \lut_$abc$22685$li349_li349_input_0_3 ;
    wire \lut_$abc$22685$li263_li263_input_0_4 ;
    wire \lut_$abc$22685$li318_li318_input_0_0 ;
    wire \lut_$abc$22685$li264_li264_input_0_0 ;
    wire \lut_$abc$22685$li300_li300_input_0_2 ;
    wire \lut_$abc$22685$li282_li282_input_0_2 ;
    wire \lut_$abc$22685$li265_li265_input_0_0 ;
    wire \lut_$abc$22685$li301_li301_input_0_0 ;
    wire \lut_$abc$22685$li319_li319_input_0_0 ;
    wire \lut_$abc$22685$li283_li283_input_0_0 ;
    wire \lut_$abc$22685$li266_li266_input_0_4 ;
    wire \lut_$abc$22685$li320_li320_input_0_4 ;
    wire \lut_$abc$22685$li302_li302_input_0_2 ;
    wire \lut_$abc$22685$li284_li284_input_0_2 ;
    wire \lut_$abc$22685$li268_li268_input_0_2 ;
    wire \lut_$abc$22685$li322_li322_input_0_0 ;
    wire \lut_$abc$22685$li304_li304_input_0_0 ;
    wire \lut_$abc$22685$li286_li286_input_0_4 ;
    wire \lut_$abc$22685$li325_li325_input_0_4 ;
    wire \lut_$abc$22685$li271_li271_input_0_4 ;
    wire \lut_$abc$22685$li289_li289_input_0_2 ;
    wire \lut_$abc$22685$li307_li307_input_0_2 ;
    wire \lut_$abc$22685$li326_li326_input_0_0 ;
    wire \lut_$abc$22685$li272_li272_input_0_4 ;
    wire \lut_$abc$22685$li308_li308_input_0_4 ;
    wire \lut_$abc$22685$li290_li290_input_0_0 ;
    wire \lut_$abc$22685$li270_li270_input_0_2 ;
    wire \lut_$abc$22685$li277_li277_input_0_2 ;
    wire \lut_$abc$22685$li228_li228_input_0_4 ;
    wire \lut_$abc$22685$li227_li227_input_0_4 ;
    wire \lut_$abc$22685$li226_li226_input_0_2 ;
    wire \lut_$abc$22685$li348_li348_input_0_2 ;
    wire \lut_$abc$22685$li347_li347_input_0_4 ;
    wire \lut_$abc$22685$li346_li346_input_0_4 ;
    wire \lut_$abc$22685$li324_li324_input_0_0 ;
    wire \lut_$abc$22685$li230_li230_input_0_0 ;
    wire \lut_$abc$22685$li288_li288_input_0_2 ;
    wire \lut_$abc$22685$li306_li306_input_0_2 ;
    wire \lut_$abc$22685$li327_li327_input_0_0 ;
    wire \lut_$abc$22685$li309_li309_input_0_0 ;
    wire \lut_$abc$22685$li291_li291_input_0_4 ;
    wire \lut_$abc$22685$li281_li281_input_0_4 ;
    wire \lut_$abc$22685$li299_li299_input_0_1 ;
    wire \lut_$abc$22685$li317_li317_input_0_1 ;
    wire \lut_$abc$22685$li293_li293_input_0_3 ;
    wire \lut_$abc$22685$li311_li311_input_0_3 ;
    wire \lut_$abc$22685$li294_li294_input_0_1 ;
    wire \lut_$abc$22685$li331_li331_input_0_1 ;
    wire \lut_$abc$22685$li313_li313_input_0_1 ;
    wire \lut_$abc$22685$li295_li295_input_0_1 ;
    wire \lut_$abc$22685$li144_li144_input_0_4 ;
    wire \lut_$abc$22685$li145_li145_input_0_3 ;
    wire \lut_$abc$22685$li146_li146_input_0_0 ;
    wire \lut_$abc$22685$li147_li147_input_0_3 ;
    wire \lut_$abc$22685$li148_li148_input_0_2 ;
    wire \lut_$abc$22685$li149_li149_input_0_3 ;
    wire \lut_$abc$22685$li150_li150_input_0_0 ;
    wire \lut_$abc$22685$li151_li151_input_0_2 ;
    wire \lut_$abc$22685$li152_li152_input_0_2 ;
    wire \lut_$abc$22685$li153_li153_input_0_0 ;
    wire \lut_$abc$22685$li154_li154_input_0_3 ;
    wire \lut_$abc$22685$li155_li155_input_0_0 ;
    wire \lut_$abc$22685$li156_li156_input_0_0 ;
    wire \lut_$abc$22685$li157_li157_input_0_0 ;
    wire \lut_$abc$22685$li158_li158_input_0_3 ;
    wire \lut_$abc$22685$li159_li159_input_0_3 ;
    wire \lut_$abc$22685$li160_li160_input_0_3 ;
    wire \lut_$abc$22685$li161_li161_input_0_2 ;
    wire \lut_$abc$22685$li162_li162_input_0_1 ;
    wire \lut_$abc$22685$li163_li163_input_0_3 ;
    wire \lut_$abc$22685$li064_li064_input_0_4 ;
    wire \lut_$abc$22685$li065_li065_input_0_0 ;
    wire \lut_$abc$22685$li066_li066_input_0_0 ;
    wire \lut_$abc$22685$li067_li067_input_0_1 ;
    wire \lut_$abc$22685$li068_li068_input_0_1 ;
    wire \lut_$abc$22685$li069_li069_input_0_1 ;
    wire \lut_$abc$22685$li070_li070_input_0_4 ;
    wire \lut_$abc$22685$li071_li071_input_0_4 ;
    wire \lut_$abc$22685$li072_li072_input_0_4 ;
    wire \lut_$abc$22685$li073_li073_input_0_4 ;
    wire \lut_$abc$22685$li074_li074_input_0_1 ;
    wire \lut_$abc$22685$li075_li075_input_0_2 ;
    wire \lut_$abc$22685$li076_li076_input_0_4 ;
    wire \lut_$abc$22685$li077_li077_input_0_2 ;
    wire \lut_$abc$22685$li078_li078_input_0_2 ;
    wire \lut_$abc$22685$li079_li079_input_0_2 ;
    wire \lut_$abc$22685$li080_li080_input_0_0 ;
    wire \lut_$abc$22685$li081_li081_input_0_2 ;
    wire \lut_$abc$22685$li082_li082_input_0_4 ;
    wire \lut_$abc$22685$li083_li083_input_0_0 ;
    wire \lut_$abc$22685$li278_li278_input_0_0 ;
    wire \lut_$abc$22685$li279_li279_input_0_4 ;
    wire \lut_$abc$22685$li280_li280_input_0_0 ;
    wire \lut_$abc$22685$li281_li281_input_0_0 ;
    wire \lut_$abc$22685$li282_li282_input_0_4 ;
    wire \lut_$abc$22685$li283_li283_input_0_1 ;
    wire \lut_$abc$22685$li284_li284_input_0_4 ;
    wire \lut_$abc$22685$li285_li285_input_0_2 ;
    wire \lut_$abc$22685$li286_li286_input_0_0 ;
    wire \lut_$abc$22685$li287_li287_input_0_2 ;
    wire \lut_$abc$22685$li288_li288_input_0_4 ;
    wire \lut_$abc$22685$li289_li289_input_0_0 ;
    wire \lut_$abc$22685$li290_li290_input_0_3 ;
    wire \lut_$abc$22685$li291_li291_input_0_2 ;
    wire \lut_$abc$22685$li292_li292_input_0_2 ;
    wire \lut_$abc$22685$li293_li293_input_0_1 ;
    wire \lut_$abc$22685$li294_li294_input_0_3 ;
    wire \lut_$abc$22685$li295_li295_input_0_4 ;
    wire \lut_$abc$22685$li224_li224_input_0_1 ;
    wire \lut_$abc$22685$li225_li225_input_0_0 ;
    wire \lut_$abc$22685$li226_li226_input_0_3 ;
    wire \lut_$abc$22685$li227_li227_input_0_1 ;
    wire \lut_$abc$22685$li228_li228_input_0_3 ;
    wire \lut_$abc$22685$li229_li229_input_0_0 ;
    wire \lut_$abc$22685$li230_li230_input_0_3 ;
    wire \lut_$abc$22685$li231_li231_input_0_1 ;
    wire \lut_$abc$22685$li232_li232_input_0_3 ;
    wire \lut_$abc$22685$li233_li233_input_0_2 ;
    wire \lut_$abc$22685$li234_li234_input_0_1 ;
    wire \lut_$abc$22685$li235_li235_input_0_4 ;
    wire \lut_$abc$22685$li236_li236_input_0_2 ;
    wire \lut_$abc$22685$li237_li237_input_0_1 ;
    wire \lut_$abc$22685$li238_li238_input_0_4 ;
    wire \lut_$abc$22685$li239_li239_input_0_0 ;
    wire \lut_$abc$22685$li240_li240_input_0_4 ;
    wire \lut_$abc$22685$li241_li241_input_0_1 ;
    wire \pr[0]_input_0_0 ;
    wire \pr[1]_input_0_0 ;
    wire \pr[2]_input_0_0 ;
    wire \pr[3]_input_0_0 ;
    wire \pr[4]_input_0_0 ;
    wire \pr[5]_input_0_0 ;
    wire \pr[6]_input_0_0 ;
    wire \pr[7]_input_0_0 ;
    wire \pr[8]_input_0_0 ;
    wire \pr[9]_input_0_0 ;
    wire \pr[10]_input_0_0 ;
    wire \pr[11]_input_0_0 ;
    wire \pr[12]_input_0_0 ;
    wire \pr[13]_input_0_0 ;
    wire \pr[14]_input_0_0 ;
    wire \pr[15]_input_0_0 ;
    wire \pr[16]_input_0_0 ;
    wire \pr[17]_input_0_0 ;
    wire \pr[18]_input_0_0 ;
    wire \pr[19]_input_0_0 ;
    wire \pr[20]_input_0_0 ;
    wire \pr[21]_input_0_0 ;
    wire \pr[22]_input_0_0 ;
    wire \pr[23]_input_0_0 ;
    wire \pr[24]_input_0_0 ;
    wire \pr[25]_input_0_0 ;
    wire \pr[26]_input_0_0 ;
    wire \pr[27]_input_0_0 ;
    wire \pr[28]_input_0_0 ;
    wire \pr[29]_input_0_0 ;
    wire \pr[30]_input_0_0 ;
    wire \pr[31]_input_0_0 ;
    wire \pr[32]_input_0_0 ;
    wire \pr[33]_input_0_0 ;
    wire \pr[34]_input_0_0 ;
    wire \pr[35]_input_0_0 ;
    wire \pr[36]_input_0_0 ;
    wire \pr[37]_input_0_0 ;
    wire \pr[38]_input_0_0 ;
    wire \pi[0]_input_0_0 ;
    wire \pi[1]_input_0_0 ;
    wire \pi[2]_input_0_0 ;
    wire \pi[3]_input_0_0 ;
    wire \pi[4]_input_0_0 ;
    wire \pi[5]_input_0_0 ;
    wire \pi[6]_input_0_0 ;
    wire \pi[7]_input_0_0 ;
    wire \pi[8]_input_0_0 ;
    wire \pi[9]_input_0_0 ;
    wire \pi[10]_input_0_0 ;
    wire \pi[11]_input_0_0 ;
    wire \pi[12]_input_0_0 ;
    wire \pi[13]_input_0_0 ;
    wire \pi[14]_input_0_0 ;
    wire \pi[15]_input_0_0 ;
    wire \pi[16]_input_0_0 ;
    wire \pi[17]_input_0_0 ;
    wire \pi[18]_input_0_0 ;
    wire \pi[19]_input_0_0 ;
    wire \pi[20]_input_0_0 ;
    wire \pi[21]_input_0_0 ;
    wire \pi[22]_input_0_0 ;
    wire \pi[23]_input_0_0 ;
    wire \pi[24]_input_0_0 ;
    wire \pi[25]_input_0_0 ;
    wire \pi[26]_input_0_0 ;
    wire \pi[27]_input_0_0 ;
    wire \pi[28]_input_0_0 ;
    wire \pi[29]_input_0_0 ;
    wire \pi[30]_input_0_0 ;
    wire \pi[31]_input_0_0 ;
    wire \pi[32]_input_0_0 ;
    wire \pi[33]_input_0_0 ;
    wire \pi[34]_input_0_0 ;
    wire \pi[35]_input_0_0 ;
    wire \pi[36]_input_0_0 ;
    wire \pi[37]_input_0_0 ;
    wire \pi[38]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_3_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_1 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_2 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_1 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_2 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_1 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_1_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_1_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_1_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_1_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_3_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_3_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_1_0 ;
    wire \dffre_ai_d[15]_input_1_0 ;
    wire \dffre_ai_d[15]_input_2_0 ;
    wire \dffre_ar_d[15]_input_1_0 ;
    wire \dffre_ar_d[15]_input_2_0 ;
    wire \dffre_addcommon[20]_input_1_0 ;
    wire \dffre_addcommon[20]_input_2_0 ;
    wire \dffre_ar_d[16]_input_1_0 ;
    wire \dffre_ar_d[16]_input_2_0 ;
    wire \dffre_ai_d[16]_input_1_0 ;
    wire \dffre_ai_d[16]_input_2_0 ;
    wire \dffre_addr[18]_input_1_0 ;
    wire \dffre_addr[18]_input_2_0 ;
    wire \dffre_br_ddd[15]_input_1_0 ;
    wire \dffre_br_ddd[15]_input_2_0 ;
    wire \dffre_bi_ddd[16]_input_1_0 ;
    wire \dffre_bi_ddd[16]_input_2_0 ;
    wire \dffre_br_ddd[16]_input_1_0 ;
    wire \dffre_br_ddd[16]_input_2_0 ;
    wire \dffre_bi_ddd[15]_input_1_0 ;
    wire \dffre_bi_ddd[15]_input_2_0 ;
    wire \dffre_br_dd[16]_input_1_0 ;
    wire \dffre_br_dd[16]_input_2_0 ;
    wire \dffre_addi[18]_input_1_0 ;
    wire \dffre_addi[18]_input_2_0 ;
    wire \dffre_ai_dddd[5]_input_1_0 ;
    wire \dffre_ai_dddd[5]_input_2_0 ;
    wire \dffre_ai_dddd[4]_input_1_0 ;
    wire \dffre_ai_dddd[4]_input_2_0 ;
    wire \dffre_ai_dddd[3]_input_1_0 ;
    wire \dffre_ai_dddd[3]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_2_0 ;
    wire \dffre_bi_dd[4]_input_1_0 ;
    wire \dffre_bi_dd[4]_input_2_0 ;
    wire \dffre_bi_dd[3]_input_1_0 ;
    wire \dffre_bi_dd[3]_input_2_0 ;
    wire \dffre_bi_dd[2]_input_1_0 ;
    wire \dffre_bi_dd[2]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_2_0 ;
    wire \dffre_commonr2[34]_input_1_0 ;
    wire \dffre_commonr2[34]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_2_0 ;
    wire \dffre_commonr2[33]_input_1_0 ;
    wire \dffre_commonr2[33]_input_2_0 ;
    wire \dffre_pi[15]_input_1_0 ;
    wire \dffre_pi[15]_input_2_0 ;
    wire \dffre_pi[14]_input_1_0 ;
    wire \dffre_pi[14]_input_2_0 ;
    wire \dffre_commonr2[14]_input_1_0 ;
    wire \dffre_commonr2[14]_input_2_0 ;
    wire \dffre_pi[17]_input_1_0 ;
    wire \dffre_pi[17]_input_2_0 ;
    wire \dffre_commonr2[17]_input_1_0 ;
    wire \dffre_commonr2[17]_input_2_0 ;
    wire \dffre_commonr2[16]_input_1_0 ;
    wire \dffre_commonr2[16]_input_2_0 ;
    wire \dffre_commonr2[15]_input_1_0 ;
    wire \dffre_commonr2[15]_input_2_0 ;
    wire \dffre_pi[19]_input_1_0 ;
    wire \dffre_pi[19]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_2_0 ;
    wire \dffre_pi[18]_input_1_0 ;
    wire \dffre_pi[18]_input_2_0 ;
    wire \dffre_commonr2[18]_input_1_0 ;
    wire \dffre_commonr2[18]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_2_0 ;
    wire \dffre_pi[37]_input_1_0 ;
    wire \dffre_pi[37]_input_2_0 ;
    wire \dffre_commonr2[35]_input_1_0 ;
    wire \dffre_commonr2[35]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_2_0 ;
    wire \dffre_ai_dddd[17]_input_1_0 ;
    wire \dffre_ai_dddd[17]_input_2_0 ;
    wire \dffre_pi[36]_input_1_0 ;
    wire \dffre_pi[36]_input_2_0 ;
    wire \dffre_commonr2[36]_input_1_0 ;
    wire \dffre_commonr2[36]_input_2_0 ;
    wire \dffre_pi[38]_input_1_0 ;
    wire \dffre_pi[38]_input_2_0 ;
    wire \dffre_commonr2[37]_input_1_0 ;
    wire \dffre_commonr2[37]_input_2_0 ;
    wire \dffre_pr[35]_input_1_0 ;
    wire \dffre_pr[35]_input_2_0 ;
    wire \dffre_pr[33]_input_1_0 ;
    wire \dffre_pr[33]_input_2_0 ;
    wire \dffre_pr[34]_input_1_0 ;
    wire \dffre_pr[34]_input_2_0 ;
    wire \dffre_commonr2[32]_input_1_0 ;
    wire \dffre_commonr2[32]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_2_0 ;
    wire \dffre_pi[34]_input_1_0 ;
    wire \dffre_pi[34]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_2_0 ;
    wire \dffre_pr[17]_input_1_0 ;
    wire \dffre_pr[17]_input_2_0 ;
    wire \dffre_pr[16]_input_1_0 ;
    wire \dffre_pr[16]_input_2_0 ;
    wire \dffre_commonr2[13]_input_1_0 ;
    wire \dffre_commonr2[13]_input_2_0 ;
    wire \dffre_pr[37]_input_1_0 ;
    wire \dffre_pr[37]_input_2_0 ;
    wire \dffre_pr[36]_input_1_0 ;
    wire \dffre_pr[36]_input_2_0 ;
    wire \dffre_ai_ddd[17]_input_1_0 ;
    wire \dffre_ai_ddd[17]_input_2_0 ;
    wire \dffre_pr[38]_input_1_0 ;
    wire \dffre_pr[38]_input_2_0 ;
    wire \dffre_pr[15]_input_1_0 ;
    wire \dffre_pr[15]_input_2_0 ;
    wire \dffre_pr[14]_input_1_0 ;
    wire \dffre_pr[14]_input_2_0 ;
    wire \dffre_commonr2[8]_input_1_0 ;
    wire \dffre_commonr2[8]_input_2_0 ;
    wire \dffre_pr[11]_input_1_0 ;
    wire \dffre_pr[11]_input_2_0 ;
    wire \dffre_pr[10]_input_1_0 ;
    wire \dffre_pr[10]_input_2_0 ;
    wire \dffre_commonr2[10]_input_1_0 ;
    wire \dffre_commonr2[10]_input_2_0 ;
    wire \dffre_commonr2[11]_input_1_0 ;
    wire \dffre_commonr2[11]_input_2_0 ;
    wire \dffre_commonr2[9]_input_1_0 ;
    wire \dffre_commonr2[9]_input_2_0 ;
    wire \dffre_pr[8]_input_1_0 ;
    wire \dffre_pr[8]_input_2_0 ;
    wire \dffre_common[30]_input_1_0 ;
    wire \dffre_common[30]_input_2_0 ;
    wire \dffre_common[29]_input_1_0 ;
    wire \dffre_common[29]_input_2_0 ;
    wire \dffre_bi_dd[7]_input_1_0 ;
    wire \dffre_bi_dd[7]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_2_0 ;
    wire \dffre_bi_dd[8]_input_1_0 ;
    wire \dffre_bi_dd[8]_input_2_0 ;
    wire \dffre_pi[21]_input_1_0 ;
    wire \dffre_pi[21]_input_2_0 ;
    wire \dffre_commonr2[21]_input_1_0 ;
    wire \dffre_commonr2[21]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_2_0 ;
    wire \dffre_pr[30]_input_1_0 ;
    wire \dffre_pr[30]_input_2_0 ;
    wire \dffre_pr[29]_input_1_0 ;
    wire \dffre_pr[29]_input_2_0 ;
    wire \dffre_commonr2[27]_input_1_0 ;
    wire \dffre_commonr2[27]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_2_0 ;
    wire \dffre_commonr2[28]_input_1_0 ;
    wire \dffre_commonr2[28]_input_2_0 ;
    wire \dffre_pr[32]_input_1_0 ;
    wire \dffre_pr[32]_input_2_0 ;
    wire \dffre_pr[31]_input_1_0 ;
    wire \dffre_pr[31]_input_2_0 ;
    wire \dffre_commonr2[30]_input_1_0 ;
    wire \dffre_commonr2[30]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_2_0 ;
    wire \dffre_pi[30]_input_1_0 ;
    wire \dffre_pi[30]_input_2_0 ;
    wire \dffre_pi[29]_input_1_0 ;
    wire \dffre_pi[29]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_2_0 ;
    wire \dffre_commonr2[26]_input_1_0 ;
    wire \dffre_commonr2[26]_input_2_0 ;
    wire \dffre_pi[13]_input_1_0 ;
    wire \dffre_pi[13]_input_2_0 ;
    wire \dffre_commonr2[12]_input_1_0 ;
    wire \dffre_commonr2[12]_input_2_0 ;
    wire \dffre_common[12]_input_1_0 ;
    wire \dffre_common[12]_input_2_0 ;
    wire \dffre_pi[12]_input_1_0 ;
    wire \dffre_pi[12]_input_2_0 ;
    wire \dffre_commonr2[7]_input_1_0 ;
    wire \dffre_commonr2[7]_input_2_0 ;
    wire \dffre_pr[28]_input_1_0 ;
    wire \dffre_pr[28]_input_2_0 ;
    wire \dffre_pr[27]_input_1_0 ;
    wire \dffre_pr[27]_input_2_0 ;
    wire \dffre_commonr2[25]_input_1_0 ;
    wire \dffre_commonr2[25]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_2_0 ;
    wire \dffre_pi[32]_input_1_0 ;
    wire \dffre_pi[32]_input_2_0 ;
    wire \dffre_pi[31]_input_1_0 ;
    wire \dffre_pi[31]_input_2_0 ;
    wire \dffre_commonr2[29]_input_1_0 ;
    wire \dffre_commonr2[29]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_2_0 ;
    wire \dffre_pi[33]_input_1_0 ;
    wire \dffre_pi[33]_input_2_0 ;
    wire \dffre_commonr2[31]_input_1_0 ;
    wire \dffre_commonr2[31]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_2_0 ;
    wire \dffre_ai_dddd[12]_input_1_0 ;
    wire \dffre_ai_dddd[12]_input_2_0 ;
    wire \dffre_common[31]_input_1_0 ;
    wire \dffre_common[31]_input_2_0 ;
    wire \dffre_pr[19]_input_1_0 ;
    wire \dffre_pr[19]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_2_0 ;
    wire \dffre_ar_dddd[1]_input_1_0 ;
    wire \dffre_ar_dddd[1]_input_2_0 ;
    wire \dffre_ar_dddd[0]_input_1_0 ;
    wire \dffre_ar_dddd[0]_input_2_0 ;
    wire \dffre_commonr2[19]_input_1_0 ;
    wire \dffre_commonr2[19]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_2_0 ;
    wire \dffre_common[37]_input_1_0 ;
    wire \dffre_common[37]_input_2_0 ;
    wire \dffre_common[38]_input_1_0 ;
    wire \dffre_common[38]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_2_0 ;
    wire \dffre_bi_dd[12]_input_1_0 ;
    wire \dffre_bi_dd[12]_input_2_0 ;
    wire \dffre_bi_dd[13]_input_1_0 ;
    wire \dffre_bi_dd[13]_input_2_0 ;
    wire \dffre_bi_dd[11]_input_1_0 ;
    wire \dffre_bi_dd[11]_input_2_0 ;
    wire \dffre_bi_d[11]_input_1_0 ;
    wire \dffre_bi_d[11]_input_2_0 ;
    wire \dffre_bi_d[12]_input_1_0 ;
    wire \dffre_bi_d[12]_input_2_0 ;
    wire \dffre_bi_d[13]_input_1_0 ;
    wire \dffre_bi_d[13]_input_2_0 ;
    wire \dffre_bi_ddd[13]_input_1_0 ;
    wire \dffre_bi_ddd[13]_input_2_0 ;
    wire \dffre_common[33]_input_1_0 ;
    wire \dffre_common[33]_input_2_0 ;
    wire \dffre_pr[22]_input_1_0 ;
    wire \dffre_pr[22]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_2_0 ;
    wire \dffre_ar_dddd[2]_input_1_0 ;
    wire \dffre_ar_dddd[2]_input_2_0 ;
    wire \dffre_ar_dddd[3]_input_1_0 ;
    wire \dffre_ar_dddd[3]_input_2_0 ;
    wire \dffre_ar_dddd[4]_input_1_0 ;
    wire \dffre_ar_dddd[4]_input_2_0 ;
    wire \dffre_pi[27]_input_1_0 ;
    wire \dffre_pi[27]_input_2_0 ;
    wire \dffre_commonr2[23]_input_1_0 ;
    wire \dffre_commonr2[23]_input_2_0 ;
    wire \dffre_commonr2[24]_input_1_0 ;
    wire \dffre_commonr2[24]_input_2_0 ;
    wire \dffre_pi[25]_input_1_0 ;
    wire \dffre_pi[25]_input_2_0 ;
    wire \dffre_pi[26]_input_1_0 ;
    wire \dffre_pi[26]_input_2_0 ;
    wire \dffre_pi[28]_input_1_0 ;
    wire \dffre_pi[28]_input_2_0 ;
    wire \dffre_ai_dddd[1]_input_1_0 ;
    wire \dffre_ai_dddd[1]_input_2_0 ;
    wire \dffre_ai_dddd[2]_input_1_0 ;
    wire \dffre_ai_dddd[2]_input_2_0 ;
    wire \dffre_pi[23]_input_1_0 ;
    wire \dffre_pi[23]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_2_0 ;
    wire \dffre_commonr2[22]_input_1_0 ;
    wire \dffre_commonr2[22]_input_2_0 ;
    wire \dffre_ai_dddd[0]_input_1_0 ;
    wire \dffre_ai_dddd[0]_input_2_0 ;
    wire \dffre_pr[24]_input_1_0 ;
    wire \dffre_pr[24]_input_2_0 ;
    wire \dffre_ar_dddd[5]_input_1_0 ;
    wire \dffre_ar_dddd[5]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_2_0 ;
    wire \dffre_ar_ddd[5]_input_1_0 ;
    wire \dffre_ar_ddd[5]_input_2_0 ;
    wire \dffre_ar_dd[5]_input_1_0 ;
    wire \dffre_ar_dd[5]_input_2_0 ;
    wire \dffre_common[35]_input_1_0 ;
    wire \dffre_common[35]_input_2_0 ;
    wire \dffre_common[34]_input_1_0 ;
    wire \dffre_common[34]_input_2_0 ;
    wire \dffre_bi_dd[14]_input_1_0 ;
    wire \dffre_bi_dd[14]_input_2_0 ;
    wire \dffre_common[36]_input_1_0 ;
    wire \dffre_common[36]_input_2_0 ;
    wire \dffre_bi_d[14]_input_1_0 ;
    wire \dffre_bi_d[14]_input_2_0 ;
    wire \dffre_bi_ddd[14]_input_1_0 ;
    wire \dffre_bi_ddd[14]_input_2_0 ;
    wire \dffre_br_ddd[14]_input_1_0 ;
    wire \dffre_br_ddd[14]_input_2_0 ;
    wire \dffre_br_d[14]_input_1_0 ;
    wire \dffre_br_d[14]_input_2_0 ;
    wire \dffre_br_dd[14]_input_1_0 ;
    wire \dffre_br_dd[14]_input_2_0 ;
    wire \dffre_commonr2[38]_input_1_0 ;
    wire \dffre_commonr2[38]_input_2_0 ;
    wire \dffre_bi_dd[17]_input_1_0 ;
    wire \dffre_bi_dd[17]_input_2_0 ;
    wire \dffre_pr[13]_input_1_0 ;
    wire \dffre_pr[13]_input_2_0 ;
    wire \dffre_pr[12]_input_1_0 ;
    wire \dffre_pr[12]_input_2_0 ;
    wire \dffre_commonr2[20]_input_1_0 ;
    wire \dffre_commonr2[20]_input_2_0 ;
    wire \dffre_ai_ddd[19]_input_1_0 ;
    wire \dffre_ai_ddd[19]_input_2_0 ;
    wire \dffre_pi[16]_input_1_0 ;
    wire \dffre_pi[16]_input_2_0 ;
    wire \dffre_ai_dd[19]_input_1_0 ;
    wire \dffre_ai_dd[19]_input_2_0 ;
    wire \dffre_pi[11]_input_1_0 ;
    wire \dffre_pi[11]_input_2_0 ;
    wire \dffre_commonr2[6]_input_1_0 ;
    wire \dffre_commonr2[6]_input_2_0 ;
    wire \dffre_pi[10]_input_1_0 ;
    wire \dffre_pi[10]_input_2_0 ;
    wire \dffre_commonr2[5]_input_1_0 ;
    wire \dffre_commonr2[5]_input_2_0 ;
    wire \dffre_commonr2[4]_input_1_0 ;
    wire \dffre_commonr2[4]_input_2_0 ;
    wire \dffre_pi[9]_input_1_0 ;
    wire \dffre_pi[9]_input_2_0 ;
    wire \dffre_pi[24]_input_1_0 ;
    wire \dffre_pi[24]_input_2_0 ;
    wire \dffre_ai_d[5]_input_1_0 ;
    wire \dffre_ai_d[5]_input_2_0 ;
    wire \dffre_ai_dd[5]_input_1_0 ;
    wire \dffre_ai_dd[5]_input_2_0 ;
    wire \dffre_ai_ddd[5]_input_1_0 ;
    wire \dffre_ai_ddd[5]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_2_0 ;
    wire \dffre_ai_dddd[6]_input_1_0 ;
    wire \dffre_ai_dddd[6]_input_2_0 ;
    wire \dffre_ai_dddd[7]_input_1_0 ;
    wire \dffre_ai_dddd[7]_input_2_0 ;
    wire \dffre_common[32]_input_1_0 ;
    wire \dffre_common[32]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_2_0 ;
    wire \dffre_bi_dd[10]_input_1_0 ;
    wire \dffre_bi_dd[10]_input_2_0 ;
    wire \dffre_bi_dd[9]_input_1_0 ;
    wire \dffre_bi_dd[9]_input_2_0 ;
    wire \dffre_bi_dd[1]_input_1_0 ;
    wire \dffre_bi_dd[1]_input_2_0 ;
    wire \dffre_bi_dd[0]_input_1_0 ;
    wire \dffre_bi_dd[0]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_2_0 ;
    wire \dffre_pr[9]_input_1_0 ;
    wire \dffre_pr[9]_input_2_0 ;
    wire \dffre_pi[8]_input_1_0 ;
    wire \dffre_pi[8]_input_2_0 ;
    wire \dffre_commonr2[0]_input_1_0 ;
    wire \dffre_commonr2[0]_input_2_0 ;
    wire \dffre_commonr2[2]_input_1_0 ;
    wire \dffre_commonr2[2]_input_2_0 ;
    wire \dffre_commonr2[1]_input_1_0 ;
    wire \dffre_commonr2[1]_input_2_0 ;
    wire \dffre_pi[7]_input_1_0 ;
    wire \dffre_pi[7]_input_2_0 ;
    wire \dffre_common[28]_input_1_0 ;
    wire \dffre_common[28]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_1_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_2_0 ;
    wire \dffre_bi_dd[6]_input_1_0 ;
    wire \dffre_bi_dd[6]_input_2_0 ;
    wire \dffre_common[27]_input_1_0 ;
    wire \dffre_common[27]_input_2_0 ;
    wire \dffre_bi_dd[5]_input_1_0 ;
    wire \dffre_bi_dd[5]_input_2_0 ;
    wire \dffre_bi_d[5]_input_1_0 ;
    wire \dffre_bi_d[5]_input_2_0 ;
    wire \dffre_pr[26]_input_1_0 ;
    wire \dffre_pr[26]_input_2_0 ;
    wire \dffre_ar_dddd[7]_input_1_0 ;
    wire \dffre_ar_dddd[7]_input_2_0 ;
    wire \dffre_pr[25]_input_1_0 ;
    wire \dffre_pr[25]_input_2_0 ;
    wire \dffre_pr[23]_input_1_0 ;
    wire \dffre_pr[23]_input_2_0 ;
    wire \dffre_pr[21]_input_1_0 ;
    wire \dffre_pr[21]_input_2_0 ;
    wire \dffre_ar_ddd[4]_input_1_0 ;
    wire \dffre_ar_ddd[4]_input_2_0 ;
    wire \dffre_pr[20]_input_1_0 ;
    wire \dffre_pr[20]_input_2_0 ;
    wire \dffre_pr[18]_input_1_0 ;
    wire \dffre_pr[18]_input_2_0 ;
    wire \dffre_ar_d[4]_input_1_0 ;
    wire \dffre_ar_d[4]_input_2_0 ;
    wire \dffre_ar_dd[4]_input_1_0 ;
    wire \dffre_ar_dd[4]_input_2_0 ;
    wire \dffre_ar_dd[2]_input_1_0 ;
    wire \dffre_ar_dd[2]_input_2_0 ;
    wire \dffre_ar_ddd[2]_input_1_0 ;
    wire \dffre_ar_ddd[2]_input_2_0 ;
    wire \dffre_ar_d[2]_input_1_0 ;
    wire \dffre_ar_d[2]_input_2_0 ;
    wire \dffre_ar_ddd[3]_input_1_0 ;
    wire \dffre_ar_ddd[3]_input_2_0 ;
    wire \dffre_ar_dd[3]_input_1_0 ;
    wire \dffre_ar_dd[3]_input_2_0 ;
    wire \dffre_ar_d[3]_input_1_0 ;
    wire \dffre_ar_d[3]_input_2_0 ;
    wire \dffre_pi[6]_input_1_0 ;
    wire \dffre_pi[6]_input_2_0 ;
    wire \dffre_pi[5]_input_1_0 ;
    wire \dffre_pi[5]_input_2_0 ;
    wire \dffre_pr[2]_input_1_0 ;
    wire \dffre_pr[2]_input_2_0 ;
    wire \dffre_pr[7]_input_1_0 ;
    wire \dffre_pr[7]_input_2_0 ;
    wire \dffre_ai_d[6]_input_1_0 ;
    wire \dffre_ai_d[6]_input_2_0 ;
    wire \dffre_pr[6]_input_1_0 ;
    wire \dffre_pr[6]_input_2_0 ;
    wire \dffre_ai_dd[6]_input_1_0 ;
    wire \dffre_ai_dd[6]_input_2_0 ;
    wire \dffre_pr[5]_input_1_0 ;
    wire \dffre_pr[5]_input_2_0 ;
    wire \dffre_pr[1]_input_1_0 ;
    wire \dffre_pr[1]_input_2_0 ;
    wire \dffre_pr[0]_input_1_0 ;
    wire \dffre_pr[0]_input_2_0 ;
    wire \dffre_common[26]_input_1_0 ;
    wire \dffre_common[26]_input_2_0 ;
    wire \dffre_common[25]_input_1_0 ;
    wire \dffre_common[25]_input_2_0 ;
    wire \dffre_ar_dddd[8]_input_1_0 ;
    wire \dffre_ar_dddd[8]_input_2_0 ;
    wire \dffre_ar_ddd[8]_input_1_0 ;
    wire \dffre_ar_ddd[8]_input_2_0 ;
    wire \dffre_ar_dd[8]_input_1_0 ;
    wire \dffre_ar_dd[8]_input_2_0 ;
    wire \dffre_ar_d[8]_input_1_0 ;
    wire \dffre_ar_d[8]_input_2_0 ;
    wire \dffre_ar_dddd[6]_input_1_0 ;
    wire \dffre_ar_dddd[6]_input_2_0 ;
    wire \dffre_ar_dd[6]_input_1_0 ;
    wire \dffre_ar_dd[6]_input_2_0 ;
    wire \dffre_ar_ddd[6]_input_1_0 ;
    wire \dffre_ar_ddd[6]_input_2_0 ;
    wire \dffre_ar_dddd[11]_input_1_0 ;
    wire \dffre_ar_dddd[11]_input_2_0 ;
    wire \dffre_ar_d[6]_input_1_0 ;
    wire \dffre_ar_d[6]_input_2_0 ;
    wire \dffre_ar_ddd[11]_input_1_0 ;
    wire \dffre_ar_ddd[11]_input_2_0 ;
    wire \dffre_ar_dd[11]_input_1_0 ;
    wire \dffre_ar_dd[11]_input_2_0 ;
    wire \dffre_ar_d[11]_input_1_0 ;
    wire \dffre_ar_d[11]_input_2_0 ;
    wire \dffre_ar_dddd[12]_input_1_0 ;
    wire \dffre_ar_dddd[12]_input_2_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_1_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_2_0 ;
    wire \dffre_ai_dddd[15]_input_1_0 ;
    wire \dffre_ai_dddd[15]_input_2_0 ;
    wire \dffre_ai_dddd[14]_input_1_0 ;
    wire \dffre_ai_dddd[14]_input_2_0 ;
    wire \dffre_ai_dddd[13]_input_1_0 ;
    wire \dffre_ai_dddd[13]_input_2_0 ;
    wire \dffre_ai_ddd[11]_input_1_0 ;
    wire \dffre_ai_ddd[11]_input_2_0 ;
    wire \dffre_ai_dddd[11]_input_1_0 ;
    wire \dffre_ai_dddd[11]_input_2_0 ;
    wire \dffre_ai_d[11]_input_1_0 ;
    wire \dffre_ai_d[11]_input_2_0 ;
    wire \dffre_ai_dd[11]_input_1_0 ;
    wire \dffre_ai_dd[11]_input_2_0 ;
    wire \dffre_ai_ddd[13]_input_1_0 ;
    wire \dffre_ai_ddd[13]_input_2_0 ;
    wire \dffre_ai_dd[13]_input_1_0 ;
    wire \dffre_ai_dd[13]_input_2_0 ;
    wire \dffre_ai_d[13]_input_1_0 ;
    wire \dffre_ai_d[13]_input_2_0 ;
    wire \dffre_ai_ddd[14]_input_1_0 ;
    wire \dffre_ai_ddd[14]_input_2_0 ;
    wire \dffre_pi[35]_input_1_0 ;
    wire \dffre_pi[35]_input_2_0 ;
    wire \dffre_ai_d[7]_input_1_0 ;
    wire \dffre_ai_d[7]_input_2_0 ;
    wire \dffre_ai_dd[7]_input_1_0 ;
    wire \dffre_ai_dd[7]_input_2_0 ;
    wire \dffre_ai_ddd[7]_input_1_0 ;
    wire \dffre_ai_ddd[7]_input_2_0 ;
    wire \dffre_pi[2]_input_1_0 ;
    wire \dffre_pi[2]_input_2_0 ;
    wire \dffre_pi[0]_input_1_0 ;
    wire \dffre_pi[0]_input_2_0 ;
    wire \dffre_pi[1]_input_1_0 ;
    wire \dffre_pi[1]_input_2_0 ;
    wire \dffre_ai_ddd[3]_input_1_0 ;
    wire \dffre_ai_ddd[3]_input_2_0 ;
    wire \dffre_ai_ddd[6]_input_1_0 ;
    wire \dffre_ai_ddd[6]_input_2_0 ;
    wire \dffre_ai_dd[3]_input_1_0 ;
    wire \dffre_ai_dd[3]_input_2_0 ;
    wire \dffre_ai_d[3]_input_1_0 ;
    wire \dffre_ai_d[3]_input_2_0 ;
    wire \dffre_ai_dddd[10]_input_1_0 ;
    wire \dffre_ai_dddd[10]_input_2_0 ;
    wire \dffre_ai_dddd[9]_input_1_0 ;
    wire \dffre_ai_dddd[9]_input_2_0 ;
    wire \dffre_pi[22]_input_1_0 ;
    wire \dffre_pi[22]_input_2_0 ;
    wire \dffre_pi[20]_input_1_0 ;
    wire \dffre_pi[20]_input_2_0 ;
    wire \dffre_common[21]_input_1_0 ;
    wire \dffre_common[21]_input_2_0 ;
    wire \dffre_common[20]_input_1_0 ;
    wire \dffre_common[20]_input_2_0 ;
    wire \dffre_common[23]_input_1_0 ;
    wire \dffre_common[23]_input_2_0 ;
    wire \dffre_common[22]_input_1_0 ;
    wire \dffre_common[22]_input_2_0 ;
    wire \dffre_common[24]_input_1_0 ;
    wire \dffre_common[24]_input_2_0 ;
    wire \dffre_bi_d[10]_input_1_0 ;
    wire \dffre_bi_d[10]_input_2_0 ;
    wire \dffre_bi_d[9]_input_1_0 ;
    wire \dffre_bi_d[9]_input_2_0 ;
    wire \dffre_bi_d[1]_input_1_0 ;
    wire \dffre_bi_d[1]_input_2_0 ;
    wire \dffre_bi_d[0]_input_1_0 ;
    wire \dffre_bi_d[0]_input_2_0 ;
    wire \dffre_pi[4]_input_1_0 ;
    wire \dffre_pi[4]_input_2_0 ;
    wire \dffre_commonr2[3]_input_1_0 ;
    wire \dffre_commonr2[3]_input_2_0 ;
    wire \dffre_common[3]_input_1_0 ;
    wire \dffre_common[3]_input_2_0 ;
    wire \dffre_pi[3]_input_1_0 ;
    wire \dffre_pi[3]_input_2_0 ;
    wire \dffre_bi_d[17]_input_1_0 ;
    wire \dffre_bi_d[17]_input_2_0 ;
    wire \dffre_pr[3]_input_1_0 ;
    wire \dffre_pr[3]_input_2_0 ;
    wire \dffre_bi_dd[15]_input_1_0 ;
    wire \dffre_bi_dd[15]_input_2_0 ;
    wire \dffre_pr[4]_input_1_0 ;
    wire \dffre_pr[4]_input_2_0 ;
    wire \dffre_bi_dd[16]_input_1_0 ;
    wire \dffre_bi_dd[16]_input_2_0 ;
    wire \dffre_bi_d[15]_input_1_0 ;
    wire \dffre_bi_d[15]_input_2_0 ;
    wire \dffre_bi_d[16]_input_1_0 ;
    wire \dffre_bi_d[16]_input_2_0 ;
    wire \dffre_common[0]_input_1_0 ;
    wire \dffre_common[0]_input_2_0 ;
    wire \dffre_common[1]_input_1_0 ;
    wire \dffre_common[1]_input_2_0 ;
    wire \dffre_common[2]_input_1_0 ;
    wire \dffre_common[2]_input_2_0 ;
    wire \dffre_br_ddd[0]_input_1_0 ;
    wire \dffre_br_ddd[0]_input_2_0 ;
    wire \dffre_bi_ddd[0]_input_1_0 ;
    wire \dffre_bi_ddd[0]_input_2_0 ;
    wire \dffre_br_dd[0]_input_1_0 ;
    wire \dffre_br_dd[0]_input_2_0 ;
    wire \dffre_br_d[0]_input_1_0 ;
    wire \dffre_br_d[0]_input_2_0 ;
    wire \dffre_br_ddd[1]_input_1_0 ;
    wire \dffre_br_ddd[1]_input_2_0 ;
    wire \dffre_bi_ddd[1]_input_1_0 ;
    wire \dffre_bi_ddd[1]_input_2_0 ;
    wire \dffre_br_d[1]_input_1_0 ;
    wire \dffre_br_d[1]_input_2_0 ;
    wire \dffre_br_dd[1]_input_1_0 ;
    wire \dffre_br_dd[1]_input_2_0 ;
    wire \dffre_br_ddd[2]_input_1_0 ;
    wire \dffre_br_ddd[2]_input_2_0 ;
    wire \dffre_bi_ddd[2]_input_1_0 ;
    wire \dffre_bi_ddd[2]_input_2_0 ;
    wire \dffre_br_dd[2]_input_1_0 ;
    wire \dffre_br_dd[2]_input_2_0 ;
    wire \dffre_br_d[2]_input_1_0 ;
    wire \dffre_br_d[2]_input_2_0 ;
    wire \dffre_ai_dd[0]_input_1_0 ;
    wire \dffre_ai_dd[0]_input_2_0 ;
    wire \dffre_ai_d[0]_input_1_0 ;
    wire \dffre_ai_d[0]_input_2_0 ;
    wire \dffre_ai_ddd[0]_input_1_0 ;
    wire \dffre_ai_ddd[0]_input_2_0 ;
    wire \dffre_ai_ddd[2]_input_1_0 ;
    wire \dffre_ai_ddd[2]_input_2_0 ;
    wire \dffre_ai_dd[2]_input_1_0 ;
    wire \dffre_ai_dd[2]_input_2_0 ;
    wire \dffre_ai_d[2]_input_1_0 ;
    wire \dffre_ai_d[2]_input_2_0 ;
    wire \dffre_ai_ddd[1]_input_1_0 ;
    wire \dffre_ai_ddd[1]_input_2_0 ;
    wire \dffre_ai_dd[1]_input_1_0 ;
    wire \dffre_ai_dd[1]_input_2_0 ;
    wire \dffre_ai_ddd[12]_input_1_0 ;
    wire \dffre_ai_ddd[12]_input_2_0 ;
    wire \dffre_ai_d[1]_input_1_0 ;
    wire \dffre_ai_d[1]_input_2_0 ;
    wire \dffre_ai_d[12]_input_1_0 ;
    wire \dffre_ai_d[12]_input_2_0 ;
    wire \dffre_ai_dd[12]_input_1_0 ;
    wire \dffre_ai_dd[12]_input_2_0 ;
    wire \dffre_ai_ddd[4]_input_1_0 ;
    wire \dffre_ai_ddd[4]_input_2_0 ;
    wire \dffre_ai_dd[4]_input_1_0 ;
    wire \dffre_ai_dd[4]_input_2_0 ;
    wire \dffre_ai_d[4]_input_1_0 ;
    wire \dffre_ai_d[4]_input_2_0 ;
    wire \dffre_ai_ddd[10]_input_1_0 ;
    wire \dffre_ai_ddd[10]_input_2_0 ;
    wire \dffre_ai_dd[8]_input_1_0 ;
    wire \dffre_ai_dd[8]_input_2_0 ;
    wire \dffre_ai_d[8]_input_1_0 ;
    wire \dffre_ai_d[8]_input_2_0 ;
    wire \dffre_ai_ddd[8]_input_1_0 ;
    wire \dffre_ai_ddd[8]_input_2_0 ;
    wire \dffre_ai_dddd[8]_input_1_0 ;
    wire \dffre_ai_dddd[8]_input_2_0 ;
    wire \dffre_ar_dd[14]_input_1_0 ;
    wire \dffre_ar_dd[14]_input_2_0 ;
    wire \dffre_ar_d[14]_input_1_0 ;
    wire \dffre_ar_d[14]_input_2_0 ;
    wire \dffre_ar_ddd[14]_input_1_0 ;
    wire \dffre_ar_ddd[14]_input_2_0 ;
    wire \dffre_ar_dddd[14]_input_1_0 ;
    wire \dffre_ar_dddd[14]_input_2_0 ;
    wire \dffre_ar_ddd[13]_input_1_0 ;
    wire \dffre_ar_ddd[13]_input_2_0 ;
    wire \dffre_ar_dddd[13]_input_1_0 ;
    wire \dffre_ar_dddd[13]_input_2_0 ;
    wire \dffre_ar_d[13]_input_1_0 ;
    wire \dffre_ar_d[13]_input_2_0 ;
    wire \dffre_ar_dd[13]_input_1_0 ;
    wire \dffre_ar_dd[13]_input_2_0 ;
    wire \dffre_ar_dddd[15]_input_1_0 ;
    wire \dffre_ar_dddd[15]_input_2_0 ;
    wire \dffre_ar_ddd[15]_input_1_0 ;
    wire \dffre_ar_ddd[15]_input_2_0 ;
    wire \dffre_ar_dd[15]_input_1_0 ;
    wire \dffre_ar_dd[15]_input_2_0 ;
    wire \dffre_ar_dd[9]_input_1_0 ;
    wire \dffre_ar_dd[9]_input_2_0 ;
    wire \dffre_ai_dd[9]_input_1_0 ;
    wire \dffre_ai_dd[9]_input_2_0 ;
    wire \dffre_ai_d[9]_input_1_0 ;
    wire \dffre_ai_d[9]_input_2_0 ;
    wire \dffre_ai_ddd[9]_input_1_0 ;
    wire \dffre_ai_ddd[9]_input_2_0 ;
    wire \dffre_ar_dd[12]_input_1_0 ;
    wire \dffre_ar_dd[12]_input_2_0 ;
    wire \dffre_ar_d[12]_input_1_0 ;
    wire \dffre_ar_d[12]_input_2_0 ;
    wire \dffre_ar_ddd[12]_input_1_0 ;
    wire \dffre_ar_ddd[12]_input_2_0 ;
    wire \dffre_ar_dd[10]_input_1_0 ;
    wire \dffre_ar_dd[10]_input_2_0 ;
    wire \dffre_ar_d[10]_input_1_0 ;
    wire \dffre_ar_d[10]_input_2_0 ;
    wire \dffre_ar_dddd[10]_input_1_0 ;
    wire \dffre_ar_dddd[10]_input_2_0 ;
    wire \dffre_ar_ddd[10]_input_1_0 ;
    wire \dffre_ar_ddd[10]_input_2_0 ;
    wire \dffre_ar_d[7]_input_1_0 ;
    wire \dffre_ar_d[7]_input_2_0 ;
    wire \dffre_ar_dd[7]_input_1_0 ;
    wire \dffre_ar_dd[7]_input_2_0 ;
    wire \dffre_ar_ddd[7]_input_1_0 ;
    wire \dffre_ar_ddd[7]_input_2_0 ;
    wire \dffre_ai_dd[14]_input_1_0 ;
    wire \dffre_ai_dd[14]_input_2_0 ;
    wire \dffre_ai_d[14]_input_1_0 ;
    wire \dffre_ai_d[14]_input_2_0 ;
    wire \dffre_ai_dd[10]_input_1_0 ;
    wire \dffre_ai_dd[10]_input_2_0 ;
    wire \dffre_ai_dd[15]_input_1_0 ;
    wire \dffre_ai_dd[15]_input_2_0 ;
    wire \dffre_ai_ddd[15]_input_1_0 ;
    wire \dffre_ai_ddd[15]_input_2_0 ;
    wire \dffre_ar_dd[19]_input_1_0 ;
    wire \dffre_ar_dd[19]_input_2_0 ;
    wire \dffre_ar_ddd[19]_input_1_0 ;
    wire \dffre_ar_ddd[19]_input_2_0 ;
    wire \dffre_ar_dddd[19]_input_1_0 ;
    wire \dffre_ar_dddd[19]_input_2_0 ;
    wire \dffre_ar_d[19]_input_1_0 ;
    wire \dffre_ar_d[19]_input_2_0 ;
    wire \dffre_ar_dd[18]_input_1_0 ;
    wire \dffre_ar_dd[18]_input_2_0 ;
    wire \dffre_ar_d[18]_input_1_0 ;
    wire \dffre_ar_d[18]_input_2_0 ;
    wire \dffre_ar_dddd[18]_input_1_0 ;
    wire \dffre_ar_dddd[18]_input_2_0 ;
    wire \dffre_ar_ddd[18]_input_1_0 ;
    wire \dffre_ar_ddd[18]_input_2_0 ;
    wire \dffre_ar_ddd[17]_input_1_0 ;
    wire \dffre_ar_ddd[17]_input_2_0 ;
    wire \dffre_ar_dddd[17]_input_1_0 ;
    wire \dffre_ar_dddd[17]_input_2_0 ;
    wire \dffre_ar_dd[17]_input_1_0 ;
    wire \dffre_ar_dd[17]_input_2_0 ;
    wire \dffre_ar_d[17]_input_1_0 ;
    wire \dffre_ar_d[17]_input_2_0 ;
    wire \dffre_ar_dddd[16]_input_1_0 ;
    wire \dffre_ar_dddd[16]_input_2_0 ;
    wire \dffre_ar_ddd[16]_input_1_0 ;
    wire \dffre_ar_ddd[16]_input_2_0 ;
    wire \dffre_ai_dd[16]_input_1_0 ;
    wire \dffre_ai_dd[16]_input_2_0 ;
    wire \dffre_ai_ddd[16]_input_1_0 ;
    wire \dffre_ai_ddd[16]_input_2_0 ;
    wire \dffre_ai_dddd[16]_input_1_0 ;
    wire \dffre_ai_dddd[16]_input_2_0 ;
    wire \dffre_ar_dd[16]_input_1_0 ;
    wire \dffre_ar_dd[16]_input_2_0 ;
    wire \dffre_ai_dd[18]_input_1_0 ;
    wire \dffre_ai_dd[18]_input_2_0 ;
    wire \dffre_ai_d[18]_input_1_0 ;
    wire \dffre_ai_d[18]_input_2_0 ;
    wire \dffre_ai_ddd[18]_input_1_0 ;
    wire \dffre_ai_ddd[18]_input_2_0 ;
    wire \dffre_ai_dddd[18]_input_1_0 ;
    wire \dffre_ai_dddd[18]_input_2_0 ;
    wire \dffre_ai_d[17]_input_1_0 ;
    wire \dffre_ai_d[17]_input_2_0 ;
    wire \dffre_ai_dd[17]_input_1_0 ;
    wire \dffre_ai_dd[17]_input_2_0 ;
    wire \dffre_ai_dddd[19]_input_1_0 ;
    wire \dffre_ai_dddd[19]_input_2_0 ;
    wire \dffre_ai_d[19]_input_1_0 ;
    wire \dffre_ai_d[19]_input_2_0 ;
    wire \dffre_ar_ddd[1]_input_1_0 ;
    wire \dffre_ar_ddd[1]_input_2_0 ;
    wire \dffre_ar_dd[1]_input_1_0 ;
    wire \dffre_ar_dd[1]_input_2_0 ;
    wire \dffre_ar_d[1]_input_1_0 ;
    wire \dffre_ar_d[1]_input_2_0 ;
    wire \dffre_ar_ddd[0]_input_1_0 ;
    wire \dffre_ar_ddd[0]_input_2_0 ;
    wire \dffre_ar_dd[0]_input_1_0 ;
    wire \dffre_ar_dd[0]_input_2_0 ;
    wire \dffre_ar_d[0]_input_1_0 ;
    wire \dffre_ar_d[0]_input_2_0 ;
    wire \dffre_ar_d[5]_input_1_0 ;
    wire \dffre_ar_d[5]_input_2_0 ;
    wire \dffre_bi_d[7]_input_1_0 ;
    wire \dffre_bi_d[7]_input_2_0 ;
    wire \dffre_bi_d[8]_input_1_0 ;
    wire \dffre_bi_d[8]_input_2_0 ;
    wire \dffre_bi_ddd[7]_input_1_0 ;
    wire \dffre_bi_ddd[7]_input_2_0 ;
    wire \dffre_br_ddd[7]_input_1_0 ;
    wire \dffre_br_ddd[7]_input_2_0 ;
    wire \dffre_br_d[7]_input_1_0 ;
    wire \dffre_br_d[7]_input_2_0 ;
    wire \dffre_br_dd[7]_input_1_0 ;
    wire \dffre_br_dd[7]_input_2_0 ;
    wire \dffre_br_ddd[9]_input_1_0 ;
    wire \dffre_br_ddd[9]_input_2_0 ;
    wire \dffre_bi_ddd[9]_input_1_0 ;
    wire \dffre_bi_ddd[9]_input_2_0 ;
    wire \dffre_br_dd[9]_input_1_0 ;
    wire \dffre_br_dd[9]_input_2_0 ;
    wire \dffre_br_d[9]_input_1_0 ;
    wire \dffre_br_d[9]_input_2_0 ;
    wire \dffre_ar_ddd[9]_input_1_0 ;
    wire \dffre_ar_ddd[9]_input_2_0 ;
    wire \dffre_ar_dddd[9]_input_1_0 ;
    wire \dffre_ar_dddd[9]_input_2_0 ;
    wire \dffre_ar_d[9]_input_1_0 ;
    wire \dffre_ar_d[9]_input_2_0 ;
    wire \dffre_ai_d[10]_input_1_0 ;
    wire \dffre_ai_d[10]_input_2_0 ;
    wire \dffre_common[18]_input_1_0 ;
    wire \dffre_common[18]_input_2_0 ;
    wire \dffre_common[4]_input_1_0 ;
    wire \dffre_common[4]_input_2_0 ;
    wire \dffre_common[5]_input_1_0 ;
    wire \dffre_common[5]_input_2_0 ;
    wire \dffre_common[6]_input_1_0 ;
    wire \dffre_common[6]_input_2_0 ;
    wire \dffre_common[8]_input_1_0 ;
    wire \dffre_common[8]_input_2_0 ;
    wire \dffre_common[7]_input_1_0 ;
    wire \dffre_common[7]_input_2_0 ;
    wire \dffre_common[10]_input_1_0 ;
    wire \dffre_common[10]_input_2_0 ;
    wire \dffre_common[9]_input_1_0 ;
    wire \dffre_common[9]_input_2_0 ;
    wire \dffre_common[11]_input_1_0 ;
    wire \dffre_common[11]_input_2_0 ;
    wire \dffre_common[13]_input_1_0 ;
    wire \dffre_common[13]_input_2_0 ;
    wire \dffre_common[19]_input_1_0 ;
    wire \dffre_common[19]_input_2_0 ;
    wire \dffre_common[17]_input_1_0 ;
    wire \dffre_common[17]_input_2_0 ;
    wire \dffre_bi_ddd[3]_input_1_0 ;
    wire \dffre_bi_ddd[3]_input_2_0 ;
    wire \dffre_br_ddd[4]_input_1_0 ;
    wire \dffre_br_ddd[4]_input_2_0 ;
    wire \dffre_bi_ddd[4]_input_1_0 ;
    wire \dffre_bi_ddd[4]_input_2_0 ;
    wire \dffre_br_dd[4]_input_1_0 ;
    wire \dffre_br_dd[4]_input_2_0 ;
    wire \dffre_br_d[4]_input_1_0 ;
    wire \dffre_br_d[4]_input_2_0 ;
    wire \dffre_bi_ddd[5]_input_1_0 ;
    wire \dffre_bi_ddd[5]_input_2_0 ;
    wire \dffre_br_dd[5]_input_1_0 ;
    wire \dffre_br_dd[5]_input_2_0 ;
    wire \dffre_br_ddd[5]_input_1_0 ;
    wire \dffre_br_ddd[5]_input_2_0 ;
    wire \dffre_br_d[5]_input_1_0 ;
    wire \dffre_br_d[5]_input_2_0 ;
    wire \dffre_bi_ddd[6]_input_1_0 ;
    wire \dffre_bi_ddd[6]_input_2_0 ;
    wire \dffre_br_ddd[6]_input_1_0 ;
    wire \dffre_br_ddd[6]_input_2_0 ;
    wire \dffre_br_dd[6]_input_1_0 ;
    wire \dffre_br_dd[6]_input_2_0 ;
    wire \dffre_br_d[6]_input_1_0 ;
    wire \dffre_br_d[6]_input_2_0 ;
    wire \dffre_bi_ddd[8]_input_1_0 ;
    wire \dffre_bi_ddd[8]_input_2_0 ;
    wire \dffre_br_ddd[8]_input_1_0 ;
    wire \dffre_br_ddd[8]_input_2_0 ;
    wire \dffre_br_dd[8]_input_1_0 ;
    wire \dffre_br_dd[8]_input_2_0 ;
    wire \dffre_br_d[8]_input_1_0 ;
    wire \dffre_br_d[8]_input_2_0 ;
    wire \dffre_br_ddd[11]_input_1_0 ;
    wire \dffre_br_ddd[11]_input_2_0 ;
    wire \dffre_bi_ddd[11]_input_1_0 ;
    wire \dffre_bi_ddd[11]_input_2_0 ;
    wire \dffre_br_d[11]_input_1_0 ;
    wire \dffre_br_d[11]_input_2_0 ;
    wire \dffre_br_dd[11]_input_1_0 ;
    wire \dffre_br_dd[11]_input_2_0 ;
    wire \dffre_br_ddd[12]_input_1_0 ;
    wire \dffre_br_ddd[12]_input_2_0 ;
    wire \dffre_bi_ddd[12]_input_1_0 ;
    wire \dffre_bi_ddd[12]_input_2_0 ;
    wire \dffre_br_dd[12]_input_1_0 ;
    wire \dffre_br_dd[12]_input_2_0 ;
    wire \dffre_br_d[12]_input_1_0 ;
    wire \dffre_br_d[12]_input_2_0 ;
    wire \dffre_bi_ddd[10]_input_1_0 ;
    wire \dffre_bi_ddd[10]_input_2_0 ;
    wire \dffre_bi_ddd[17]_input_1_0 ;
    wire \dffre_bi_ddd[17]_input_2_0 ;
    wire \dffre_bi_d[4]_input_1_0 ;
    wire \dffre_bi_d[4]_input_2_0 ;
    wire \dffre_bi_d[3]_input_1_0 ;
    wire \dffre_bi_d[3]_input_2_0 ;
    wire \dffre_bi_d[2]_input_1_0 ;
    wire \dffre_bi_d[2]_input_2_0 ;
    wire \dffre_common[16]_input_1_0 ;
    wire \dffre_common[16]_input_2_0 ;
    wire \dffre_common[15]_input_1_0 ;
    wire \dffre_common[15]_input_2_0 ;
    wire \dffre_common[14]_input_1_0 ;
    wire \dffre_common[14]_input_2_0 ;
    wire \dffre_br_ddd[10]_input_1_0 ;
    wire \dffre_br_ddd[10]_input_2_0 ;
    wire \dffre_bi_d[6]_input_1_0 ;
    wire \dffre_bi_d[6]_input_2_0 ;
    wire \dffre_br_d[10]_input_1_0 ;
    wire \dffre_br_d[10]_input_2_0 ;
    wire \dffre_br_dd[10]_input_1_0 ;
    wire \dffre_br_dd[10]_input_2_0 ;
    wire \dffre_br_ddd[13]_input_1_0 ;
    wire \dffre_br_ddd[13]_input_2_0 ;
    wire \dffre_br_dd[13]_input_1_0 ;
    wire \dffre_br_dd[13]_input_2_0 ;
    wire \dffre_br_d[13]_input_1_0 ;
    wire \dffre_br_d[13]_input_2_0 ;
    wire \dffre_br_d[3]_input_1_0 ;
    wire \dffre_br_d[3]_input_2_0 ;
    wire \dffre_br_dd[3]_input_1_0 ;
    wire \dffre_br_dd[3]_input_2_0 ;
    wire \dffre_br_ddd[3]_input_1_0 ;
    wire \dffre_br_ddd[3]_input_2_0 ;
    wire \dffre_br_d[15]_input_1_0 ;
    wire \dffre_br_d[15]_input_2_0 ;
    wire \dffre_br_dd[15]_input_1_0 ;
    wire \dffre_br_dd[15]_input_2_0 ;
    wire \dffre_br_d[16]_input_1_0 ;
    wire \dffre_br_d[16]_input_2_0 ;
    wire \dffre_br_ddd[17]_input_1_0 ;
    wire \dffre_br_ddd[17]_input_2_0 ;
    wire \dffre_br_dd[17]_input_1_0 ;
    wire \dffre_br_dd[17]_input_2_0 ;
    wire \dffre_br_d[17]_input_1_0 ;
    wire \dffre_br_d[17]_input_2_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1607___input_0_4 ;
    wire \lut_$abc$22685$li353_li353_input_0_3 ;
    wire \lut_$abc$22685$li352_li352_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1662___input_0_3 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1607___input_0_2 ;
    wire \lut_$abc$22685$li353_li353_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1662___input_0_5 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1607___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1662___input_0_1 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1608___input_0_4 ;
    wire \lut_$abc$22685$li355_li355_input_0_0 ;
    wire \lut_$abc$22685$li356_li356_input_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1608___input_0_3 ;
    wire \lut_$abc$22685$li356_li356_input_0_4 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1639___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1628___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1609___input_0_1 ;
    wire \lut_$abc$22685$li358_li358_input_0_2 ;
    wire \lut_$abc$22685$li357_li357_input_0_4 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1625___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1626___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1609___input_0_3 ;
    wire \lut_$abc$22685$li358_li358_input_0_3 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1610___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1624___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1626___input_0_4 ;
    wire \lut_$abc$22685$li360_li360_input_0_3 ;
    wire \lut_$abc$22685$li359_li359_input_0_1 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1610___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1624___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1626___input_0_1 ;
    wire \lut_$abc$22685$li360_li360_input_0_1 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_0_0 ;
    wire \lut_$abc$22685$li362_li362_input_0_2 ;
    wire \lut_$abc$22685$li361_li361_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1624___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1637___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1627___input_0_3 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_0_0 ;
    wire \lut_$abc$22685$li362_li362_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1625___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1637___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1627___input_0_1 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_0_0 ;
    wire \lut_$abc$22685$li363_li363_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1636___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1638___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1629___input_0_1 ;
    wire \lut_$abc$22685$li364_li364_input_0_4 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1636___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1638___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1629___input_0_4 ;
    wire \lut_$abc$22685$li364_li364_input_0_5 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1636___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1638___input_0_0 ;
    wire \lut_$abc$22685$li365_li365_input_0_0 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1648___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1647___input_0_0 ;
    wire \lut_$abc$22685$li367_li367_input_0_0 ;
    wire \lut_$abc$22685$li366_li366_input_0_1 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1648___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1647___input_0_4 ;
    wire \lut_$abc$22685$li367_li367_input_0_3 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1649___input_0_2 ;
    wire \lut_$abc$22685$li368_li368_input_0_4 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_0_0 ;
    wire \lut_$abc$22685$li369_li369_input_0_3 ;
    wire \lut_$abc$22685$li370_li370_input_0_3 ;
    wire \dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_0_0 ;
    wire \lut_$abc$22685$li370_li370_input_0_2 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1427___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1430___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1431___input_0_1 ;
    wire \lut_$abc$22685$li467_li467_input_0_1 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_0_0 ;
    wire \lut_$abc$22685$li468_li468_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1430___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1431___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1434___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1429___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1434___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1437___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1429___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1436___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1445___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1439___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1439___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1456___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1447___input_0_1 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1449___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1456___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1446___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1451___input_0_2 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1453___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1449___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1457___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1451___input_0_4 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1460___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1453___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1458___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1462___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1460___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1458___input_0_4 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1469___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1465___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1463___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1471___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1469___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1465___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1477___input_0_5 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1474___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1476___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1477___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1472___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1481___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1474___input_0_5 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1486___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1480___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1487___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1484___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1489___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1483___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1490___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1494___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1492___input_0_4 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1495___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1499___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1492___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1495___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1503___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1500___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1503___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1502___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1500___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1505___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1502___input_0_5 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1506___input_0_2 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_0_0 ;
    wire \lut_$abc$22685$li429_li429_input_0_1 ;
    wire \lut_$abc$22685$li428_li428_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1300___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1302___input_0_5 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1300___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1302___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1298___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1306___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1304___input_0_4 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1308___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1306___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1304___input_0_5 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1309___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1315___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1312___input_0_5 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1312___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1318___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1317___input_0_4 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1320___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1318___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1317___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1321___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1324___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1325___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1324___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1332___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1325___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1327___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1335___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1337___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1327___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1330___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1333___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1329___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1348___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1338___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1343___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1339___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1348___input_0_1 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1345___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1349___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1342___input_0_1 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1352___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1345___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1361___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1358___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1355___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1351___input_0_2 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1354___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1359___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1364___input_0_4 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1368___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1363___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1359___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1367___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1365___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1362___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1371___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1372___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1375___input_0_3 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1376___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1382___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1378___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1378___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1383___input_0_0 ;
    wire \dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1383___input_0_1 ;
    wire \dffre_addcommon[20]_input_0_0 ;
    wire \lut_$abc$22685$li017_li017_input_0_4 ;
    wire \lut_$abc$22685$li018_li018_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1690___input_0_0 ;
    wire \lut_$abc$22685$li013_li013_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1618___input_0_4 ;
    wire \dffre_addi[18]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1161___input_0_2 ;
    wire \lut_$abc$22685$li057_li057_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1164___input_0_3 ;
    wire \dffre_addr[18]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1600___input_0_2 ;
    wire \dffre_ai_d[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_3 ;
    wire \lut_$abc$22685$li084_li084_input_0_0 ;
    wire \dffre_ai_d[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_4 ;
    wire \lut_$abc$22685$li085_li085_input_0_3 ;
    wire \dffre_ai_d[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_0 ;
    wire \lut_$abc$22685$li086_li086_input_0_1 ;
    wire \dffre_ai_d[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_2 ;
    wire \lut_$abc$22685$li087_li087_input_0_4 ;
    wire \dffre_ai_d[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_2 ;
    wire \lut_$abc$22685$li088_li088_input_0_0 ;
    wire \dffre_ai_d[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_1 ;
    wire \lut_$abc$22685$li089_li089_input_0_0 ;
    wire \dffre_ai_d[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_4 ;
    wire \lut_$abc$22685$li090_li090_input_0_2 ;
    wire \dffre_ai_d[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_1 ;
    wire \lut_$abc$22685$li091_li091_input_0_1 ;
    wire \dffre_ai_d[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_3 ;
    wire \lut_$abc$22685$li092_li092_input_0_0 ;
    wire \dffre_ai_d[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_3 ;
    wire \lut_$abc$22685$li093_li093_input_0_0 ;
    wire \dffre_ai_d[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_1 ;
    wire \lut_$abc$22685$li094_li094_input_0_4 ;
    wire \dffre_ai_d[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_1 ;
    wire \lut_$abc$22685$li095_li095_input_0_3 ;
    wire \dffre_ai_d[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_2 ;
    wire \lut_$abc$22685$li096_li096_input_0_3 ;
    wire \dffre_ai_d[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_2 ;
    wire \lut_$abc$22685$li097_li097_input_0_3 ;
    wire \dffre_ai_d[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_4 ;
    wire \lut_$abc$22685$li098_li098_input_0_0 ;
    wire \dffre_ai_d[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_3 ;
    wire \lut_$abc$22685$li099_li099_input_0_3 ;
    wire \dffre_ai_d[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_2 ;
    wire \lut_$abc$22685$li100_li100_input_0_2 ;
    wire \dffre_ai_d[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_1 ;
    wire \lut_$abc$22685$li101_li101_input_0_3 ;
    wire \dffre_ai_d[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_1 ;
    wire \lut_$abc$22685$li102_li102_input_0_1 ;
    wire \dffre_ai_d[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_0 ;
    wire \lut_$abc$22685$li061_li061_input_0_0 ;
    wire \lut_$abc$22685$li103_li103_input_0_3 ;
    wire \dffre_ai_dd[0]_input_0_0 ;
    wire \lut_$abc$22685$li104_li104_input_0_0 ;
    wire \dffre_ai_dd[1]_input_0_0 ;
    wire \lut_$abc$22685$li105_li105_input_0_2 ;
    wire \dffre_ai_dd[2]_input_0_0 ;
    wire \lut_$abc$22685$li106_li106_input_0_1 ;
    wire \dffre_ai_dd[3]_input_0_0 ;
    wire \lut_$abc$22685$li107_li107_input_0_4 ;
    wire \dffre_ai_dd[4]_input_0_0 ;
    wire \lut_$abc$22685$li108_li108_input_0_4 ;
    wire \dffre_ai_dd[5]_input_0_0 ;
    wire \lut_$abc$22685$li109_li109_input_0_1 ;
    wire \dffre_ai_dd[6]_input_0_0 ;
    wire \lut_$abc$22685$li110_li110_input_0_0 ;
    wire \dffre_ai_dd[7]_input_0_0 ;
    wire \lut_$abc$22685$li111_li111_input_0_0 ;
    wire \dffre_ai_dd[8]_input_0_0 ;
    wire \lut_$abc$22685$li112_li112_input_0_2 ;
    wire \dffre_ai_dd[9]_input_0_0 ;
    wire \lut_$abc$22685$li113_li113_input_0_0 ;
    wire \dffre_ai_dd[10]_input_0_0 ;
    wire \lut_$abc$22685$li114_li114_input_0_4 ;
    wire \dffre_ai_dd[11]_input_0_0 ;
    wire \lut_$abc$22685$li115_li115_input_0_4 ;
    wire \dffre_ai_dd[12]_input_0_0 ;
    wire \lut_$abc$22685$li116_li116_input_0_4 ;
    wire \dffre_ai_dd[13]_input_0_0 ;
    wire \lut_$abc$22685$li117_li117_input_0_4 ;
    wire \dffre_ai_dd[14]_input_0_0 ;
    wire \lut_$abc$22685$li118_li118_input_0_4 ;
    wire \dffre_ai_dd[15]_input_0_0 ;
    wire \lut_$abc$22685$li119_li119_input_0_0 ;
    wire \dffre_ai_dd[16]_input_0_0 ;
    wire \lut_$abc$22685$li120_li120_input_0_0 ;
    wire \dffre_ai_dd[17]_input_0_0 ;
    wire \lut_$abc$22685$li121_li121_input_0_1 ;
    wire \dffre_ai_dd[18]_input_0_0 ;
    wire \lut_$abc$22685$li122_li122_input_0_1 ;
    wire \dffre_ai_dd[19]_input_0_0 ;
    wire \lut_$abc$22685$li123_li123_input_0_3 ;
    wire \dffre_ai_ddd[0]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_0 ;
    wire \lut_$abc$22685$li124_li124_input_0_0 ;
    wire \dffre_ai_ddd[1]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_1 ;
    wire \lut_$abc$22685$li125_li125_input_0_4 ;
    wire \dffre_ai_ddd[2]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_2 ;
    wire \lut_$abc$22685$li126_li126_input_0_3 ;
    wire \dffre_ai_ddd[3]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_3 ;
    wire \lut_$abc$22685$li127_li127_input_0_1 ;
    wire \dffre_ai_ddd[4]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_4 ;
    wire \lut_$abc$22685$li128_li128_input_0_3 ;
    wire \dffre_ai_ddd[5]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_5 ;
    wire \lut_$abc$22685$li129_li129_input_0_3 ;
    wire \dffre_ai_ddd[6]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_6 ;
    wire \lut_$abc$22685$li130_li130_input_0_2 ;
    wire \dffre_ai_ddd[7]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_7 ;
    wire \lut_$abc$22685$li131_li131_input_0_0 ;
    wire \dffre_ai_ddd[8]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_8 ;
    wire \lut_$abc$22685$li132_li132_input_0_0 ;
    wire \dffre_ai_ddd[9]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_9 ;
    wire \lut_$abc$22685$li133_li133_input_0_4 ;
    wire \dffre_ai_ddd[10]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_10 ;
    wire \lut_$abc$22685$li134_li134_input_0_3 ;
    wire \dffre_ai_ddd[11]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_11 ;
    wire \lut_$abc$22685$li135_li135_input_0_3 ;
    wire \dffre_ai_ddd[12]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_12 ;
    wire \lut_$abc$22685$li136_li136_input_0_2 ;
    wire \dffre_ai_ddd[13]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_13 ;
    wire \lut_$abc$22685$li137_li137_input_0_4 ;
    wire \dffre_ai_ddd[14]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_14 ;
    wire \lut_$abc$22685$li138_li138_input_0_2 ;
    wire \dffre_ai_ddd[15]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_15 ;
    wire \lut_$abc$22685$li139_li139_input_0_4 ;
    wire \dffre_ai_ddd[16]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_16 ;
    wire \lut_$abc$22685$li140_li140_input_0_0 ;
    wire \dffre_ai_ddd[17]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_17 ;
    wire \lut_$abc$22685$li141_li141_input_0_3 ;
    wire \dffre_ai_ddd[18]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_18 ;
    wire \lut_$abc$22685$li142_li142_input_0_2 ;
    wire \dffre_ai_ddd[19]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_19 ;
    wire \lut_$abc$22685$li143_li143_input_0_2 ;
    wire \dffre_ai_dddd[0]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___input_0_3 ;
    wire \lut_$abc$22685$li040_li040_input_0_3 ;
    wire \lut_$abc$22685$li041_li041_input_0_3 ;
    wire \lut_$abc$22685$li043_li043_input_0_2 ;
    wire \lut_$abc$22685$li042_li042_input_0_2 ;
    wire \lut_$abc$22685$li044_li044_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1741___input_0_0 ;
    wire \dffre_ai_dddd[1]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___input_0_1 ;
    wire \lut_$abc$22685$li041_li041_input_0_1 ;
    wire \lut_$abc$22685$li043_li043_input_0_3 ;
    wire \lut_$abc$22685$li042_li042_input_0_3 ;
    wire \lut_$abc$22685$li044_li044_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1741___input_0_3 ;
    wire \dffre_ai_dddd[2]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___input_0_2 ;
    wire \lut_$abc$22685$li043_li043_input_0_0 ;
    wire \lut_$abc$22685$li042_li042_input_0_0 ;
    wire \lut_$abc$22685$li044_li044_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1741___input_0_5 ;
    wire \dffre_ai_dddd[3]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___input_0_5 ;
    wire \lut_$abc$22685$li043_li043_input_0_4 ;
    wire \lut_$abc$22685$li044_li044_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1741___input_0_4 ;
    wire \dffre_ai_dddd[4]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___input_0_0 ;
    wire \lut_$abc$22685$li044_li044_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1741___input_0_1 ;
    wire \dffre_ai_dddd[5]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1159___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1741___input_0_2 ;
    wire \dffre_ai_dddd[6]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1160___input_0_2 ;
    wire \lut_$abc$22685$li046_li046_input_0_4 ;
    wire \lut_$abc$22685$li047_li047_input_0_4 ;
    wire \dffre_ai_dddd[7]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1160___input_0_0 ;
    wire \lut_$abc$22685$li047_li047_input_0_2 ;
    wire \dffre_ai_dddd[8]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1161___input_0_3 ;
    wire \lut_$abc$22685$li050_li050_input_0_2 ;
    wire \lut_$abc$22685$li048_li048_input_0_2 ;
    wire \lut_$abc$22685$li049_li049_input_0_3 ;
    wire \dffre_ai_dddd[9]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1161___input_0_1 ;
    wire \lut_$abc$22685$li050_li050_input_0_0 ;
    wire \lut_$abc$22685$li049_li049_input_0_1 ;
    wire \dffre_ai_dddd[10]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1161___input_0_0 ;
    wire \lut_$abc$22685$li050_li050_input_0_1 ;
    wire \dffre_ai_dddd[11]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1162___input_0_3 ;
    wire \lut_$abc$22685$li054_li054_input_0_2 ;
    wire \lut_$abc$22685$li052_li052_input_0_2 ;
    wire \lut_$abc$22685$li051_li051_input_0_2 ;
    wire \lut_$abc$22685$li053_li053_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1656___input_0_3 ;
    wire \dffre_ai_dddd[12]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1162___input_0_4 ;
    wire \lut_$abc$22685$li054_li054_input_0_1 ;
    wire \lut_$abc$22685$li052_li052_input_0_1 ;
    wire \lut_$abc$22685$li053_li053_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1656___input_0_4 ;
    wire \dffre_ai_dddd[13]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1162___input_0_1 ;
    wire \lut_$abc$22685$li054_li054_input_0_3 ;
    wire \lut_$abc$22685$li053_li053_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1656___input_0_1 ;
    wire \dffre_ai_dddd[14]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1162___input_0_2 ;
    wire \lut_$abc$22685$li054_li054_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1656___input_0_2 ;
    wire \dffre_ai_dddd[15]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1162___input_0_5 ;
    wire \lut_$abc$22685$li055_li055_input_0_1 ;
    wire \dffre_ai_dddd[16]_input_0_0 ;
    wire \lut_$abc$22685$li059_li059_input_0_3 ;
    wire \lut_$abc$22685$li056_li056_input_0_3 ;
    wire \lut_$abc$22685$li058_li058_input_0_3 ;
    wire \lut_$abc$22685$li060_li060_input_0_5 ;
    wire \lut_$abc$22685$li057_li057_input_0_1 ;
    wire \dffre_ai_dddd[17]_input_0_0 ;
    wire \lut_$abc$22685$li059_li059_input_0_2 ;
    wire \lut_$abc$22685$li058_li058_input_0_4 ;
    wire \lut_$abc$22685$li060_li060_input_0_4 ;
    wire \lut_$abc$22685$li057_li057_input_0_4 ;
    wire \dffre_ai_dddd[18]_input_0_0 ;
    wire \lut_$abc$22685$li059_li059_input_0_4 ;
    wire \lut_$abc$22685$li058_li058_input_0_0 ;
    wire \lut_$abc$22685$li060_li060_input_0_0 ;
    wire \dffre_ai_dddd[19]_input_0_0 ;
    wire \lut_$abc$22685$li059_li059_input_0_5 ;
    wire \lut_$abc$22685$li060_li060_input_0_3 ;
    wire \dffre_ar_d[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_1_0 ;
    wire \lut_$abc$22685$li164_li164_input_0_0 ;
    wire \dffre_ar_d[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_1_0 ;
    wire \lut_$abc$22685$li165_li165_input_0_2 ;
    wire \dffre_ar_d[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_1_0 ;
    wire \lut_$abc$22685$li166_li166_input_0_4 ;
    wire \dffre_ar_d[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_1_0 ;
    wire \lut_$abc$22685$li167_li167_input_0_1 ;
    wire \dffre_ar_d[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_1_0 ;
    wire \lut_$abc$22685$li168_li168_input_0_3 ;
    wire \dffre_ar_d[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_1_0 ;
    wire \lut_$abc$22685$li169_li169_input_0_0 ;
    wire \dffre_ar_d[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_1_0 ;
    wire \lut_$abc$22685$li170_li170_input_0_4 ;
    wire \dffre_ar_d[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_1_0 ;
    wire \lut_$abc$22685$li171_li171_input_0_3 ;
    wire \dffre_ar_d[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_1_0 ;
    wire \lut_$abc$22685$li172_li172_input_0_2 ;
    wire \dffre_ar_d[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_1_0 ;
    wire \lut_$abc$22685$li173_li173_input_0_2 ;
    wire \dffre_ar_d[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_1_0 ;
    wire \lut_$abc$22685$li174_li174_input_0_2 ;
    wire \dffre_ar_d[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_1_0 ;
    wire \lut_$abc$22685$li175_li175_input_0_1 ;
    wire \dffre_ar_d[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_1_0 ;
    wire \lut_$abc$22685$li176_li176_input_0_1 ;
    wire \dffre_ar_d[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_1_0 ;
    wire \lut_$abc$22685$li177_li177_input_0_3 ;
    wire \dffre_ar_d[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_1_0 ;
    wire \lut_$abc$22685$li178_li178_input_0_1 ;
    wire \dffre_ar_d[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_1_0 ;
    wire \lut_$abc$22685$li179_li179_input_0_3 ;
    wire \dffre_ar_d[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_1_0 ;
    wire \lut_$abc$22685$li180_li180_input_0_1 ;
    wire \dffre_ar_d[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_1_0 ;
    wire \lut_$abc$22685$li181_li181_input_0_4 ;
    wire \dffre_ar_d[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_1_0 ;
    wire \lut_$abc$22685$li182_li182_input_0_2 ;
    wire \dffre_ar_d[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_1 ;
    wire \lut_$abc$22685$li061_li061_input_0_1 ;
    wire \lut_$abc$22685$li183_li183_input_0_1 ;
    wire \dffre_ar_dd[0]_input_0_0 ;
    wire \lut_$abc$22685$li184_li184_input_0_4 ;
    wire \dffre_ar_dd[1]_input_0_0 ;
    wire \lut_$abc$22685$li185_li185_input_0_4 ;
    wire \dffre_ar_dd[2]_input_0_0 ;
    wire \lut_$abc$22685$li186_li186_input_0_3 ;
    wire \dffre_ar_dd[3]_input_0_0 ;
    wire \lut_$abc$22685$li187_li187_input_0_3 ;
    wire \dffre_ar_dd[4]_input_0_0 ;
    wire \lut_$abc$22685$li188_li188_input_0_3 ;
    wire \dffre_ar_dd[5]_input_0_0 ;
    wire \lut_$abc$22685$li189_li189_input_0_4 ;
    wire \dffre_ar_dd[6]_input_0_0 ;
    wire \lut_$abc$22685$li190_li190_input_0_3 ;
    wire \dffre_ar_dd[7]_input_0_0 ;
    wire \lut_$abc$22685$li191_li191_input_0_4 ;
    wire \dffre_ar_dd[8]_input_0_0 ;
    wire \lut_$abc$22685$li192_li192_input_0_1 ;
    wire \dffre_ar_dd[9]_input_0_0 ;
    wire \lut_$abc$22685$li193_li193_input_0_1 ;
    wire \dffre_ar_dd[10]_input_0_0 ;
    wire \lut_$abc$22685$li194_li194_input_0_2 ;
    wire \dffre_ar_dd[11]_input_0_0 ;
    wire \lut_$abc$22685$li195_li195_input_0_4 ;
    wire \dffre_ar_dd[12]_input_0_0 ;
    wire \lut_$abc$22685$li196_li196_input_0_1 ;
    wire \dffre_ar_dd[13]_input_0_0 ;
    wire \lut_$abc$22685$li197_li197_input_0_4 ;
    wire \dffre_ar_dd[14]_input_0_0 ;
    wire \lut_$abc$22685$li198_li198_input_0_1 ;
    wire \dffre_ar_dd[15]_input_0_0 ;
    wire \lut_$abc$22685$li199_li199_input_0_3 ;
    wire \dffre_ar_dd[16]_input_0_0 ;
    wire \lut_$abc$22685$li200_li200_input_0_2 ;
    wire \dffre_ar_dd[17]_input_0_0 ;
    wire \lut_$abc$22685$li201_li201_input_0_4 ;
    wire \dffre_ar_dd[18]_input_0_0 ;
    wire \lut_$abc$22685$li202_li202_input_0_2 ;
    wire \dffre_ar_dd[19]_input_0_0 ;
    wire \lut_$abc$22685$li203_li203_input_0_0 ;
    wire \dffre_ar_ddd[0]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_0 ;
    wire \lut_$abc$22685$li204_li204_input_0_4 ;
    wire \dffre_ar_ddd[1]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_1 ;
    wire \lut_$abc$22685$li205_li205_input_0_1 ;
    wire \dffre_ar_ddd[2]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_2 ;
    wire \lut_$abc$22685$li206_li206_input_0_4 ;
    wire \dffre_ar_ddd[3]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_3 ;
    wire \lut_$abc$22685$li207_li207_input_0_4 ;
    wire \dffre_ar_ddd[4]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_4 ;
    wire \lut_$abc$22685$li208_li208_input_0_3 ;
    wire \dffre_ar_ddd[5]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_5 ;
    wire \lut_$abc$22685$li209_li209_input_0_3 ;
    wire \dffre_ar_ddd[6]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_6 ;
    wire \lut_$abc$22685$li210_li210_input_0_3 ;
    wire \dffre_ar_ddd[7]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_7 ;
    wire \lut_$abc$22685$li211_li211_input_0_0 ;
    wire \dffre_ar_ddd[8]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_8 ;
    wire \lut_$abc$22685$li212_li212_input_0_1 ;
    wire \dffre_ar_ddd[9]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_9 ;
    wire \lut_$abc$22685$li213_li213_input_0_0 ;
    wire \dffre_ar_ddd[10]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_10 ;
    wire \lut_$abc$22685$li214_li214_input_0_3 ;
    wire \dffre_ar_ddd[11]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_11 ;
    wire \lut_$abc$22685$li215_li215_input_0_4 ;
    wire \dffre_ar_ddd[12]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_12 ;
    wire \lut_$abc$22685$li216_li216_input_0_2 ;
    wire \dffre_ar_ddd[13]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_13 ;
    wire \lut_$abc$22685$li217_li217_input_0_3 ;
    wire \dffre_ar_ddd[14]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_14 ;
    wire \lut_$abc$22685$li218_li218_input_0_2 ;
    wire \dffre_ar_ddd[15]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_15 ;
    wire \lut_$abc$22685$li219_li219_input_0_4 ;
    wire \dffre_ar_ddd[16]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_16 ;
    wire \lut_$abc$22685$li220_li220_input_0_0 ;
    wire \dffre_ar_ddd[17]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_17 ;
    wire \lut_$abc$22685$li221_li221_input_0_3 ;
    wire \dffre_ar_ddd[18]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_18 ;
    wire \lut_$abc$22685$li222_li222_input_0_3 ;
    wire \dffre_ar_ddd[19]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_19 ;
    wire \lut_$abc$22685$li223_li223_input_0_1 ;
    wire \dffre_ar_dddd[0]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1601___input_0_3 ;
    wire \lut_$abc$22685$li019_li019_input_0_4 ;
    wire \lut_$abc$22685$li020_li020_input_0_4 ;
    wire \lut_$abc$22685$li021_li021_input_0_1 ;
    wire \lut_$abc$22685$li022_li022_input_0_1 ;
    wire \lut_$abc$22685$li023_li023_input_0_1 ;
    wire \dffre_ar_dddd[1]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1601___input_0_2 ;
    wire \lut_$abc$22685$li020_li020_input_0_3 ;
    wire \lut_$abc$22685$li021_li021_input_0_3 ;
    wire \lut_$abc$22685$li022_li022_input_0_3 ;
    wire \lut_$abc$22685$li023_li023_input_0_3 ;
    wire \dffre_ar_dddd[2]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1601___input_0_1 ;
    wire \lut_$abc$22685$li021_li021_input_0_4 ;
    wire \lut_$abc$22685$li022_li022_input_0_4 ;
    wire \lut_$abc$22685$li023_li023_input_0_4 ;
    wire \dffre_ar_dddd[3]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1601___input_0_4 ;
    wire \lut_$abc$22685$li022_li022_input_0_0 ;
    wire \lut_$abc$22685$li023_li023_input_0_2 ;
    wire \dffre_ar_dddd[4]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1601___input_0_0 ;
    wire \lut_$abc$22685$li023_li023_input_0_5 ;
    wire \dffre_ar_dddd[5]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1603___input_0_3 ;
    wire \lut_$abc$22685$li027_li027_input_0_0 ;
    wire \lut_$abc$22685$li025_li025_input_0_2 ;
    wire \lut_$abc$22685$li026_li026_input_0_2 ;
    wire \lut_$abc$22685$li024_li024_input_0_2 ;
    wire \dffre_ar_dddd[6]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1603___input_0_0 ;
    wire \lut_$abc$22685$li027_li027_input_0_3 ;
    wire \lut_$abc$22685$li025_li025_input_0_3 ;
    wire \lut_$abc$22685$li026_li026_input_0_3 ;
    wire \dffre_ar_dddd[7]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1603___input_0_1 ;
    wire \lut_$abc$22685$li027_li027_input_0_4 ;
    wire \lut_$abc$22685$li026_li026_input_0_4 ;
    wire \dffre_ar_dddd[8]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1603___input_0_2 ;
    wire \lut_$abc$22685$li027_li027_input_0_1 ;
    wire \dffre_ar_dddd[9]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1604___input_0_1 ;
    wire \lut_$abc$22685$li028_li028_input_0_1 ;
    wire \lut_$abc$22685$li029_li029_input_0_1 ;
    wire \lut_$abc$22685$li031_li031_input_0_1 ;
    wire \lut_$abc$22685$li030_li030_input_0_3 ;
    wire \dffre_ar_dddd[10]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1604___input_0_3 ;
    wire \lut_$abc$22685$li029_li029_input_0_2 ;
    wire \lut_$abc$22685$li031_li031_input_0_2 ;
    wire \lut_$abc$22685$li030_li030_input_0_2 ;
    wire \dffre_ar_dddd[11]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1604___input_0_2 ;
    wire \lut_$abc$22685$li031_li031_input_0_0 ;
    wire \lut_$abc$22685$li030_li030_input_0_4 ;
    wire \dffre_ar_dddd[12]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1604___input_0_0 ;
    wire \lut_$abc$22685$li031_li031_input_0_3 ;
    wire \dffre_ar_dddd[13]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1704___input_0_2 ;
    wire \lut_$abc$22685$li032_li032_input_0_2 ;
    wire \lut_$abc$22685$li034_li034_input_0_4 ;
    wire \lut_$abc$22685$li033_li033_input_0_4 ;
    wire \dffre_ar_dddd[14]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1704___input_0_3 ;
    wire \lut_$abc$22685$li034_li034_input_0_3 ;
    wire \lut_$abc$22685$li033_li033_input_0_3 ;
    wire \dffre_ar_dddd[15]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1704___input_0_1 ;
    wire \lut_$abc$22685$li034_li034_input_0_1 ;
    wire \dffre_ar_dddd[16]_input_0_0 ;
    wire \lut_$abc$22685$li038_li038_input_0_0 ;
    wire \lut_$abc$22685$li035_li035_input_0_4 ;
    wire \lut_$abc$22685$li036_li036_input_0_4 ;
    wire \lut_$abc$22685$li037_li037_input_0_3 ;
    wire \lut_$abc$22685$li039_li039_input_0_4 ;
    wire \dffre_ar_dddd[17]_input_0_0 ;
    wire \lut_$abc$22685$li038_li038_input_0_5 ;
    wire \lut_$abc$22685$li036_li036_input_0_2 ;
    wire \lut_$abc$22685$li037_li037_input_0_2 ;
    wire \lut_$abc$22685$li039_li039_input_0_2 ;
    wire \dffre_ar_dddd[18]_input_0_0 ;
    wire \lut_$abc$22685$li038_li038_input_0_1 ;
    wire \lut_$abc$22685$li037_li037_input_0_1 ;
    wire \lut_$abc$22685$li039_li039_input_0_3 ;
    wire \dffre_ar_dddd[19]_input_0_0 ;
    wire \lut_$abc$22685$li038_li038_input_0_2 ;
    wire \lut_$abc$22685$li039_li039_input_0_5 ;
    wire \dffre_bi_d[0]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_0 ;
    wire \lut_$abc$22685$li242_li242_input_0_1 ;
    wire \dffre_bi_d[1]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_1 ;
    wire \lut_$abc$22685$li243_li243_input_0_0 ;
    wire \dffre_bi_d[2]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_2 ;
    wire \lut_$abc$22685$li244_li244_input_0_1 ;
    wire \dffre_bi_d[3]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_3 ;
    wire \lut_$abc$22685$li245_li245_input_0_3 ;
    wire \dffre_bi_d[4]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_4 ;
    wire \lut_$abc$22685$li246_li246_input_0_3 ;
    wire \dffre_bi_d[5]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_5 ;
    wire \lut_$abc$22685$li247_li247_input_0_1 ;
    wire \dffre_bi_d[6]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_6 ;
    wire \lut_$abc$22685$li248_li248_input_0_4 ;
    wire \dffre_bi_d[7]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_7 ;
    wire \lut_$abc$22685$li249_li249_input_0_3 ;
    wire \dffre_bi_d[8]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_8 ;
    wire \lut_$abc$22685$li250_li250_input_0_4 ;
    wire \dffre_bi_d[9]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_9 ;
    wire \lut_$abc$22685$li251_li251_input_0_2 ;
    wire \dffre_bi_d[10]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_10 ;
    wire \lut_$abc$22685$li252_li252_input_0_4 ;
    wire \dffre_bi_d[11]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_11 ;
    wire \lut_$abc$22685$li253_li253_input_0_2 ;
    wire \dffre_bi_d[12]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_12 ;
    wire \lut_$abc$22685$li254_li254_input_0_3 ;
    wire \dffre_bi_d[13]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_13 ;
    wire \lut_$abc$22685$li255_li255_input_0_1 ;
    wire \dffre_bi_d[14]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_14 ;
    wire \lut_$abc$22685$li256_li256_input_0_2 ;
    wire \dffre_bi_d[15]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_15 ;
    wire \lut_$abc$22685$li257_li257_input_0_4 ;
    wire \dffre_bi_d[16]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_16 ;
    wire \lut_$abc$22685$li258_li258_input_0_4 ;
    wire \dffre_bi_d[17]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_17 ;
    wire \lut_$abc$22685$li259_li259_input_0_2 ;
    wire \dffre_bi_dd[0]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1660___input_0_2 ;
    wire \lut_$abc$22685$li000_li000_input_0_3 ;
    wire \lut_$abc$22685$li002_li002_input_0_3 ;
    wire \lut_$abc$22685$li001_li001_input_0_3 ;
    wire \lut_$abc$22685$li004_li004_input_0_5 ;
    wire \lut_$abc$22685$li003_li003_input_0_1 ;
    wire \lut_$abc$22685$li260_li260_input_0_2 ;
    wire \dffre_bi_dd[1]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1660___input_0_3 ;
    wire \lut_$abc$22685$li002_li002_input_0_1 ;
    wire \lut_$abc$22685$li001_li001_input_0_1 ;
    wire \lut_$abc$22685$li004_li004_input_0_4 ;
    wire \lut_$abc$22685$li003_li003_input_0_2 ;
    wire \lut_$abc$22685$li261_li261_input_0_4 ;
    wire \dffre_bi_dd[2]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1660___input_0_0 ;
    wire \lut_$abc$22685$li002_li002_input_0_0 ;
    wire \lut_$abc$22685$li004_li004_input_0_0 ;
    wire \lut_$abc$22685$li003_li003_input_0_0 ;
    wire \lut_$abc$22685$li262_li262_input_0_4 ;
    wire \dffre_bi_dd[3]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1660___input_0_1 ;
    wire \lut_$abc$22685$li004_li004_input_0_3 ;
    wire \lut_$abc$22685$li003_li003_input_0_3 ;
    wire \lut_$abc$22685$li263_li263_input_0_3 ;
    wire \dffre_bi_dd[4]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1660___input_0_4 ;
    wire \lut_$abc$22685$li004_li004_input_0_2 ;
    wire \lut_$abc$22685$li264_li264_input_0_2 ;
    wire \dffre_bi_dd[5]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1674___input_0_1 ;
    wire \lut_$abc$22685$li006_li006_input_0_2 ;
    wire \lut_$abc$22685$li005_li005_input_0_2 ;
    wire \lut_$abc$22685$li265_li265_input_0_4 ;
    wire \dffre_bi_dd[6]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1674___input_0_0 ;
    wire \lut_$abc$22685$li006_li006_input_0_4 ;
    wire \lut_$abc$22685$li266_li266_input_0_1 ;
    wire \dffre_bi_dd[7]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1690___input_0_2 ;
    wire \lut_$abc$22685$li009_li009_input_0_1 ;
    wire \lut_$abc$22685$li008_li008_input_0_1 ;
    wire \lut_$abc$22685$li007_li007_input_0_1 ;
    wire \lut_$abc$22685$li010_li010_input_0_4 ;
    wire \lut_$abc$22685$li267_li267_input_0_0 ;
    wire \dffre_bi_dd[8]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1690___input_0_5 ;
    wire \lut_$abc$22685$li009_li009_input_0_4 ;
    wire \lut_$abc$22685$li008_li008_input_0_4 ;
    wire \lut_$abc$22685$li010_li010_input_0_5 ;
    wire \lut_$abc$22685$li268_li268_input_0_3 ;
    wire \dffre_bi_dd[9]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1690___input_0_3 ;
    wire \lut_$abc$22685$li009_li009_input_0_2 ;
    wire \lut_$abc$22685$li010_li010_input_0_2 ;
    wire \lut_$abc$22685$li269_li269_input_0_1 ;
    wire \dffre_bi_dd[10]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1690___input_0_1 ;
    wire \lut_$abc$22685$li010_li010_input_0_1 ;
    wire \lut_$abc$22685$li270_li270_input_0_3 ;
    wire \dffre_bi_dd[11]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1691___input_0_0 ;
    wire \lut_$abc$22685$li014_li014_input_0_3 ;
    wire \lut_$abc$22685$li012_li012_input_0_1 ;
    wire \lut_$abc$22685$li011_li011_input_0_1 ;
    wire \lut_$abc$22685$li013_li013_input_0_2 ;
    wire \lut_$abc$22685$li271_li271_input_0_1 ;
    wire \dffre_bi_dd[12]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1691___input_0_2 ;
    wire \lut_$abc$22685$li014_li014_input_0_4 ;
    wire \lut_$abc$22685$li012_li012_input_0_0 ;
    wire \lut_$abc$22685$li013_li013_input_0_5 ;
    wire \lut_$abc$22685$li272_li272_input_0_2 ;
    wire \dffre_bi_dd[13]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1691___input_0_4 ;
    wire \lut_$abc$22685$li014_li014_input_0_1 ;
    wire \lut_$abc$22685$li013_li013_input_0_1 ;
    wire \lut_$abc$22685$li273_li273_input_0_1 ;
    wire \dffre_bi_dd[14]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1691___input_0_1 ;
    wire \lut_$abc$22685$li014_li014_input_0_0 ;
    wire \lut_$abc$22685$li274_li274_input_0_1 ;
    wire \dffre_bi_dd[15]_input_0_0 ;
    wire \lut_$abc$22685$li275_li275_input_0_0 ;
    wire \lut_$abc$22685$li017_li017_input_0_2 ;
    wire \lut_$abc$22685$li016_li016_input_0_4 ;
    wire \lut_$abc$22685$li015_li015_input_0_4 ;
    wire \lut_$abc$22685$li018_li018_input_0_4 ;
    wire \dffre_bi_dd[16]_input_0_0 ;
    wire \lut_$abc$22685$li276_li276_input_0_3 ;
    wire \lut_$abc$22685$li017_li017_input_0_3 ;
    wire \lut_$abc$22685$li016_li016_input_0_1 ;
    wire \lut_$abc$22685$li018_li018_input_0_5 ;
    wire \dffre_bi_dd[17]_input_0_0 ;
    wire \lut_$abc$22685$li017_li017_input_0_1 ;
    wire \lut_$abc$22685$li018_li018_input_0_3 ;
    wire \lut_$abc$22685$li277_li277_input_0_4 ;
    wire \dffre_bi_ddd[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_0 ;
    wire \dffre_bi_ddd[1]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_2 ;
    wire \dffre_bi_ddd[2]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_1 ;
    wire \dffre_bi_ddd[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_4 ;
    wire \dffre_bi_ddd[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_1 ;
    wire \dffre_bi_ddd[5]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_2 ;
    wire \dffre_bi_ddd[6]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_4 ;
    wire \dffre_bi_ddd[7]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_1 ;
    wire \dffre_bi_ddd[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_4 ;
    wire \dffre_bi_ddd[9]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_0 ;
    wire \dffre_bi_ddd[10]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_4 ;
    wire \dffre_bi_ddd[11]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_2 ;
    wire \dffre_bi_ddd[12]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_1 ;
    wire \dffre_bi_ddd[13]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_2 ;
    wire \dffre_bi_ddd[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_2 ;
    wire \dffre_bi_ddd[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_1_0 ;
    wire \dffre_bi_ddd[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_1_0 ;
    wire \dffre_bi_ddd[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_0 ;
    wire \lut_$abc$22685$li063_li063_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_4 ;
    wire \lut_$abc$22685$li062_li062_input_0_4 ;
    wire \dffre_br_d[0]_input_0_0 ;
    wire \lut_$abc$22685$li296_li296_input_0_1 ;
    wire \dffre_br_d[1]_input_0_0 ;
    wire \lut_$abc$22685$li297_li297_input_0_3 ;
    wire \dffre_br_d[2]_input_0_0 ;
    wire \lut_$abc$22685$li298_li298_input_0_3 ;
    wire \dffre_br_d[3]_input_0_0 ;
    wire \lut_$abc$22685$li299_li299_input_0_4 ;
    wire \dffre_br_d[4]_input_0_0 ;
    wire \lut_$abc$22685$li300_li300_input_0_1 ;
    wire \dffre_br_d[5]_input_0_0 ;
    wire \lut_$abc$22685$li301_li301_input_0_4 ;
    wire \dffre_br_d[6]_input_0_0 ;
    wire \lut_$abc$22685$li302_li302_input_0_1 ;
    wire \dffre_br_d[7]_input_0_0 ;
    wire \lut_$abc$22685$li303_li303_input_0_3 ;
    wire \dffre_br_d[8]_input_0_0 ;
    wire \lut_$abc$22685$li304_li304_input_0_1 ;
    wire \dffre_br_d[9]_input_0_0 ;
    wire \lut_$abc$22685$li305_li305_input_0_2 ;
    wire \dffre_br_d[10]_input_0_0 ;
    wire \lut_$abc$22685$li306_li306_input_0_3 ;
    wire \dffre_br_d[11]_input_0_0 ;
    wire \lut_$abc$22685$li307_li307_input_0_3 ;
    wire \dffre_br_d[12]_input_0_0 ;
    wire \lut_$abc$22685$li308_li308_input_0_3 ;
    wire \dffre_br_d[13]_input_0_0 ;
    wire \lut_$abc$22685$li309_li309_input_0_2 ;
    wire \dffre_br_d[14]_input_0_0 ;
    wire \lut_$abc$22685$li310_li310_input_0_3 ;
    wire \dffre_br_d[15]_input_0_0 ;
    wire \lut_$abc$22685$li311_li311_input_0_0 ;
    wire \dffre_br_d[16]_input_0_0 ;
    wire \lut_$abc$22685$li312_li312_input_0_3 ;
    wire \dffre_br_d[17]_input_0_0 ;
    wire \lut_$abc$22685$li313_li313_input_0_2 ;
    wire \dffre_br_dd[0]_input_0_0 ;
    wire \lut_$abc$22685$li314_li314_input_0_1 ;
    wire \dffre_br_dd[1]_input_0_0 ;
    wire \lut_$abc$22685$li315_li315_input_0_3 ;
    wire \dffre_br_dd[2]_input_0_0 ;
    wire \lut_$abc$22685$li316_li316_input_0_4 ;
    wire \dffre_br_dd[3]_input_0_0 ;
    wire \lut_$abc$22685$li317_li317_input_0_0 ;
    wire \dffre_br_dd[4]_input_0_0 ;
    wire \lut_$abc$22685$li318_li318_input_0_1 ;
    wire \dffre_br_dd[5]_input_0_0 ;
    wire \lut_$abc$22685$li319_li319_input_0_3 ;
    wire \dffre_br_dd[6]_input_0_0 ;
    wire \lut_$abc$22685$li320_li320_input_0_2 ;
    wire \dffre_br_dd[7]_input_0_0 ;
    wire \lut_$abc$22685$li321_li321_input_0_3 ;
    wire \dffre_br_dd[8]_input_0_0 ;
    wire \lut_$abc$22685$li322_li322_input_0_2 ;
    wire \dffre_br_dd[9]_input_0_0 ;
    wire \lut_$abc$22685$li323_li323_input_0_4 ;
    wire \dffre_br_dd[10]_input_0_0 ;
    wire \lut_$abc$22685$li324_li324_input_0_4 ;
    wire \dffre_br_dd[11]_input_0_0 ;
    wire \lut_$abc$22685$li325_li325_input_0_3 ;
    wire \dffre_br_dd[12]_input_0_0 ;
    wire \lut_$abc$22685$li326_li326_input_0_4 ;
    wire \dffre_br_dd[13]_input_0_0 ;
    wire \lut_$abc$22685$li327_li327_input_0_4 ;
    wire \dffre_br_dd[14]_input_0_0 ;
    wire \lut_$abc$22685$li328_li328_input_0_4 ;
    wire \dffre_br_dd[15]_input_0_0 ;
    wire \lut_$abc$22685$li329_li329_input_0_2 ;
    wire \dffre_br_dd[16]_input_0_0 ;
    wire \lut_$abc$22685$li330_li330_input_0_2 ;
    wire \dffre_br_dd[17]_input_0_0 ;
    wire \lut_$abc$22685$li331_li331_input_0_2 ;
    wire \dffre_br_ddd[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_2 ;
    wire \dffre_br_ddd[1]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_1 ;
    wire \dffre_br_ddd[2]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_3 ;
    wire \dffre_br_ddd[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_2 ;
    wire \dffre_br_ddd[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_0 ;
    wire \dffre_br_ddd[5]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_3 ;
    wire \dffre_br_ddd[6]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_2 ;
    wire \dffre_br_ddd[7]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_2 ;
    wire \dffre_br_ddd[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_0 ;
    wire \dffre_br_ddd[9]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_3 ;
    wire \dffre_br_ddd[10]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_3 ;
    wire \dffre_br_ddd[11]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_3 ;
    wire \dffre_br_ddd[12]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_3 ;
    wire \dffre_br_ddd[13]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_4 ;
    wire \dffre_br_ddd[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_3 ;
    wire \dffre_br_ddd[15]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_3 ;
    wire \dffre_br_ddd[16]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_4 ;
    wire \dffre_br_ddd[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_4 ;
    wire \lut_$abc$22685$li063_li063_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_2 ;
    wire \lut_$abc$22685$li062_li062_input_0_2 ;
    wire \dffre_common[0]_input_0_0 ;
    wire \lut_$abc$22685$li408_li408_input_0_1 ;
    wire \dffre_common[1]_input_0_0 ;
    wire \lut_$abc$22685$li409_li409_input_0_3 ;
    wire \dffre_common[2]_input_0_0 ;
    wire \lut_$abc$22685$li371_li371_input_0_0 ;
    wire \dffre_common[3]_input_0_0 ;
    wire \lut_$abc$22685$li372_li372_input_0_1 ;
    wire \dffre_common[4]_input_0_0 ;
    wire \lut_$abc$22685$li373_li373_input_0_3 ;
    wire \dffre_common[5]_input_0_0 ;
    wire \lut_$abc$22685$li374_li374_input_0_2 ;
    wire \dffre_common[6]_input_0_0 ;
    wire \lut_$abc$22685$li375_li375_input_0_4 ;
    wire \dffre_common[7]_input_0_0 ;
    wire \lut_$abc$22685$li376_li376_input_0_2 ;
    wire \dffre_common[8]_input_0_0 ;
    wire \lut_$abc$22685$li377_li377_input_0_3 ;
    wire \dffre_common[9]_input_0_0 ;
    wire \lut_$abc$22685$li378_li378_input_0_1 ;
    wire \dffre_common[10]_input_0_0 ;
    wire \lut_$abc$22685$li379_li379_input_0_2 ;
    wire \dffre_common[11]_input_0_0 ;
    wire \lut_$abc$22685$li380_li380_input_0_0 ;
    wire \dffre_common[12]_input_0_0 ;
    wire \lut_$abc$22685$li381_li381_input_0_1 ;
    wire \dffre_common[13]_input_0_0 ;
    wire \lut_$abc$22685$li382_li382_input_0_3 ;
    wire \dffre_common[14]_input_0_0 ;
    wire \lut_$abc$22685$li383_li383_input_0_4 ;
    wire \dffre_common[15]_input_0_0 ;
    wire \lut_$abc$22685$li384_li384_input_0_2 ;
    wire \dffre_common[16]_input_0_0 ;
    wire \lut_$abc$22685$li385_li385_input_0_1 ;
    wire \dffre_common[17]_input_0_0 ;
    wire \lut_$abc$22685$li386_li386_input_0_2 ;
    wire \dffre_common[18]_input_0_0 ;
    wire \lut_$abc$22685$li387_li387_input_0_4 ;
    wire \dffre_common[19]_input_0_0 ;
    wire \lut_$abc$22685$li388_li388_input_0_3 ;
    wire \dffre_common[20]_input_0_0 ;
    wire \lut_$abc$22685$li389_li389_input_0_4 ;
    wire \dffre_common[21]_input_0_0 ;
    wire \lut_$abc$22685$li390_li390_input_0_1 ;
    wire \dffre_common[22]_input_0_0 ;
    wire \lut_$abc$22685$li391_li391_input_0_4 ;
    wire \dffre_common[23]_input_0_0 ;
    wire \lut_$abc$22685$li392_li392_input_0_1 ;
    wire \dffre_common[24]_input_0_0 ;
    wire \lut_$abc$22685$li393_li393_input_0_4 ;
    wire \dffre_common[25]_input_0_0 ;
    wire \lut_$abc$22685$li394_li394_input_0_4 ;
    wire \dffre_common[26]_input_0_0 ;
    wire \lut_$abc$22685$li395_li395_input_0_4 ;
    wire \dffre_common[27]_input_0_0 ;
    wire \lut_$abc$22685$li396_li396_input_0_1 ;
    wire \dffre_common[28]_input_0_0 ;
    wire \lut_$abc$22685$li397_li397_input_0_2 ;
    wire \dffre_common[29]_input_0_0 ;
    wire \lut_$abc$22685$li398_li398_input_0_0 ;
    wire \dffre_common[30]_input_0_0 ;
    wire \lut_$abc$22685$li399_li399_input_0_0 ;
    wire \dffre_common[31]_input_0_0 ;
    wire \lut_$abc$22685$li400_li400_input_0_4 ;
    wire \dffre_common[32]_input_0_0 ;
    wire \lut_$abc$22685$li401_li401_input_0_2 ;
    wire \dffre_common[33]_input_0_0 ;
    wire \lut_$abc$22685$li402_li402_input_0_0 ;
    wire \dffre_common[34]_input_0_0 ;
    wire \lut_$abc$22685$li403_li403_input_0_3 ;
    wire \dffre_common[35]_input_0_0 ;
    wire \lut_$abc$22685$li404_li404_input_0_1 ;
    wire \dffre_common[36]_input_0_0 ;
    wire \lut_$abc$22685$li405_li405_input_0_3 ;
    wire \dffre_common[37]_input_0_0 ;
    wire \lut_$abc$22685$li406_li406_input_0_1 ;
    wire \dffre_common[38]_input_0_0 ;
    wire \lut_$abc$22685$li407_li407_input_0_1 ;
    wire \dffre_commonr2[2]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1233___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1389___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1387___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1753___input_0_2 ;
    wire \dffre_commonr2[3]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1392___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1405___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1407___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1232___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1234___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1745___input_0_4 ;
    wire \lut_$abc$22685$li414_li414_input_0_0 ;
    wire \lut_$abc$22685$li413_li413_input_0_0 ;
    wire \lut_$abc$22685$li452_li452_input_0_0 ;
    wire \lut_$abc$22685$li453_li453_input_0_0 ;
    wire \dffre_commonr2[4]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1392___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1405___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1407___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1234___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1231___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1745___input_0_0 ;
    wire \lut_$abc$22685$li414_li414_input_0_4 ;
    wire \lut_$abc$22685$li453_li453_input_0_1 ;
    wire \dffre_commonr2[5]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1234___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1231___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1397___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1398___input_0_0 ;
    wire \lut_$abc$22685$li416_li416_input_0_5 ;
    wire \lut_$abc$22685$li415_li415_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1395___input_0_1 ;
    wire \lut_$abc$22685$li455_li455_input_0_1 ;
    wire \lut_$abc$22685$li454_li454_input_0_1 ;
    wire \dffre_commonr2[6]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1235___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1231___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1397___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1398___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1665___input_0_1 ;
    wire \lut_$abc$22685$li416_li416_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1395___input_0_2 ;
    wire \lut_$abc$22685$li455_li455_input_0_3 ;
    wire \dffre_commonr2[7]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1229___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1235___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1397___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1398___input_0_5 ;
    wire \lut_$abc$22685$li418_li418_input_0_4 ;
    wire \lut_$abc$22685$li417_li417_input_0_0 ;
    wire \lut_$abc$22685$li456_li456_input_0_2 ;
    wire \dffre_commonr2[8]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1229___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1410___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1407___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1402___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1422___input_0_4 ;
    wire \lut_$abc$22685$li457_li457_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1235___input_0_1 ;
    wire \lut_$abc$22685$li458_li458_input_0_0 ;
    wire \lut_$abc$22685$li418_li418_input_0_5 ;
    wire \dffre_commonr2[9]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1406___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1402___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1409___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1227___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1228___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1615___input_0_1 ;
    wire \lut_$abc$22685$li419_li419_input_0_4 ;
    wire \lut_$abc$22685$li458_li458_input_0_2 ;
    wire \dffre_commonr2[10]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1406___input_0_1 ;
    wire \lut_$abc$22685$li460_li460_input_0_1 ;
    wire \lut_$abc$22685$li459_li459_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1409___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1227___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1228___input_0_3 ;
    wire \lut_$abc$22685$li421_li421_input_0_5 ;
    wire \lut_$abc$22685$li420_li420_input_0_4 ;
    wire \dffre_commonr2[11]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1406___input_0_0 ;
    wire \lut_$abc$22685$li460_li460_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1409___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1227___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1228___input_0_1 ;
    wire \lut_$abc$22685$li421_li421_input_0_2 ;
    wire \dffre_commonr2[12]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1238___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1230___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1289___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1424___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1419___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1411___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1414___input_0_1 ;
    wire \lut_$abc$22685$li423_li423_input_0_0 ;
    wire \lut_$abc$22685$li422_li422_input_0_0 ;
    wire \lut_$abc$22685$li462_li462_input_0_3 ;
    wire \dffre_commonr2[13]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1238___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1289___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1418___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1417___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1414___input_0_3 ;
    wire \lut_$abc$22685$li423_li423_input_0_2 ;
    wire \lut_$abc$22685$li462_li462_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1288___input_0_4 ;
    wire \dffre_commonr2[14]_input_0_0 ;
    wire \lut_$abc$22685$li425_li425_input_0_1 ;
    wire \lut_$abc$22685$li424_li424_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1289___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1418___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1417___input_0_5 ;
    wire \lut_$abc$22685$li464_li464_input_0_4 ;
    wire \lut_$abc$22685$li463_li463_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1288___input_0_5 ;
    wire \dffre_commonr2[15]_input_0_0 ;
    wire \lut_$abc$22685$li425_li425_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1290___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1293___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1418___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1417___input_0_4 ;
    wire \lut_$abc$22685$li464_li464_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1288___input_0_1 ;
    wire \dffre_commonr2[16]_input_0_0 ;
    wire \lut_$abc$22685$li427_li427_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1293___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1424___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1442___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1301___input_0_4 ;
    wire \lut_$abc$22685$li466_li466_input_0_1 ;
    wire \lut_$abc$22685$li465_li465_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1423___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1295___input_0_3 ;
    wire \lut_$abc$22685$li426_li426_input_0_4 ;
    wire \dffre_commonr2[17]_input_0_0 ;
    wire \lut_$abc$22685$li427_li427_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1293___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1424___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1442___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1301___input_0_0 ;
    wire \lut_$abc$22685$li466_li466_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1423___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1295___input_0_4 ;
    wire \dffre_commonr2[18]_input_0_0 ;
    wire \lut_$abc$22685$li429_li429_input_0_3 ;
    wire \lut_$abc$22685$li428_li428_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1300___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1302___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1427___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1430___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1431___input_0_5 ;
    wire \lut_$abc$22685$li467_li467_input_0_3 ;
    wire \dffre_commonr2[19]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1300___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1302___input_0_0 ;
    wire \lut_$abc$22685$li468_li468_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1430___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1431___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1434___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1298___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1306___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1304___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1429___input_0_2 ;
    wire \dffre_commonr2[20]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1308___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1434___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1437___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1306___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1304___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1429___input_0_5 ;
    wire \dffre_commonr2[21]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1309___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1315___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1312___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1436___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1445___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1439___input_0_1 ;
    wire \dffre_commonr2[22]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1312___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1439___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1318___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1317___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1456___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1447___input_0_3 ;
    wire \dffre_commonr2[23]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1320___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1318___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1317___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1449___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1456___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1446___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1451___input_0_5 ;
    wire \dffre_commonr2[24]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1453___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1321___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1324___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1449___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1457___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1325___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1451___input_0_0 ;
    wire \dffre_commonr2[25]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1460___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1453___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1324___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1332___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1325___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1327___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1458___input_0_1 ;
    wire \dffre_commonr2[26]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1335___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1337___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1462___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1460___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1327___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1458___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1330___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1333___input_0_4 ;
    wire \dffre_commonr2[27]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1469___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1465___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1463___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1329___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1348___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1338___input_0_1 ;
    wire \dffre_commonr2[28]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1471___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1469___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1465___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1477___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1343___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1339___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1348___input_0_4 ;
    wire \dffre_commonr2[29]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1474___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1476___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1477___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1345___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1349___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1342___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1472___input_0_0 ;
    wire \dffre_commonr2[30]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1481___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1474___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1352___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1345___input_0_4 ;
    wire \dffre_commonr2[31]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1361___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1358___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1355___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1486___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1351___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1480___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1487___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1484___input_0_1 ;
    wire \dffre_commonr2[32]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1489___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1354___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1359___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1364___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1483___input_0_4 ;
    wire \dffre_commonr2[33]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1368___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1363___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1490___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1494___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1359___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1367___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1492___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1365___input_0_2 ;
    wire \dffre_commonr2[34]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1362___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1495___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1371___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1499___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1492___input_0_0 ;
    wire \dffre_commonr2[35]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1372___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1375___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1495___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1503___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1500___input_0_2 ;
    wire \dffre_commonr2[36]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1376___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1382___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1503___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1502___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1500___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1378___input_0_1 ;
    wire \dffre_commonr2[37]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1505___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1502___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1378___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1383___input_0_2 ;
    wire \dffre_commonr2[38]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1506___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1383___input_0_4 ;
    wire \dffre_commonr2[0]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1233___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1389___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1387___input_0_4 ;
    wire \lut_$abc$22685$li450_li450_input_0_4 ;
    wire \lut_$abc$22685$li449_li449_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1753___input_0_3 ;
    wire \lut_$abc$22685$li410_li410_input_0_1 ;
    wire \lut_$abc$22685$li411_li411_input_0_1 ;
    wire \dffre_commonr2[1]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1233___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1389___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1387___input_0_1 ;
    wire \lut_$abc$22685$li450_li450_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1753___input_0_0 ;
    wire \lut_$abc$22685$li411_li411_input_0_2 ;
    wire \dffre_pi[0]_input_0_0 ;
    wire \dffre_pi[1]_input_0_0 ;
    wire \dffre_pi[2]_input_0_0 ;
    wire \dffre_pi[3]_input_0_0 ;
    wire \dffre_pi[4]_input_0_0 ;
    wire \dffre_pi[5]_input_0_0 ;
    wire \dffre_pi[6]_input_0_0 ;
    wire \dffre_pi[7]_input_0_0 ;
    wire \dffre_pi[8]_input_0_0 ;
    wire \dffre_pi[9]_input_0_0 ;
    wire \dffre_pi[10]_input_0_0 ;
    wire \dffre_pi[11]_input_0_0 ;
    wire \dffre_pi[12]_input_0_0 ;
    wire \dffre_pi[13]_input_0_0 ;
    wire \dffre_pi[14]_input_0_0 ;
    wire \dffre_pi[15]_input_0_0 ;
    wire \dffre_pi[16]_input_0_0 ;
    wire \dffre_pi[17]_input_0_0 ;
    wire \dffre_pi[18]_input_0_0 ;
    wire \dffre_pi[19]_input_0_0 ;
    wire \dffre_pi[20]_input_0_0 ;
    wire \dffre_pi[21]_input_0_0 ;
    wire \dffre_pi[22]_input_0_0 ;
    wire \dffre_pi[23]_input_0_0 ;
    wire \dffre_pi[24]_input_0_0 ;
    wire \dffre_pi[25]_input_0_0 ;
    wire \dffre_pi[26]_input_0_0 ;
    wire \dffre_pi[27]_input_0_0 ;
    wire \dffre_pi[28]_input_0_0 ;
    wire \dffre_pi[29]_input_0_0 ;
    wire \dffre_pi[30]_input_0_0 ;
    wire \dffre_pi[31]_input_0_0 ;
    wire \dffre_pi[32]_input_0_0 ;
    wire \dffre_pi[33]_input_0_0 ;
    wire \dffre_pi[34]_input_0_0 ;
    wire \dffre_pi[35]_input_0_0 ;
    wire \dffre_pi[36]_input_0_0 ;
    wire \dffre_pi[37]_input_0_0 ;
    wire \dffre_pi[38]_input_0_0 ;
    wire \dffre_pr[0]_input_0_0 ;
    wire \dffre_pr[1]_input_0_0 ;
    wire \dffre_pr[2]_input_0_0 ;
    wire \dffre_pr[3]_input_0_0 ;
    wire \dffre_pr[4]_input_0_0 ;
    wire \dffre_pr[5]_input_0_0 ;
    wire \dffre_pr[6]_input_0_0 ;
    wire \dffre_pr[7]_input_0_0 ;
    wire \dffre_pr[8]_input_0_0 ;
    wire \dffre_pr[9]_input_0_0 ;
    wire \dffre_pr[10]_input_0_0 ;
    wire \dffre_pr[11]_input_0_0 ;
    wire \dffre_pr[12]_input_0_0 ;
    wire \dffre_pr[13]_input_0_0 ;
    wire \dffre_pr[14]_input_0_0 ;
    wire \dffre_pr[15]_input_0_0 ;
    wire \dffre_pr[16]_input_0_0 ;
    wire \dffre_pr[17]_input_0_0 ;
    wire \dffre_pr[18]_input_0_0 ;
    wire \dffre_pr[19]_input_0_0 ;
    wire \dffre_pr[20]_input_0_0 ;
    wire \dffre_pr[21]_input_0_0 ;
    wire \dffre_pr[22]_input_0_0 ;
    wire \dffre_pr[23]_input_0_0 ;
    wire \dffre_pr[24]_input_0_0 ;
    wire \dffre_pr[25]_input_0_0 ;
    wire \dffre_pr[26]_input_0_0 ;
    wire \dffre_pr[27]_input_0_0 ;
    wire \dffre_pr[28]_input_0_0 ;
    wire \dffre_pr[29]_input_0_0 ;
    wire \dffre_pr[30]_input_0_0 ;
    wire \dffre_pr[31]_input_0_0 ;
    wire \dffre_pr[32]_input_0_0 ;
    wire \dffre_pr[33]_input_0_0 ;
    wire \dffre_pr[34]_input_0_0 ;
    wire \dffre_pr[35]_input_0_0 ;
    wire \dffre_pr[36]_input_0_0 ;
    wire \dffre_pr[37]_input_0_0 ;
    wire \dffre_pr[38]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1160___input_0_4 ;
    wire \lut_$abc$22685$li046_li046_input_0_1 ;
    wire \lut_$abc$22685$li047_li047_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1161___input_0_4 ;
    wire \lut_$abc$22685$li050_li050_input_0_3 ;
    wire \lut_$abc$22685$li048_li048_input_0_3 ;
    wire \lut_$abc$22685$li049_li049_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1162___input_0_0 ;
    wire \lut_$abc$22685$li054_li054_input_0_0 ;
    wire \lut_$abc$22685$li052_li052_input_0_4 ;
    wire \lut_$abc$22685$li051_li051_input_0_4 ;
    wire \lut_$abc$22685$li053_li053_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1656___input_0_0 ;
    wire \lut_$abc$22685$li059_li059_input_0_1 ;
    wire \lut_$abc$22685$li056_li056_input_0_1 ;
    wire \lut_$abc$22685$li058_li058_input_0_1 ;
    wire \lut_$abc$22685$li060_li060_input_0_1 ;
    wire \lut_$abc$22685$li057_li057_input_0_0 ;
    wire \lut_$abc$22685$li059_li059_input_0_0 ;
    wire \lut_$abc$22685$li056_li056_input_0_2 ;
    wire \lut_$abc$22685$li058_li058_input_0_2 ;
    wire \lut_$abc$22685$li060_li060_input_0_2 ;
    wire \lut_$abc$22685$li040_li040_input_0_4 ;
    wire \lut_$abc$22685$li041_li041_input_0_0 ;
    wire \lut_$abc$22685$li054_li054_input_0_4 ;
    wire \lut_$abc$22685$li043_li043_input_0_1 ;
    wire \lut_$abc$22685$li042_li042_input_0_1 ;
    wire \lut_$abc$22685$li050_li050_input_0_4 ;
    wire \lut_$abc$22685$li048_li048_input_0_4 ;
    wire \lut_$abc$22685$li052_li052_input_0_0 ;
    wire \lut_$abc$22685$li051_li051_input_0_0 ;
    wire \lut_$abc$22685$li049_li049_input_0_0 ;
    wire \lut_$abc$22685$li045_li045_input_0_0 ;
    wire \lut_$abc$22685$li053_li053_input_0_4 ;
    wire \lut_$abc$22685$li044_li044_input_0_4 ;
    wire \lut_$abc$22685$li046_li046_input_0_0 ;
    wire \lut_$abc$22685$li047_li047_input_0_0 ;
    wire \lut_$abc$22685$li055_li055_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_3 ;
    wire \lut_$abc$22685$li061_li061_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_1 ;
    wire \lut_$abc$22685$li062_li062_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_1 ;
    wire \lut_$abc$22685$li063_li063_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1227___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1228___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1615___input_0_0 ;
    wire \lut_$abc$22685$li419_li419_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1227___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1228___input_0_5 ;
    wire \lut_$abc$22685$li421_li421_input_0_1 ;
    wire \lut_$abc$22685$li420_li420_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1227___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1228___input_0_4 ;
    wire \lut_$abc$22685$li421_li421_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1230___input_0_2 ;
    wire \lut_$abc$22685$li422_li422_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1230___input_0_0 ;
    wire \lut_$abc$22685$li422_li422_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1236___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1229___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1235___input_0_0 ;
    wire \lut_$abc$22685$li418_li418_input_0_0 ;
    wire \lut_$abc$22685$li417_li417_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1229___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1235___input_0_5 ;
    wire \lut_$abc$22685$li418_li418_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1230___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1612___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1238___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1230___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1289___input_0_2 ;
    wire \lut_$abc$22685$li423_li423_input_0_1 ;
    wire \lut_$abc$22685$li422_li422_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1237___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1303___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1316___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1234___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1231___input_0_4 ;
    wire \lut_$abc$22685$li416_li416_input_0_1 ;
    wire \lut_$abc$22685$li415_li415_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1234___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1231___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1745___input_0_1 ;
    wire \lut_$abc$22685$li414_li414_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1235___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1231___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1665___input_0_4 ;
    wire \lut_$abc$22685$li416_li416_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1236___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1612___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1665___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1232___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1234___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1745___input_0_3 ;
    wire \lut_$abc$22685$li414_li414_input_0_2 ;
    wire \lut_$abc$22685$li413_li413_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1236___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1612___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1665___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1233___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1753___input_0_1 ;
    wire \lut_$abc$22685$li410_li410_input_0_0 ;
    wire \lut_$abc$22685$li411_li411_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1233___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1753___input_0_5 ;
    wire \lut_$abc$22685$li411_li411_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1233___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1753___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1236___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1612___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1665___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1745___input_0_2 ;
    wire \lut_$abc$22685$li414_li414_input_0_1 ;
    wire \lut_$abc$22685$li413_li413_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1236___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1612___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1665___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1236___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1612___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1237___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1303___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1316___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1238___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1290___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1296___input_0_2 ;
    wire \lut_$abc$22685$li423_li423_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1238___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1289___input_0_0 ;
    wire \lut_$abc$22685$li423_li423_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1288___input_0_0 ;
    wire \lut_$abc$22685$li425_li425_input_0_4 ;
    wire \lut_$abc$22685$li424_li424_input_0_0 ;
    wire \lut_$abc$22685$li425_li425_input_0_3 ;
    wire \lut_$abc$22685$li424_li424_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1289___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1288___input_0_2 ;
    wire \lut_$abc$22685$li425_li425_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1290___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1293___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1288___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1290___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1301___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1295___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1294___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1290___input_0_3 ;
    wire \lut_$abc$22685$li427_li427_input_0_2 ;
    wire \lut_$abc$22685$li426_li426_input_0_1 ;
    wire \lut_$abc$22685$li427_li427_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1293___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1301___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1295___input_0_1 ;
    wire \lut_$abc$22685$li426_li426_input_0_2 ;
    wire \lut_$abc$22685$li427_li427_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1293___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1301___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1295___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1294___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1296___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1303___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1316___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1296___input_0_1 ;
    wire \lut_$abc$22685$li429_li429_input_0_0 ;
    wire \lut_$abc$22685$li428_li428_input_0_0 ;
    wire \lut_$abc$22685$li429_li429_input_0_5 ;
    wire \lut_$abc$22685$li428_li428_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1300___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1302___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1300___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1302___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1298___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1306___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1304___input_0_2 ;
    wire \lut_$abc$22685$li429_li429_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1301___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1303___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1316___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1303___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1314___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1307___input_0_0 ;
    wire \lut_$abc$22685$li430_li430_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1311___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1308___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1306___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1304___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1307___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1314___input_0_2 ;
    wire \lut_$abc$22685$li430_li430_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1311___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1307___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1315___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1311___input_0_4 ;
    wire \lut_$abc$22685$li431_li431_input_0_0 ;
    wire \lut_$abc$22685$li431_li431_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1314___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1315___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1311___input_0_0 ;
    wire \lut_$abc$22685$li431_li431_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1314___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1311___input_0_1 ;
    wire \lut_$abc$22685$li431_li431_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1314___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1315___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1312___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1311___input_0_3 ;
    wire \lut_$abc$22685$li432_li432_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1312___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1318___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1317___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1314___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1315___input_0_5 ;
    wire \lut_$abc$22685$li432_li432_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1316___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1316___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1370___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1341___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1350___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1323___input_0_1 ;
    wire \lut_$abc$22685$li438_li438_input_0_2 ;
    wire \lut_$abc$22685$li433_li433_input_0_0 ;
    wire \lut_$abc$22685$li434_li434_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1320___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1318___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1317___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1336___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1323___input_0_0 ;
    wire \lut_$abc$22685$li433_li433_input_0_4 ;
    wire \lut_$abc$22685$li434_li434_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1331___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1323___input_0_4 ;
    wire \lut_$abc$22685$li433_li433_input_0_1 ;
    wire \lut_$abc$22685$li434_li434_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1336___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1331___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1323___input_0_2 ;
    wire \lut_$abc$22685$li434_li434_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1321___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1324___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1325___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1336___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1331___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1323___input_0_3 ;
    wire \lut_$abc$22685$li434_li434_input_0_5 ;
    wire \lut_$abc$22685$li437_li437_input_0_0 ;
    wire \lut_$abc$22685$li435_li435_input_0_1 ;
    wire \lut_$abc$22685$li436_li436_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1324___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1332___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1325___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1327___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1331___input_0_4 ;
    wire \lut_$abc$22685$li435_li435_input_0_4 ;
    wire \lut_$abc$22685$li436_li436_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1335___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1331___input_0_0 ;
    wire \lut_$abc$22685$li435_li435_input_0_2 ;
    wire \lut_$abc$22685$li436_li436_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1333___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1335___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1337___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1327___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1330___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1333___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1331___input_0_5 ;
    wire \lut_$abc$22685$li436_li436_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1329___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1348___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1338___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1335___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1337___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1330___input_0_3 ;
    wire \lut_$abc$22685$li437_li437_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1337___input_0_1 ;
    wire \lut_$abc$22685$li437_li437_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1335___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1337___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1333___input_0_0 ;
    wire \lut_$abc$22685$li437_li437_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1336___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1370___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1341___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1350___input_0_3 ;
    wire \lut_$abc$22685$li438_li438_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1370___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1341___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1350___input_0_1 ;
    wire \lut_$abc$22685$li438_li438_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1341___input_0_2 ;
    wire \lut_$abc$22685$li438_li438_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1347___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1343___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1339___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1348___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1341___input_0_1 ;
    wire \lut_$abc$22685$li438_li438_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1347___input_0_1 ;
    wire \lut_$abc$22685$li440_li440_input_0_0 ;
    wire \lut_$abc$22685$li439_li439_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1345___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1349___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1342___input_0_2 ;
    wire \lut_$abc$22685$li440_li440_input_0_2 ;
    wire \lut_$abc$22685$li439_li439_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1347___input_0_2 ;
    wire \lut_$abc$22685$li440_li440_input_0_1 ;
    wire \lut_$abc$22685$li439_li439_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1349___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1347___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1352___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1345___input_0_0 ;
    wire \lut_$abc$22685$li440_li440_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1349___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1347___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1370___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1350___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1349___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1369___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1350___input_0_4 ;
    wire \lut_$abc$22685$li444_li444_input_0_0 ;
    wire \lut_$abc$22685$li442_li442_input_0_3 ;
    wire \lut_$abc$22685$li441_li441_input_0_3 ;
    wire \lut_$abc$22685$li443_li443_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1361___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1358___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1355___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1351___input_0_4 ;
    wire \lut_$abc$22685$li442_li442_input_0_2 ;
    wire \lut_$abc$22685$li441_li441_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1357___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1361___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1358___input_0_0 ;
    wire \lut_$abc$22685$li442_li442_input_0_0 ;
    wire \lut_$abc$22685$li441_li441_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1357___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1354___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1359___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1364___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1361___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1358___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1355___input_0_2 ;
    wire \lut_$abc$22685$li442_li442_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1357___input_0_2 ;
    wire \lut_$abc$22685$li443_li443_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1369___input_0_3 ;
    wire \lut_$abc$22685$li444_li444_input_0_2 ;
    wire \lut_$abc$22685$li443_li443_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1368___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1363___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1359___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1367___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1365___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1361___input_0_3 ;
    wire \lut_$abc$22685$li443_li443_input_0_4 ;
    wire \lut_$abc$22685$li444_li444_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1367___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1362___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1371___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1368___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1363___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1367___input_0_5 ;
    wire \lut_$abc$22685$li444_li444_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1368___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1367___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1365___input_0_3 ;
    wire \lut_$abc$22685$li444_li444_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1370___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1369___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1370___input_0_4 ;
    wire \lut_$abc$22685$li447_li447_input_0_5 ;
    wire \lut_$abc$22685$li446_li446_input_0_4 ;
    wire \lut_$abc$22685$li448_li448_input_0_4 ;
    wire \lut_$abc$22685$li445_li445_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1379___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1373___input_0_0 ;
    wire \lut_$abc$22685$li446_li446_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1381___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1372___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1375___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1379___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1373___input_0_1 ;
    wire \lut_$abc$22685$li446_li446_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1381___input_0_1 ;
    wire \lut_$abc$22685$li447_li447_input_0_3 ;
    wire \lut_$abc$22685$li448_li448_input_0_0 ;
    wire \lut_$abc$22685$li445_li445_input_0_3 ;
    wire \lut_$abc$22685$li447_li447_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1379___input_0_2 ;
    wire \lut_$abc$22685$li446_li446_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1381___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1382___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1376___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1382___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1378___input_0_3 ;
    wire \lut_$abc$22685$li447_li447_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1379___input_0_3 ;
    wire \lut_$abc$22685$li446_li446_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1381___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1378___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1383___input_0_3 ;
    wire \lut_$abc$22685$li447_li447_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1379___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1381___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1382___input_0_4 ;
    wire \lut_$abc$22685$li447_li447_input_0_1 ;
    wire \lut_$abc$22685$li448_li448_input_0_1 ;
    wire \lut_$abc$22685$li448_li448_input_0_3 ;
    wire \lut_$abc$22685$li448_li448_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1389___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1387___input_0_0 ;
    wire \lut_$abc$22685$li450_li450_input_0_3 ;
    wire \lut_$abc$22685$li449_li449_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1389___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1387___input_0_2 ;
    wire \lut_$abc$22685$li450_li450_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1389___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1387___input_0_5 ;
    wire \lut_$abc$22685$li451_li451_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1408___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1392___input_0_1 ;
    wire \lut_$abc$22685$li452_li452_input_0_3 ;
    wire \lut_$abc$22685$li453_li453_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1392___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1405___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1407___input_0_4 ;
    wire \lut_$abc$22685$li452_li452_input_0_1 ;
    wire \lut_$abc$22685$li453_li453_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1392___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1405___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1407___input_0_5 ;
    wire \lut_$abc$22685$li453_li453_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1399___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1395___input_0_4 ;
    wire \lut_$abc$22685$li455_li455_input_0_4 ;
    wire \lut_$abc$22685$li454_li454_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1397___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1398___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1395___input_0_0 ;
    wire \lut_$abc$22685$li455_li455_input_0_0 ;
    wire \lut_$abc$22685$li454_li454_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1397___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1398___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1395___input_0_3 ;
    wire \lut_$abc$22685$li455_li455_input_0_2 ;
    wire \lut_$abc$22685$li456_li456_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1397___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1398___input_0_2 ;
    wire \lut_$abc$22685$li456_li456_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1408___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1399___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1410___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1399___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1422___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1402___input_0_2 ;
    wire \lut_$abc$22685$li457_li457_input_0_2 ;
    wire \lut_$abc$22685$li458_li458_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1410___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1407___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1402___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1422___input_0_5 ;
    wire \lut_$abc$22685$li457_li457_input_0_4 ;
    wire \lut_$abc$22685$li458_li458_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1406___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1402___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1409___input_0_3 ;
    wire \lut_$abc$22685$li458_li458_input_0_4 ;
    wire \lut_$abc$22685$li460_li460_input_0_0 ;
    wire \lut_$abc$22685$li459_li459_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1406___input_0_2 ;
    wire \lut_$abc$22685$li460_li460_input_0_4 ;
    wire \lut_$abc$22685$li459_li459_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1409___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1406___input_0_5 ;
    wire \lut_$abc$22685$li460_li460_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1409___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1408___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1410___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1408___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1422___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1408___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1444___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1425___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1410___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1410___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1422___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1419___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1414___input_0_2 ;
    wire \lut_$abc$22685$li462_li462_input_0_5 ;
    wire \lut_$abc$22685$li461_li461_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1424___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1419___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1411___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1414___input_0_0 ;
    wire \lut_$abc$22685$li462_li462_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1422___input_0_0 ;
    wire \lut_$abc$22685$li461_li461_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1418___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1417___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1414___input_0_4 ;
    wire \lut_$abc$22685$li462_li462_input_0_0 ;
    wire \lut_$abc$22685$li464_li464_input_0_0 ;
    wire \lut_$abc$22685$li463_li463_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1418___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1417___input_0_3 ;
    wire \lut_$abc$22685$li464_li464_input_0_5 ;
    wire \lut_$abc$22685$li463_li463_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1418___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1417___input_0_0 ;
    wire \lut_$abc$22685$li464_li464_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1442___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1419___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1423___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1441___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1419___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1425___input_0_2 ;
    wire \lut_$abc$22685$li466_li466_input_0_0 ;
    wire \lut_$abc$22685$li465_li465_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1424___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1442___input_0_2 ;
    wire \lut_$abc$22685$li466_li466_input_0_5 ;
    wire \lut_$abc$22685$li465_li465_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1423___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1424___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1442___input_0_4 ;
    wire \lut_$abc$22685$li466_li466_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1423___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1444___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1425___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1425___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1441___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1425___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1435___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1427___input_0_4 ;
    wire \lut_$abc$22685$li469_li469_input_0_4 ;
    wire \lut_$abc$22685$li467_li467_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1427___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1430___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1431___input_0_2 ;
    wire \lut_$abc$22685$li467_li467_input_0_2 ;
    wire \lut_$abc$22685$li468_li468_input_0_0 ;
    wire \lut_$abc$22685$li468_li468_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1430___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1431___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1434___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1429___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1434___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1437___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1429___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1433___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1441___input_0_4 ;
    wire \lut_$abc$22685$li469_li469_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1442___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1435___input_0_2 ;
    wire \lut_$abc$22685$li469_li469_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1433___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1441___input_0_0 ;
    wire \lut_$abc$22685$li469_li469_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1444___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1435___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1435___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1443___input_0_1 ;
    wire \lut_$abc$22685$li471_li471_input_0_1 ;
    wire \lut_$abc$22685$li470_li470_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1436___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1445___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1439___input_0_2 ;
    wire \lut_$abc$22685$li471_li471_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1443___input_0_0 ;
    wire \lut_$abc$22685$li470_li470_input_0_4 ;
    wire \lut_$abc$22685$li471_li471_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1445___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1443___input_0_4 ;
    wire \lut_$abc$22685$li470_li470_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1439___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1456___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1447___input_0_2 ;
    wire \lut_$abc$22685$li471_li471_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1445___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1443___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1444___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1444___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1444___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1498___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1488___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1479___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1470___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1461___input_0_3 ;
    wire \lut_$abc$22685$li473_li473_input_0_3 ;
    wire \lut_$abc$22685$li475_li475_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1452___input_0_4 ;
    wire \lut_$abc$22685$li472_li472_input_0_1 ;
    wire \lut_$abc$22685$li473_li473_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1455___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1452___input_0_3 ;
    wire \lut_$abc$22685$li472_li472_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1449___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1456___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1446___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1451___input_0_1 ;
    wire \lut_$abc$22685$li473_li473_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1455___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1452___input_0_0 ;
    wire \lut_$abc$22685$li472_li472_input_0_2 ;
    wire \lut_$abc$22685$li473_li473_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1455___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1452___input_0_1 ;
    wire \lut_$abc$22685$li472_li472_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1453___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1449___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1457___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1451___input_0_3 ;
    wire \lut_$abc$22685$li473_li473_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1457___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1452___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1455___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1452___input_0_5 ;
    wire \lut_$abc$22685$li474_li474_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1460___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1453___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1458___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1457___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1455___input_0_3 ;
    wire \lut_$abc$22685$li474_li474_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1498___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1488___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1479___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1470___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1461___input_0_4 ;
    wire \lut_$abc$22685$li475_li475_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1457___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1467___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1461___input_0_0 ;
    wire \lut_$abc$22685$li475_li475_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1462___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1460___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1458___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1467___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1461___input_0_1 ;
    wire \lut_$abc$22685$li475_li475_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1468___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1461___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1478___input_0_2 ;
    wire \lut_$abc$22685$li477_li477_input_0_0 ;
    wire \lut_$abc$22685$li476_li476_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1467___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1468___input_0_2 ;
    wire \lut_$abc$22685$li477_li477_input_0_1 ;
    wire \lut_$abc$22685$li476_li476_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1478___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1469___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1465___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1463___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1467___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1468___input_0_4 ;
    wire \lut_$abc$22685$li477_li477_input_0_2 ;
    wire \lut_$abc$22685$li476_li476_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1478___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1471___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1469___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1465___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1477___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1468___input_0_1 ;
    wire \lut_$abc$22685$li477_li477_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1478___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1498___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1488___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1479___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1470___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1470___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1470___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1476___input_0_5 ;
    wire \lut_$abc$22685$li479_li479_input_0_0 ;
    wire \lut_$abc$22685$li478_li478_input_0_0 ;
    wire \lut_$abc$22685$li479_li479_input_0_1 ;
    wire \lut_$abc$22685$li478_li478_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1476___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1474___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1476___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1477___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1472___input_0_4 ;
    wire \lut_$abc$22685$li479_li479_input_0_3 ;
    wire \lut_$abc$22685$li478_li478_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1481___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1474___input_0_4 ;
    wire \lut_$abc$22685$li479_li479_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1476___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1478___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1479___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1486___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1478___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1479___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1487___input_0_0 ;
    wire \lut_$abc$22685$li481_li481_input_0_4 ;
    wire \lut_$abc$22685$li480_li480_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1486___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1480___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1487___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1484___input_0_3 ;
    wire \lut_$abc$22685$li481_li481_input_0_1 ;
    wire \lut_$abc$22685$li480_li480_input_0_1 ;
    wire \lut_$abc$22685$li481_li481_input_0_0 ;
    wire \lut_$abc$22685$li480_li480_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1486___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1487___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1489___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1483___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1486___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1487___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1484___input_0_4 ;
    wire \lut_$abc$22685$li481_li481_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1498___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1488___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1498___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1488___input_0_0 ;
    wire \lut_$abc$22685$li484_li484_input_0_0 ;
    wire \lut_$abc$22685$li482_li482_input_0_0 ;
    wire \lut_$abc$22685$li483_li483_input_0_0 ;
    wire \lut_$abc$22685$li483_li483_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1490___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1494___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1490___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1494___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1492___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1497___input_0_1 ;
    wire \lut_$abc$22685$li484_li484_input_0_2 ;
    wire \lut_$abc$22685$li482_li482_input_0_2 ;
    wire \lut_$abc$22685$li483_li483_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1495___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1499___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1492___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1497___input_0_0 ;
    wire \lut_$abc$22685$li484_li484_input_0_3 ;
    wire \lut_$abc$22685$li483_li483_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1494___input_0_2 ;
    wire \lut_$abc$22685$li484_li484_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1499___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1495___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1503___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1500___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1497___input_0_4 ;
    wire \lut_$abc$22685$li484_li484_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1499___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1498___input_0_4 ;
    wire \lut_$abc$22685$li486_li486_input_0_1 ;
    wire \lut_$abc$22685$li485_li485_input_0_3 ;
    wire \lut_$abc$22685$li487_li487_input_0_5 ;
    wire \lut_$abc$22685$li486_li486_input_0_0 ;
    wire \lut_$abc$22685$li485_li485_input_0_0 ;
    wire \lut_$abc$22685$li487_li487_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1503___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1502___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1500___input_0_1 ;
    wire \lut_$abc$22685$li486_li486_input_0_4 ;
    wire \lut_$abc$22685$li485_li485_input_0_4 ;
    wire \lut_$abc$22685$li487_li487_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1505___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1502___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1505___input_0_3 ;
    wire \lut_$abc$22685$li486_li486_input_0_3 ;
    wire \lut_$abc$22685$li487_li487_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1505___input_0_4 ;
    wire \lut_$abc$22685$li486_li486_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1506___input_0_4 ;
    wire \lut_$abc$22685$li487_li487_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_19 ;
    wire \lut_$abc$22685$li038_li038_input_0_3 ;
    wire \lut_$abc$22685$li032_li032_input_0_0 ;
    wire \lut_$abc$22685$li035_li035_input_0_1 ;
    wire \lut_$abc$22685$li036_li036_input_0_1 ;
    wire \lut_$abc$22685$li037_li037_input_0_4 ;
    wire \lut_$abc$22685$li039_li039_input_0_1 ;
    wire \lut_$abc$22685$li034_li034_input_0_0 ;
    wire \lut_$abc$22685$li033_li033_input_0_0 ;
    wire \lut_$abc$22685$li028_li028_input_0_3 ;
    wire \lut_$abc$22685$li029_li029_input_0_3 ;
    wire \lut_$abc$22685$li031_li031_input_0_5 ;
    wire \lut_$abc$22685$li030_li030_input_0_1 ;
    wire \lut_$abc$22685$li027_li027_input_0_2 ;
    wire \lut_$abc$22685$li025_li025_input_0_0 ;
    wire \lut_$abc$22685$li026_li026_input_0_0 ;
    wire \lut_$abc$22685$li019_li019_input_0_0 ;
    wire \lut_$abc$22685$li020_li020_input_0_0 ;
    wire \lut_$abc$22685$li021_li021_input_0_2 ;
    wire \lut_$abc$22685$li022_li022_input_0_2 ;
    wire \lut_$abc$22685$li023_li023_input_0_0 ;
    wire \lut_$abc$22685$li024_li024_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1603___input_0_4 ;
    wire \lut_$abc$22685$li027_li027_input_0_5 ;
    wire \lut_$abc$22685$li025_li025_input_0_1 ;
    wire \lut_$abc$22685$li026_li026_input_0_1 ;
    wire \lut_$abc$22685$li024_li024_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1604___input_0_4 ;
    wire \lut_$abc$22685$li028_li028_input_0_4 ;
    wire \lut_$abc$22685$li029_li029_input_0_4 ;
    wire \lut_$abc$22685$li031_li031_input_0_4 ;
    wire \lut_$abc$22685$li030_li030_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1704___input_0_4 ;
    wire \lut_$abc$22685$li032_li032_input_0_4 ;
    wire \lut_$abc$22685$li034_li034_input_0_2 ;
    wire \lut_$abc$22685$li033_li033_input_0_2 ;
    wire \lut_$abc$22685$li346_li346_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1607___input_0_1 ;
    wire \lut_$abc$22685$li353_li353_input_0_4 ;
    wire \lut_$abc$22685$li352_li352_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1662___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1607___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1662___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1607___input_0_0 ;
    wire \lut_$abc$22685$li353_li353_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1662___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1608___input_0_2 ;
    wire \lut_$abc$22685$li355_li355_input_0_4 ;
    wire \lut_$abc$22685$li356_li356_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1608___input_0_1 ;
    wire \lut_$abc$22685$li355_li355_input_0_3 ;
    wire \lut_$abc$22685$li356_li356_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1608___input_0_0 ;
    wire \lut_$abc$22685$li356_li356_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1639___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1628___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1609___input_0_2 ;
    wire \lut_$abc$22685$li358_li358_input_0_5 ;
    wire \lut_$abc$22685$li357_li357_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1639___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1628___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1609___input_0_4 ;
    wire \lut_$abc$22685$li358_li358_input_0_1 ;
    wire \lut_$abc$22685$li357_li357_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1625___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1626___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1609___input_0_0 ;
    wire \lut_$abc$22685$li358_li358_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1610___input_0_1 ;
    wire \lut_$abc$22685$li360_li360_input_0_0 ;
    wire \lut_$abc$22685$li359_li359_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1610___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1624___input_0_3 ;
    wire \lut_$abc$44827$new_new_n1626___input_0_2 ;
    wire \lut_$abc$22685$li360_li360_input_0_5 ;
    wire \lut_$abc$22685$li359_li359_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1610___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1624___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1626___input_0_5 ;
    wire \lut_$abc$22685$li360_li360_input_0_4 ;
    wire \lut_$abc$22685$li362_li362_input_0_0 ;
    wire \lut_$abc$22685$li361_li361_input_0_0 ;
    wire \lut_$abc$22685$li362_li362_input_0_4 ;
    wire \lut_$abc$22685$li361_li361_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1624___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1637___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1627___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1615___input_0_2 ;
    wire \lut_$abc$22685$li419_li419_input_0_2 ;
    wire \lut_$abc$22685$li422_li422_input_0_1 ;
    wire \lut_$abc$22685$li421_li421_input_0_0 ;
    wire \lut_$abc$22685$li420_li420_input_0_0 ;
    wire \lut_$abc$22685$li347_li347_input_0_2 ;
    wire \lut_$abc$22685$li016_li016_input_0_3 ;
    wire \lut_$abc$22685$li015_li015_input_0_3 ;
    wire \lut_$abc$22685$li009_li009_input_0_0 ;
    wire \lut_$abc$22685$li008_li008_input_0_0 ;
    wire \lut_$abc$22685$li007_li007_input_0_0 ;
    wire \lut_$abc$22685$li014_li014_input_0_2 ;
    wire \lut_$abc$22685$li012_li012_input_0_2 ;
    wire \lut_$abc$22685$li011_li011_input_0_2 ;
    wire \lut_$abc$22685$li010_li010_input_0_3 ;
    wire \lut_$abc$22685$li000_li000_input_0_2 ;
    wire \lut_$abc$22685$li002_li002_input_0_2 ;
    wire \lut_$abc$22685$li001_li001_input_0_2 ;
    wire \lut_$abc$22685$li006_li006_input_0_3 ;
    wire \lut_$abc$22685$li005_li005_input_0_3 ;
    wire \lut_$abc$22685$li004_li004_input_0_1 ;
    wire \lut_$abc$22685$li003_li003_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1625___input_0_3 ;
    wire \lut_$abc$22685$li362_li362_input_0_5 ;
    wire \lut_$abc$44827$new_new_n1625___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1637___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1627___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1639___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1628___input_0_0 ;
    wire \lut_$abc$44827$new_new_n1637___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1627___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1628___input_0_2 ;
    wire \lut_$abc$22685$li363_li363_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1629___input_0_3 ;
    wire \lut_$abc$22685$li364_li364_input_0_1 ;
    wire \lut_$abc$22685$li363_li363_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1636___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1638___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1629___input_0_2 ;
    wire \lut_$abc$22685$li364_li364_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1636___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1638___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1629___input_0_0 ;
    wire \lut_$abc$22685$li364_li364_input_0_0 ;
    wire \lut_$abc$22685$li365_li365_input_0_4 ;
    wire \lut_$abc$44827$new_new_n1636___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1638___input_0_3 ;
    wire \lut_$abc$22685$li365_li365_input_0_3 ;
    wire \lut_$abc$22685$li348_li348_input_0_0 ;
    wire \lut_$abc$22685$li349_li349_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1637___input_0_5 ;
    wire \lut_$abc$44827$new_new_n1639___input_0_4 ;
    wire \lut_$abc$44827$new_new_n1639___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1649___input_0_3 ;
    wire \lut_$abc$22685$li367_li367_input_0_5 ;
    wire \lut_$abc$22685$li366_li366_input_0_3 ;
    wire \lut_$abc$22685$li368_li368_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1648___input_0_2 ;
    wire \lut_$abc$44827$new_new_n1647___input_0_2 ;
    wire \lut_$abc$22685$li367_li367_input_0_1 ;
    wire \lut_$abc$44827$new_new_n1648___input_0_1 ;
    wire \lut_$abc$44827$new_new_n1647___input_0_1 ;
    wire \lut_$abc$22685$li367_li367_input_0_2 ;
    wire \lut_$abc$22685$li366_li366_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_17 ;
    wire \lut_$abc$22685$li350_li350_input_0_3 ;
    wire \lut_$abc$22685$li351_li351_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1649___input_0_1 ;
    wire \lut_$abc$22685$li368_li368_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1649___input_0_0 ;
    wire \lut_$abc$22685$li368_li368_input_0_3 ;
    wire \lut_$abc$44827$new_new_n1649___input_0_4 ;
    wire \lut_$abc$22685$li368_li368_input_0_5 ;
    wire \lut_$abc$22685$li369_li369_input_0_1 ;
    wire \lut_$abc$22685$li370_li370_input_0_1 ;
    wire \lut_$abc$22685$li369_li369_input_0_0 ;
    wire \lut_$abc$22685$li370_li370_input_0_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_17 ;
    wire \lut_$abc$22685$li055_li055_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1674___input_0_4 ;
    wire \lut_$abc$22685$li006_li006_input_0_0 ;
    wire \lut_$abc$22685$li005_li005_input_0_0 ;
    wire \lut_$abc$22685$li354_li354_input_0_2 ;
    wire \lut_$abc$22685$li418_li418_input_0_2 ;
    wire \lut_$abc$22685$li417_li417_input_0_2 ;
    wire \lut_$abc$44827$new_new_n1690___input_0_4 ;
    wire \lut_$abc$22685$li009_li009_input_0_3 ;
    wire \lut_$abc$22685$li008_li008_input_0_3 ;
    wire \lut_$abc$22685$li007_li007_input_0_3 ;
    wire \lut_$abc$22685$li010_li010_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_0_0 ;
    wire \lut_$abc$44827$new_new_n1691___input_0_3 ;
    wire \lut_$abc$22685$li014_li014_input_0_5 ;
    wire \lut_$abc$22685$li012_li012_input_0_3 ;
    wire \lut_$abc$22685$li011_li011_input_0_3 ;
    wire \lut_$abc$22685$li013_li013_input_0_4 ;
    wire \lut_$abc$22685$li017_li017_input_0_0 ;
    wire \lut_$abc$22685$li016_li016_input_0_0 ;
    wire \lut_$abc$22685$li015_li015_input_0_0 ;
    wire \lut_$abc$22685$li018_li018_input_0_0 ;
    wire \lut_$abc$22685$li038_li038_input_0_4 ;
    wire \lut_$abc$22685$li035_li035_input_0_3 ;
    wire \lut_$abc$22685$li036_li036_input_0_3 ;
    wire \lut_$abc$22685$li037_li037_input_0_0 ;
    wire \lut_$abc$22685$li039_li039_input_0_0 ;
    wire \lut_$abc$22685$li045_li045_input_0_2 ;
    wire \lut_$abc$22685$li416_li416_input_0_4 ;
    wire \lut_$abc$22685$li415_li415_input_0_2 ;
    wire \lut_$abc$22685$li412_li412_input_0_2 ;
    wire \lut_$abc$22685$li345_li345_input_0_0 ;
    wire \lut_$abc$22685$li344_li344_input_0_4 ;
    wire \lut_$abc$22685$li343_li343_input_0_1 ;
    wire \lut_$abc$22685$li342_li342_input_0_3 ;
    wire \lut_$abc$22685$li341_li341_input_0_0 ;
    wire \lut_$abc$22685$li340_li340_input_0_1 ;
    wire \lut_$abc$22685$li339_li339_input_0_0 ;
    wire \lut_$abc$22685$li338_li338_input_0_2 ;
    wire \lut_$abc$22685$li337_li337_input_0_0 ;
    wire \lut_$abc$22685$li336_li336_input_0_4 ;
    wire \lut_$abc$22685$li335_li335_input_0_0 ;
    wire \lut_$abc$22685$li334_li334_input_0_4 ;
    wire \lut_$abc$22685$li333_li333_input_0_1 ;
    wire \lut_$abc$22685$li332_li332_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_0_0 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_10 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_11 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_12 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_13 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_14 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_15 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_16 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_5 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_6 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_7 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_8 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_9 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_10 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_11 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_12 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_13 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_14 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_15 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_16 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_17 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_18 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_5 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_6 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_7 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_8 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_9 ;
    wire \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_10 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_11 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_12 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_13 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_14 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_15 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_16 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_5 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_6 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_7 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_2_0 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_8 ;
    wire \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_9 ;

    //IO assignments
    assign \pr[0]  = \pr[0]_input_0_0 ;
    assign \pr[1]  = \pr[1]_input_0_0 ;
    assign \pr[2]  = \pr[2]_input_0_0 ;
    assign \pr[3]  = \pr[3]_input_0_0 ;
    assign \pr[4]  = \pr[4]_input_0_0 ;
    assign \pr[5]  = \pr[5]_input_0_0 ;
    assign \pr[6]  = \pr[6]_input_0_0 ;
    assign \pr[7]  = \pr[7]_input_0_0 ;
    assign \pr[8]  = \pr[8]_input_0_0 ;
    assign \pr[9]  = \pr[9]_input_0_0 ;
    assign \pr[10]  = \pr[10]_input_0_0 ;
    assign \pr[11]  = \pr[11]_input_0_0 ;
    assign \pr[12]  = \pr[12]_input_0_0 ;
    assign \pr[13]  = \pr[13]_input_0_0 ;
    assign \pr[14]  = \pr[14]_input_0_0 ;
    assign \pr[15]  = \pr[15]_input_0_0 ;
    assign \pr[16]  = \pr[16]_input_0_0 ;
    assign \pr[17]  = \pr[17]_input_0_0 ;
    assign \pr[18]  = \pr[18]_input_0_0 ;
    assign \pr[19]  = \pr[19]_input_0_0 ;
    assign \pr[20]  = \pr[20]_input_0_0 ;
    assign \pr[21]  = \pr[21]_input_0_0 ;
    assign \pr[22]  = \pr[22]_input_0_0 ;
    assign \pr[23]  = \pr[23]_input_0_0 ;
    assign \pr[24]  = \pr[24]_input_0_0 ;
    assign \pr[25]  = \pr[25]_input_0_0 ;
    assign \pr[26]  = \pr[26]_input_0_0 ;
    assign \pr[27]  = \pr[27]_input_0_0 ;
    assign \pr[28]  = \pr[28]_input_0_0 ;
    assign \pr[29]  = \pr[29]_input_0_0 ;
    assign \pr[30]  = \pr[30]_input_0_0 ;
    assign \pr[31]  = \pr[31]_input_0_0 ;
    assign \pr[32]  = \pr[32]_input_0_0 ;
    assign \pr[33]  = \pr[33]_input_0_0 ;
    assign \pr[34]  = \pr[34]_input_0_0 ;
    assign \pr[35]  = \pr[35]_input_0_0 ;
    assign \pr[36]  = \pr[36]_input_0_0 ;
    assign \pr[37]  = \pr[37]_input_0_0 ;
    assign \pr[38]  = \pr[38]_input_0_0 ;
    assign \pi[0]  = \pi[0]_input_0_0 ;
    assign \pi[1]  = \pi[1]_input_0_0 ;
    assign \pi[2]  = \pi[2]_input_0_0 ;
    assign \pi[3]  = \pi[3]_input_0_0 ;
    assign \pi[4]  = \pi[4]_input_0_0 ;
    assign \pi[5]  = \pi[5]_input_0_0 ;
    assign \pi[6]  = \pi[6]_input_0_0 ;
    assign \pi[7]  = \pi[7]_input_0_0 ;
    assign \pi[8]  = \pi[8]_input_0_0 ;
    assign \pi[9]  = \pi[9]_input_0_0 ;
    assign \pi[10]  = \pi[10]_input_0_0 ;
    assign \pi[11]  = \pi[11]_input_0_0 ;
    assign \pi[12]  = \pi[12]_input_0_0 ;
    assign \pi[13]  = \pi[13]_input_0_0 ;
    assign \pi[14]  = \pi[14]_input_0_0 ;
    assign \pi[15]  = \pi[15]_input_0_0 ;
    assign \pi[16]  = \pi[16]_input_0_0 ;
    assign \pi[17]  = \pi[17]_input_0_0 ;
    assign \pi[18]  = \pi[18]_input_0_0 ;
    assign \pi[19]  = \pi[19]_input_0_0 ;
    assign \pi[20]  = \pi[20]_input_0_0 ;
    assign \pi[21]  = \pi[21]_input_0_0 ;
    assign \pi[22]  = \pi[22]_input_0_0 ;
    assign \pi[23]  = \pi[23]_input_0_0 ;
    assign \pi[24]  = \pi[24]_input_0_0 ;
    assign \pi[25]  = \pi[25]_input_0_0 ;
    assign \pi[26]  = \pi[26]_input_0_0 ;
    assign \pi[27]  = \pi[27]_input_0_0 ;
    assign \pi[28]  = \pi[28]_input_0_0 ;
    assign \pi[29]  = \pi[29]_input_0_0 ;
    assign \pi[30]  = \pi[30]_input_0_0 ;
    assign \pi[31]  = \pi[31]_input_0_0 ;
    assign \pi[32]  = \pi[32]_input_0_0 ;
    assign \pi[33]  = \pi[33]_input_0_0 ;
    assign \pi[34]  = \pi[34]_input_0_0 ;
    assign \pi[35]  = \pi[35]_input_0_0 ;
    assign \pi[36]  = \pi[36]_input_0_0 ;
    assign \pi[37]  = \pi[37]_input_0_0 ;
    assign \pi[38]  = \pi[38]_input_0_0 ;
    assign \clk_output_0_0  = \clk ;
    assign \reset_output_0_0  = \reset ;
    assign \ar[0]_output_0_0  = \ar[0] ;
    assign \ar[1]_output_0_0  = \ar[1] ;
    assign \ar[2]_output_0_0  = \ar[2] ;
    assign \ar[3]_output_0_0  = \ar[3] ;
    assign \ar[4]_output_0_0  = \ar[4] ;
    assign \ar[5]_output_0_0  = \ar[5] ;
    assign \ar[6]_output_0_0  = \ar[6] ;
    assign \ar[7]_output_0_0  = \ar[7] ;
    assign \ar[8]_output_0_0  = \ar[8] ;
    assign \ar[9]_output_0_0  = \ar[9] ;
    assign \ar[10]_output_0_0  = \ar[10] ;
    assign \ar[11]_output_0_0  = \ar[11] ;
    assign \ar[12]_output_0_0  = \ar[12] ;
    assign \ar[13]_output_0_0  = \ar[13] ;
    assign \ar[14]_output_0_0  = \ar[14] ;
    assign \ar[15]_output_0_0  = \ar[15] ;
    assign \ar[16]_output_0_0  = \ar[16] ;
    assign \ar[17]_output_0_0  = \ar[17] ;
    assign \ar[18]_output_0_0  = \ar[18] ;
    assign \ar[19]_output_0_0  = \ar[19] ;
    assign \ai[0]_output_0_0  = \ai[0] ;
    assign \ai[1]_output_0_0  = \ai[1] ;
    assign \ai[2]_output_0_0  = \ai[2] ;
    assign \ai[3]_output_0_0  = \ai[3] ;
    assign \ai[4]_output_0_0  = \ai[4] ;
    assign \ai[5]_output_0_0  = \ai[5] ;
    assign \ai[6]_output_0_0  = \ai[6] ;
    assign \ai[7]_output_0_0  = \ai[7] ;
    assign \ai[8]_output_0_0  = \ai[8] ;
    assign \ai[9]_output_0_0  = \ai[9] ;
    assign \ai[10]_output_0_0  = \ai[10] ;
    assign \ai[11]_output_0_0  = \ai[11] ;
    assign \ai[12]_output_0_0  = \ai[12] ;
    assign \ai[13]_output_0_0  = \ai[13] ;
    assign \ai[14]_output_0_0  = \ai[14] ;
    assign \ai[15]_output_0_0  = \ai[15] ;
    assign \ai[16]_output_0_0  = \ai[16] ;
    assign \ai[17]_output_0_0  = \ai[17] ;
    assign \ai[18]_output_0_0  = \ai[18] ;
    assign \ai[19]_output_0_0  = \ai[19] ;
    assign \br[0]_output_0_0  = \br[0] ;
    assign \br[1]_output_0_0  = \br[1] ;
    assign \br[2]_output_0_0  = \br[2] ;
    assign \br[3]_output_0_0  = \br[3] ;
    assign \br[4]_output_0_0  = \br[4] ;
    assign \br[5]_output_0_0  = \br[5] ;
    assign \br[6]_output_0_0  = \br[6] ;
    assign \br[7]_output_0_0  = \br[7] ;
    assign \br[8]_output_0_0  = \br[8] ;
    assign \br[9]_output_0_0  = \br[9] ;
    assign \br[10]_output_0_0  = \br[10] ;
    assign \br[11]_output_0_0  = \br[11] ;
    assign \br[12]_output_0_0  = \br[12] ;
    assign \br[13]_output_0_0  = \br[13] ;
    assign \br[14]_output_0_0  = \br[14] ;
    assign \br[15]_output_0_0  = \br[15] ;
    assign \br[16]_output_0_0  = \br[16] ;
    assign \br[17]_output_0_0  = \br[17] ;
    assign \bi[0]_output_0_0  = \bi[0] ;
    assign \bi[1]_output_0_0  = \bi[1] ;
    assign \bi[2]_output_0_0  = \bi[2] ;
    assign \bi[3]_output_0_0  = \bi[3] ;
    assign \bi[4]_output_0_0  = \bi[4] ;
    assign \bi[5]_output_0_0  = \bi[5] ;
    assign \bi[6]_output_0_0  = \bi[6] ;
    assign \bi[7]_output_0_0  = \bi[7] ;
    assign \bi[8]_output_0_0  = \bi[8] ;
    assign \bi[9]_output_0_0  = \bi[9] ;
    assign \bi[10]_output_0_0  = \bi[10] ;
    assign \bi[11]_output_0_0  = \bi[11] ;
    assign \bi[12]_output_0_0  = \bi[12] ;
    assign \bi[13]_output_0_0  = \bi[13] ;
    assign \bi[14]_output_0_0  = \bi[14] ;
    assign \bi[15]_output_0_0  = \bi[15] ;
    assign \bi[16]_output_0_0  = \bi[16] ;
    assign \bi[17]_output_0_0  = \bi[17] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_addcommon[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_addcommon[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_addr[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_addr[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_addi[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_addi[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[38]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_commonr2[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_commonr2[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pi[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pi[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_pr[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_pr[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_dd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_dd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_ddd[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_ddd[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_dddd[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_dddd[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dd[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dd[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_ddd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_ddd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_dddd[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_dddd[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ar_d[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ar_d[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_ai_d[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_ai_d[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_ddd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_ddd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_common[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_common[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_bi_d[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_bi_d[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_ddd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_ddd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_dd[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_dd[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_br_d[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_br_d[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_5_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_5_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_5_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li079_li079_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li079_li079_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li159_li159_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li159_li159_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li061_li061_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li061_li061_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li160_li160_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li160_li160_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li080_li080_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li080_li080_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li063_li063_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li063_li063_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li329_li329_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li329_li329_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li276_li276_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li276_li276_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li330_li330_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li330_li330_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li275_li275_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li275_li275_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$44827$new_new_n1600___input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1600___input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li312_li312_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li312_li312_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li062_li062_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li062_li062_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li129_li129_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li129_li129_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li128_li128_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li128_li128_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li127_li127_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li127_li127_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li017_li017_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li017_li017_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li018_li018_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li018_li018_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li246_li246_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li246_li246_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li245_li245_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li245_li245_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li244_li244_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li244_li244_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li403_li403_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li403_li403_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li402_li402_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li402_li402_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li425_li425_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li425_li425_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li424_li424_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li424_li424_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li383_li383_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li383_li383_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li427_li427_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li427_li427_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li386_li386_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li386_li386_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li385_li385_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li385_li385_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li384_li384_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li384_li384_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li429_li429_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li429_li429_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li428_li428_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li428_li428_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li387_li387_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li387_li387_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$44827$new_new_n1379___input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1379___input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li404_li404_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li404_li404_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li057_li057_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li057_li057_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li141_li141_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li141_li141_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li446_li446_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li446_li446_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li405_li405_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li405_li405_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li448_li448_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li448_li448_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li406_li406_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li406_li406_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li484_li484_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li484_li484_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li482_li482_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li482_li482_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li483_li483_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li483_li483_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li401_li401_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li401_li401_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li444_li444_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li444_li444_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li466_li466_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li466_li466_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li465_li465_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li465_li465_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li382_li382_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li382_li382_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li486_li486_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li486_li486_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li485_li485_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li485_li485_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li121_li121_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li121_li121_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li487_li487_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li487_li487_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li464_li464_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li464_li464_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li463_li463_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li463_li463_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li377_li377_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li377_li377_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li460_li460_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li460_li460_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li459_li459_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li459_li459_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li379_li379_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li379_li379_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li380_li380_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li380_li380_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li378_li378_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li378_li378_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li457_li457_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li457_li457_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li362_li362_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li362_li362_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li361_li361_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li361_li361_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li249_li249_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li249_li249_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li250_li250_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li250_li250_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li431_li431_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li431_li431_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li390_li390_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li390_li390_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li479_li479_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li479_li479_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li478_li478_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li478_li478_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li396_li396_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li396_li396_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li397_li397_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li397_li397_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li481_li481_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li481_li481_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li480_li480_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li480_li480_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li399_li399_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li399_li399_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li440_li440_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li440_li440_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li439_li439_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li439_li439_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li395_li395_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li395_li395_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li423_li423_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li423_li423_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li381_li381_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li381_li381_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li344_li344_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li344_li344_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li422_li422_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li422_li422_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li376_li376_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li376_li376_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li477_li477_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li477_li477_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li476_li476_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li476_li476_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li394_li394_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li394_li394_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li442_li442_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li442_li442_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li441_li441_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li441_li441_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li398_li398_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li398_li398_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li443_li443_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li443_li443_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li400_li400_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li400_li400_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li136_li136_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li136_li136_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li363_li363_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li363_li363_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$44827$new_new_n1164___input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1164___input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li468_li468_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li468_li468_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li205_li205_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li205_li205_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li204_li204_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li204_li204_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li388_li388_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li388_li388_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li369_li369_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li369_li369_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li370_li370_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li370_li370_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li013_li013_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li013_li013_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li254_li254_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li254_li254_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li255_li255_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li255_li255_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li253_li253_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li253_li253_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li235_li235_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li235_li235_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li236_li236_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li236_li236_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li237_li237_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li237_li237_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li273_li273_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li273_li273_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li365_li365_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li365_li365_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li471_li471_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li471_li471_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li206_li206_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li206_li206_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li207_li207_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li207_li207_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li208_li208_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li208_li208_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li437_li437_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li437_li437_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li392_li392_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li392_li392_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li393_li393_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li393_li393_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li435_li435_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li435_li435_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li436_li436_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li436_li436_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li438_li438_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li438_li438_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li125_li125_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li125_li125_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li126_li126_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li126_li126_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li433_li433_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li433_li433_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li391_li391_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li391_li391_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li124_li124_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li124_li124_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li473_li473_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li473_li473_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li209_li209_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li209_li209_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li189_li189_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li189_li189_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li169_li169_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li169_li169_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li367_li367_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li367_li367_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li366_li366_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li366_li366_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li256_li256_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li256_li256_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li368_li368_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li368_li368_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li238_li238_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li238_li238_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li274_li274_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li274_li274_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li328_li328_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li328_li328_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li292_li292_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li292_li292_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li310_li310_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li310_li310_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li407_li407_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li407_li407_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li259_li259_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li259_li259_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li462_li462_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li462_li462_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li461_li461_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li461_li461_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li389_li389_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li389_li389_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li123_li123_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li123_li123_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li426_li426_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li426_li426_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li103_li103_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li103_li103_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li421_li421_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li421_li421_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li375_li375_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li375_li375_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li420_li420_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li420_li420_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li374_li374_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li374_li374_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li373_li373_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li373_li373_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li419_li419_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li419_li419_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li434_li434_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li434_li434_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li069_li069_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li069_li069_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li089_li089_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li089_li089_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li109_li109_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li109_li109_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li130_li130_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li130_li130_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li131_li131_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li131_li131_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li364_li364_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li364_li364_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li252_li252_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li252_li252_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li251_li251_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li251_li251_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li243_li243_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li243_li243_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$44827$new_new_n1618___input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1618___input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li242_li242_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li242_li242_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li458_li458_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li458_li458_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li418_li418_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li418_li418_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li408_li408_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li408_li408_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li371_li371_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li371_li371_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li409_li409_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li409_li409_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li417_li417_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li417_li417_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li360_li360_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li360_li360_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li248_li248_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li248_li248_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li359_li359_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li359_li359_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li247_li247_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li247_li247_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li229_li229_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li229_li229_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li475_li475_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li475_li475_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li211_li211_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li211_li211_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li474_li474_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li474_li474_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li472_li472_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li472_li472_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li470_li470_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li470_li470_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li188_li188_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li188_li188_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li469_li469_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li469_li469_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li467_li467_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li467_li467_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li148_li148_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li148_li148_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li168_li168_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li168_li168_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li166_li166_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li166_li166_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li186_li186_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li186_li186_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li146_li146_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li146_li146_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li187_li187_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li187_li187_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li167_li167_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li167_li167_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li147_li147_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li147_li147_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li416_li416_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li416_li416_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li415_li415_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li415_li415_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li451_li451_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li451_li451_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li456_li456_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li456_li456_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li070_li070_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li070_li070_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li455_li455_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li455_li455_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li090_li090_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li090_li090_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li454_li454_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li454_li454_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li450_li450_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li450_li450_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li449_li449_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li449_li449_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li358_li358_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li358_li358_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li357_li357_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li357_li357_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li212_li212_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li212_li212_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li192_li192_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li192_li192_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li172_li172_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li172_li172_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li152_li152_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li152_li152_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li210_li210_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li210_li210_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li170_li170_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li170_li170_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li190_li190_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li190_li190_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li215_li215_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li215_li215_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li150_li150_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li150_li150_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li195_li195_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li195_li195_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li175_li175_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li175_li175_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li155_li155_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li155_li155_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li216_li216_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li216_li216_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li139_li139_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li139_li139_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li138_li138_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li138_li138_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li137_li137_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li137_li137_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li115_li115_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li115_li115_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li135_li135_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li135_li135_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li075_li075_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li075_li075_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li095_li095_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li095_li095_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li117_li117_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li117_li117_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li097_li097_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li097_li097_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li077_li077_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li077_li077_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li118_li118_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li118_li118_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li445_li445_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li445_li445_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li071_li071_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li071_li071_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li091_li091_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li091_li091_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li111_li111_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li111_li111_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li412_li412_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li412_li412_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li410_li410_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li410_li410_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li411_li411_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li411_li411_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li107_li107_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li107_li107_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li110_li110_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li110_li110_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li087_li087_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li087_li087_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li067_li067_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li067_li067_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li134_li134_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li134_li134_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li133_li133_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li133_li133_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li432_li432_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li432_li432_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li430_li430_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li430_li430_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li353_li353_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li353_li353_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li352_li352_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li352_li352_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li355_li355_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li355_li355_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li354_li354_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li354_li354_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li356_li356_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li356_li356_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li234_li234_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li234_li234_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li233_li233_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li233_li233_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li225_li225_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li225_li225_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li224_li224_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li224_li224_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li414_li414_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li414_li414_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li372_li372_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li372_li372_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li335_li335_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li335_li335_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li413_li413_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li413_li413_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li241_li241_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li241_li241_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li452_li452_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li452_li452_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li257_li257_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li257_li257_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li453_li453_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li453_li453_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li258_li258_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li258_li258_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li239_li239_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li239_li239_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li240_li240_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li240_li240_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li332_li332_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li332_li332_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li333_li333_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li333_li333_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li334_li334_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li334_li334_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li314_li314_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li314_li314_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li260_li260_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li260_li260_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li296_li296_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li296_li296_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li278_li278_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li278_li278_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li315_li315_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li315_li315_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li261_li261_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li261_li261_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li279_li279_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li279_li279_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li297_li297_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li297_li297_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li316_li316_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li316_li316_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li262_li262_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li262_li262_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li298_li298_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li298_li298_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li280_li280_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li280_li280_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li084_li084_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li084_li084_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li064_li064_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li064_li064_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li104_li104_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li104_li104_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li106_li106_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li106_li106_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li086_li086_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li086_li086_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li066_li066_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li066_li066_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li105_li105_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li105_li105_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li085_li085_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li085_li085_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li116_li116_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li116_li116_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li065_li065_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li065_li065_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li076_li076_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li076_li076_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li096_li096_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li096_li096_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li108_li108_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li108_li108_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li088_li088_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li088_li088_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li068_li068_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li068_li068_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li114_li114_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li114_li114_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li092_li092_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li092_li092_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li072_li072_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li072_li072_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li112_li112_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li112_li112_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li132_li132_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li132_li132_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li178_li178_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li178_li178_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li158_li158_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li158_li158_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li198_li198_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li198_li198_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li218_li218_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li218_li218_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li197_li197_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li197_li197_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li217_li217_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li217_li217_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li157_li157_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li157_li157_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li177_li177_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li177_li177_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li219_li219_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li219_li219_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li199_li199_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li199_li199_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li179_li179_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li179_li179_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li173_li173_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li173_li173_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li093_li093_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li093_li093_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li073_li073_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li073_li073_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li113_li113_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li113_li113_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li176_li176_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li176_li176_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li156_li156_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li156_li156_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li196_li196_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li196_li196_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li174_li174_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li174_li174_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li154_li154_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li154_li154_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li214_li214_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li214_li214_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li194_li194_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li194_li194_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li151_li151_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li151_li151_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li171_li171_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li171_li171_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li191_li191_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li191_li191_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li098_li098_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li098_li098_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li078_li078_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li078_li078_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li094_li094_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li094_li094_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li099_li099_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li099_li099_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li119_li119_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li119_li119_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li183_li183_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li183_li183_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li203_li203_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li203_li203_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li223_li223_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li223_li223_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li163_li163_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li163_li163_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li182_li182_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li182_li182_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li162_li162_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li162_li162_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li222_li222_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li222_li222_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li202_li202_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li202_li202_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li201_li201_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li201_li201_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li221_li221_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li221_li221_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li181_li181_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li181_li181_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li161_li161_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li161_li161_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li220_li220_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li220_li220_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li200_li200_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li200_li200_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li100_li100_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li100_li100_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li120_li120_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li120_li120_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li140_li140_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li140_li140_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li180_li180_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li180_li180_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li102_li102_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li102_li102_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li082_li082_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li082_li082_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li122_li122_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li122_li122_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li142_li142_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li142_li142_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li081_li081_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li081_li081_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li101_li101_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li101_li101_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li143_li143_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li143_li143_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li083_li083_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li083_li083_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li185_li185_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li185_li185_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li165_li165_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li165_li165_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li145_li145_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li145_li145_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li184_li184_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li184_li184_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li164_li164_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li164_li164_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li144_li144_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li144_li144_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li149_li149_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li149_li149_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li231_li231_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li231_li231_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li232_li232_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li232_li232_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li267_li267_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li267_li267_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li321_li321_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li321_li321_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li285_li285_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li285_li285_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li303_li303_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li303_li303_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li323_li323_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li323_li323_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li269_li269_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li269_li269_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li305_li305_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li305_li305_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li287_li287_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li287_li287_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li193_li193_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li193_li193_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li213_li213_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li213_li213_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li153_li153_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li153_li153_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li074_li074_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li074_li074_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li350_li350_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li350_li350_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li336_li336_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li336_li336_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li337_li337_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li337_li337_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li338_li338_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li338_li338_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li340_li340_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li340_li340_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li339_li339_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li339_li339_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li342_li342_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li342_li342_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li341_li341_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li341_li341_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li343_li343_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li343_li343_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li345_li345_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li345_li345_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li351_li351_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li351_li351_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li349_li349_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li349_li349_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li263_li263_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li263_li263_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li318_li318_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li318_li318_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li264_li264_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li264_li264_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li300_li300_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li300_li300_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li282_li282_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li282_li282_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li265_li265_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li265_li265_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li301_li301_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li301_li301_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li319_li319_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li319_li319_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li283_li283_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li283_li283_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li266_li266_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li266_li266_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li320_li320_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li320_li320_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li302_li302_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li302_li302_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li284_li284_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li284_li284_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li268_li268_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li268_li268_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li322_li322_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li322_li322_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li304_li304_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li304_li304_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li286_li286_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li286_li286_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li325_li325_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li325_li325_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li271_li271_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li271_li271_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li289_li289_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li289_li289_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li307_li307_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li307_li307_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li326_li326_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li326_li326_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li272_li272_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li272_li272_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li308_li308_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li308_li308_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li290_li290_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li290_li290_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li270_li270_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li270_li270_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li277_li277_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li277_li277_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li228_li228_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li228_li228_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li227_li227_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li227_li227_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li226_li226_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li226_li226_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li348_li348_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li348_li348_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li347_li347_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li347_li347_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li346_li346_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li346_li346_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li324_li324_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li324_li324_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li230_li230_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li230_li230_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li288_li288_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li288_li288_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li306_li306_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li306_li306_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li327_li327_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li327_li327_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li309_li309_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li309_li309_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li291_li291_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li291_li291_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li281_li281_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li281_li281_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li299_li299_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li299_li299_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li317_li317_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li317_li317_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li293_li293_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li293_li293_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li311_li311_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li311_li311_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li294_li294_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li294_li294_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li331_li331_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li331_li331_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li313_li313_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li313_li313_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$22685$li295_li295_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$22685$li295_li295_input_0_1 )
    );

    fpga_interconnect \routing_segment_ar[0]_output_0_0_to_lut_$abc$22685$li144_li144_input_0_4  (
        .datain(\ar[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li144_li144_input_0_4 )
    );

    fpga_interconnect \routing_segment_ar[1]_output_0_0_to_lut_$abc$22685$li145_li145_input_0_3  (
        .datain(\ar[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li145_li145_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[2]_output_0_0_to_lut_$abc$22685$li146_li146_input_0_0  (
        .datain(\ar[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li146_li146_input_0_0 )
    );

    fpga_interconnect \routing_segment_ar[3]_output_0_0_to_lut_$abc$22685$li147_li147_input_0_3  (
        .datain(\ar[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li147_li147_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[4]_output_0_0_to_lut_$abc$22685$li148_li148_input_0_2  (
        .datain(\ar[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li148_li148_input_0_2 )
    );

    fpga_interconnect \routing_segment_ar[5]_output_0_0_to_lut_$abc$22685$li149_li149_input_0_3  (
        .datain(\ar[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li149_li149_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[6]_output_0_0_to_lut_$abc$22685$li150_li150_input_0_0  (
        .datain(\ar[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li150_li150_input_0_0 )
    );

    fpga_interconnect \routing_segment_ar[7]_output_0_0_to_lut_$abc$22685$li151_li151_input_0_2  (
        .datain(\ar[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li151_li151_input_0_2 )
    );

    fpga_interconnect \routing_segment_ar[8]_output_0_0_to_lut_$abc$22685$li152_li152_input_0_2  (
        .datain(\ar[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li152_li152_input_0_2 )
    );

    fpga_interconnect \routing_segment_ar[9]_output_0_0_to_lut_$abc$22685$li153_li153_input_0_0  (
        .datain(\ar[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li153_li153_input_0_0 )
    );

    fpga_interconnect \routing_segment_ar[10]_output_0_0_to_lut_$abc$22685$li154_li154_input_0_3  (
        .datain(\ar[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li154_li154_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[11]_output_0_0_to_lut_$abc$22685$li155_li155_input_0_0  (
        .datain(\ar[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li155_li155_input_0_0 )
    );

    fpga_interconnect \routing_segment_ar[12]_output_0_0_to_lut_$abc$22685$li156_li156_input_0_0  (
        .datain(\ar[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li156_li156_input_0_0 )
    );

    fpga_interconnect \routing_segment_ar[13]_output_0_0_to_lut_$abc$22685$li157_li157_input_0_0  (
        .datain(\ar[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li157_li157_input_0_0 )
    );

    fpga_interconnect \routing_segment_ar[14]_output_0_0_to_lut_$abc$22685$li158_li158_input_0_3  (
        .datain(\ar[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li158_li158_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[15]_output_0_0_to_lut_$abc$22685$li159_li159_input_0_3  (
        .datain(\ar[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li159_li159_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[16]_output_0_0_to_lut_$abc$22685$li160_li160_input_0_3  (
        .datain(\ar[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li160_li160_input_0_3 )
    );

    fpga_interconnect \routing_segment_ar[17]_output_0_0_to_lut_$abc$22685$li161_li161_input_0_2  (
        .datain(\ar[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li161_li161_input_0_2 )
    );

    fpga_interconnect \routing_segment_ar[18]_output_0_0_to_lut_$abc$22685$li162_li162_input_0_1  (
        .datain(\ar[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li162_li162_input_0_1 )
    );

    fpga_interconnect \routing_segment_ar[19]_output_0_0_to_lut_$abc$22685$li163_li163_input_0_3  (
        .datain(\ar[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li163_li163_input_0_3 )
    );

    fpga_interconnect \routing_segment_ai[0]_output_0_0_to_lut_$abc$22685$li064_li064_input_0_4  (
        .datain(\ai[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li064_li064_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[1]_output_0_0_to_lut_$abc$22685$li065_li065_input_0_0  (
        .datain(\ai[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li065_li065_input_0_0 )
    );

    fpga_interconnect \routing_segment_ai[2]_output_0_0_to_lut_$abc$22685$li066_li066_input_0_0  (
        .datain(\ai[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li066_li066_input_0_0 )
    );

    fpga_interconnect \routing_segment_ai[3]_output_0_0_to_lut_$abc$22685$li067_li067_input_0_1  (
        .datain(\ai[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li067_li067_input_0_1 )
    );

    fpga_interconnect \routing_segment_ai[4]_output_0_0_to_lut_$abc$22685$li068_li068_input_0_1  (
        .datain(\ai[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li068_li068_input_0_1 )
    );

    fpga_interconnect \routing_segment_ai[5]_output_0_0_to_lut_$abc$22685$li069_li069_input_0_1  (
        .datain(\ai[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li069_li069_input_0_1 )
    );

    fpga_interconnect \routing_segment_ai[6]_output_0_0_to_lut_$abc$22685$li070_li070_input_0_4  (
        .datain(\ai[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li070_li070_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[7]_output_0_0_to_lut_$abc$22685$li071_li071_input_0_4  (
        .datain(\ai[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li071_li071_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[8]_output_0_0_to_lut_$abc$22685$li072_li072_input_0_4  (
        .datain(\ai[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li072_li072_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[9]_output_0_0_to_lut_$abc$22685$li073_li073_input_0_4  (
        .datain(\ai[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li073_li073_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[10]_output_0_0_to_lut_$abc$22685$li074_li074_input_0_1  (
        .datain(\ai[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li074_li074_input_0_1 )
    );

    fpga_interconnect \routing_segment_ai[11]_output_0_0_to_lut_$abc$22685$li075_li075_input_0_2  (
        .datain(\ai[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li075_li075_input_0_2 )
    );

    fpga_interconnect \routing_segment_ai[12]_output_0_0_to_lut_$abc$22685$li076_li076_input_0_4  (
        .datain(\ai[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li076_li076_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[13]_output_0_0_to_lut_$abc$22685$li077_li077_input_0_2  (
        .datain(\ai[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li077_li077_input_0_2 )
    );

    fpga_interconnect \routing_segment_ai[14]_output_0_0_to_lut_$abc$22685$li078_li078_input_0_2  (
        .datain(\ai[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li078_li078_input_0_2 )
    );

    fpga_interconnect \routing_segment_ai[15]_output_0_0_to_lut_$abc$22685$li079_li079_input_0_2  (
        .datain(\ai[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li079_li079_input_0_2 )
    );

    fpga_interconnect \routing_segment_ai[16]_output_0_0_to_lut_$abc$22685$li080_li080_input_0_0  (
        .datain(\ai[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li080_li080_input_0_0 )
    );

    fpga_interconnect \routing_segment_ai[17]_output_0_0_to_lut_$abc$22685$li081_li081_input_0_2  (
        .datain(\ai[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li081_li081_input_0_2 )
    );

    fpga_interconnect \routing_segment_ai[18]_output_0_0_to_lut_$abc$22685$li082_li082_input_0_4  (
        .datain(\ai[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li082_li082_input_0_4 )
    );

    fpga_interconnect \routing_segment_ai[19]_output_0_0_to_lut_$abc$22685$li083_li083_input_0_0  (
        .datain(\ai[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li083_li083_input_0_0 )
    );

    fpga_interconnect \routing_segment_br[0]_output_0_0_to_lut_$abc$22685$li278_li278_input_0_0  (
        .datain(\br[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li278_li278_input_0_0 )
    );

    fpga_interconnect \routing_segment_br[1]_output_0_0_to_lut_$abc$22685$li279_li279_input_0_4  (
        .datain(\br[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li279_li279_input_0_4 )
    );

    fpga_interconnect \routing_segment_br[2]_output_0_0_to_lut_$abc$22685$li280_li280_input_0_0  (
        .datain(\br[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li280_li280_input_0_0 )
    );

    fpga_interconnect \routing_segment_br[3]_output_0_0_to_lut_$abc$22685$li281_li281_input_0_0  (
        .datain(\br[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li281_li281_input_0_0 )
    );

    fpga_interconnect \routing_segment_br[4]_output_0_0_to_lut_$abc$22685$li282_li282_input_0_4  (
        .datain(\br[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li282_li282_input_0_4 )
    );

    fpga_interconnect \routing_segment_br[5]_output_0_0_to_lut_$abc$22685$li283_li283_input_0_1  (
        .datain(\br[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li283_li283_input_0_1 )
    );

    fpga_interconnect \routing_segment_br[6]_output_0_0_to_lut_$abc$22685$li284_li284_input_0_4  (
        .datain(\br[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li284_li284_input_0_4 )
    );

    fpga_interconnect \routing_segment_br[7]_output_0_0_to_lut_$abc$22685$li285_li285_input_0_2  (
        .datain(\br[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li285_li285_input_0_2 )
    );

    fpga_interconnect \routing_segment_br[8]_output_0_0_to_lut_$abc$22685$li286_li286_input_0_0  (
        .datain(\br[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li286_li286_input_0_0 )
    );

    fpga_interconnect \routing_segment_br[9]_output_0_0_to_lut_$abc$22685$li287_li287_input_0_2  (
        .datain(\br[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li287_li287_input_0_2 )
    );

    fpga_interconnect \routing_segment_br[10]_output_0_0_to_lut_$abc$22685$li288_li288_input_0_4  (
        .datain(\br[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li288_li288_input_0_4 )
    );

    fpga_interconnect \routing_segment_br[11]_output_0_0_to_lut_$abc$22685$li289_li289_input_0_0  (
        .datain(\br[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li289_li289_input_0_0 )
    );

    fpga_interconnect \routing_segment_br[12]_output_0_0_to_lut_$abc$22685$li290_li290_input_0_3  (
        .datain(\br[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li290_li290_input_0_3 )
    );

    fpga_interconnect \routing_segment_br[13]_output_0_0_to_lut_$abc$22685$li291_li291_input_0_2  (
        .datain(\br[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li291_li291_input_0_2 )
    );

    fpga_interconnect \routing_segment_br[14]_output_0_0_to_lut_$abc$22685$li292_li292_input_0_2  (
        .datain(\br[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li292_li292_input_0_2 )
    );

    fpga_interconnect \routing_segment_br[15]_output_0_0_to_lut_$abc$22685$li293_li293_input_0_1  (
        .datain(\br[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li293_li293_input_0_1 )
    );

    fpga_interconnect \routing_segment_br[16]_output_0_0_to_lut_$abc$22685$li294_li294_input_0_3  (
        .datain(\br[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li294_li294_input_0_3 )
    );

    fpga_interconnect \routing_segment_br[17]_output_0_0_to_lut_$abc$22685$li295_li295_input_0_4  (
        .datain(\br[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li295_li295_input_0_4 )
    );

    fpga_interconnect \routing_segment_bi[0]_output_0_0_to_lut_$abc$22685$li224_li224_input_0_1  (
        .datain(\bi[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li224_li224_input_0_1 )
    );

    fpga_interconnect \routing_segment_bi[1]_output_0_0_to_lut_$abc$22685$li225_li225_input_0_0  (
        .datain(\bi[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li225_li225_input_0_0 )
    );

    fpga_interconnect \routing_segment_bi[2]_output_0_0_to_lut_$abc$22685$li226_li226_input_0_3  (
        .datain(\bi[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li226_li226_input_0_3 )
    );

    fpga_interconnect \routing_segment_bi[3]_output_0_0_to_lut_$abc$22685$li227_li227_input_0_1  (
        .datain(\bi[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li227_li227_input_0_1 )
    );

    fpga_interconnect \routing_segment_bi[4]_output_0_0_to_lut_$abc$22685$li228_li228_input_0_3  (
        .datain(\bi[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li228_li228_input_0_3 )
    );

    fpga_interconnect \routing_segment_bi[5]_output_0_0_to_lut_$abc$22685$li229_li229_input_0_0  (
        .datain(\bi[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li229_li229_input_0_0 )
    );

    fpga_interconnect \routing_segment_bi[6]_output_0_0_to_lut_$abc$22685$li230_li230_input_0_3  (
        .datain(\bi[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li230_li230_input_0_3 )
    );

    fpga_interconnect \routing_segment_bi[7]_output_0_0_to_lut_$abc$22685$li231_li231_input_0_1  (
        .datain(\bi[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li231_li231_input_0_1 )
    );

    fpga_interconnect \routing_segment_bi[8]_output_0_0_to_lut_$abc$22685$li232_li232_input_0_3  (
        .datain(\bi[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li232_li232_input_0_3 )
    );

    fpga_interconnect \routing_segment_bi[9]_output_0_0_to_lut_$abc$22685$li233_li233_input_0_2  (
        .datain(\bi[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li233_li233_input_0_2 )
    );

    fpga_interconnect \routing_segment_bi[10]_output_0_0_to_lut_$abc$22685$li234_li234_input_0_1  (
        .datain(\bi[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li234_li234_input_0_1 )
    );

    fpga_interconnect \routing_segment_bi[11]_output_0_0_to_lut_$abc$22685$li235_li235_input_0_4  (
        .datain(\bi[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li235_li235_input_0_4 )
    );

    fpga_interconnect \routing_segment_bi[12]_output_0_0_to_lut_$abc$22685$li236_li236_input_0_2  (
        .datain(\bi[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li236_li236_input_0_2 )
    );

    fpga_interconnect \routing_segment_bi[13]_output_0_0_to_lut_$abc$22685$li237_li237_input_0_1  (
        .datain(\bi[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li237_li237_input_0_1 )
    );

    fpga_interconnect \routing_segment_bi[14]_output_0_0_to_lut_$abc$22685$li238_li238_input_0_4  (
        .datain(\bi[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li238_li238_input_0_4 )
    );

    fpga_interconnect \routing_segment_bi[15]_output_0_0_to_lut_$abc$22685$li239_li239_input_0_0  (
        .datain(\bi[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li239_li239_input_0_0 )
    );

    fpga_interconnect \routing_segment_bi[16]_output_0_0_to_lut_$abc$22685$li240_li240_input_0_4  (
        .datain(\bi[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li240_li240_input_0_4 )
    );

    fpga_interconnect \routing_segment_bi[17]_output_0_0_to_lut_$abc$22685$li241_li241_input_0_1  (
        .datain(\bi[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li241_li241_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_pr[0]_output_0_0_to_pr[0]_input_0_0  (
        .datain(\dffre_pr[0]_output_0_0 ),
        .dataout(\pr[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[1]_output_0_0_to_pr[1]_input_0_0  (
        .datain(\dffre_pr[1]_output_0_0 ),
        .dataout(\pr[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[2]_output_0_0_to_pr[2]_input_0_0  (
        .datain(\dffre_pr[2]_output_0_0 ),
        .dataout(\pr[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[3]_output_0_0_to_pr[3]_input_0_0  (
        .datain(\dffre_pr[3]_output_0_0 ),
        .dataout(\pr[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[4]_output_0_0_to_pr[4]_input_0_0  (
        .datain(\dffre_pr[4]_output_0_0 ),
        .dataout(\pr[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[5]_output_0_0_to_pr[5]_input_0_0  (
        .datain(\dffre_pr[5]_output_0_0 ),
        .dataout(\pr[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[6]_output_0_0_to_pr[6]_input_0_0  (
        .datain(\dffre_pr[6]_output_0_0 ),
        .dataout(\pr[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[7]_output_0_0_to_pr[7]_input_0_0  (
        .datain(\dffre_pr[7]_output_0_0 ),
        .dataout(\pr[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[8]_output_0_0_to_pr[8]_input_0_0  (
        .datain(\dffre_pr[8]_output_0_0 ),
        .dataout(\pr[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[9]_output_0_0_to_pr[9]_input_0_0  (
        .datain(\dffre_pr[9]_output_0_0 ),
        .dataout(\pr[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[10]_output_0_0_to_pr[10]_input_0_0  (
        .datain(\dffre_pr[10]_output_0_0 ),
        .dataout(\pr[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[11]_output_0_0_to_pr[11]_input_0_0  (
        .datain(\dffre_pr[11]_output_0_0 ),
        .dataout(\pr[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[12]_output_0_0_to_pr[12]_input_0_0  (
        .datain(\dffre_pr[12]_output_0_0 ),
        .dataout(\pr[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[13]_output_0_0_to_pr[13]_input_0_0  (
        .datain(\dffre_pr[13]_output_0_0 ),
        .dataout(\pr[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[14]_output_0_0_to_pr[14]_input_0_0  (
        .datain(\dffre_pr[14]_output_0_0 ),
        .dataout(\pr[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[15]_output_0_0_to_pr[15]_input_0_0  (
        .datain(\dffre_pr[15]_output_0_0 ),
        .dataout(\pr[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[16]_output_0_0_to_pr[16]_input_0_0  (
        .datain(\dffre_pr[16]_output_0_0 ),
        .dataout(\pr[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[17]_output_0_0_to_pr[17]_input_0_0  (
        .datain(\dffre_pr[17]_output_0_0 ),
        .dataout(\pr[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[18]_output_0_0_to_pr[18]_input_0_0  (
        .datain(\dffre_pr[18]_output_0_0 ),
        .dataout(\pr[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[19]_output_0_0_to_pr[19]_input_0_0  (
        .datain(\dffre_pr[19]_output_0_0 ),
        .dataout(\pr[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[20]_output_0_0_to_pr[20]_input_0_0  (
        .datain(\dffre_pr[20]_output_0_0 ),
        .dataout(\pr[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[21]_output_0_0_to_pr[21]_input_0_0  (
        .datain(\dffre_pr[21]_output_0_0 ),
        .dataout(\pr[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[22]_output_0_0_to_pr[22]_input_0_0  (
        .datain(\dffre_pr[22]_output_0_0 ),
        .dataout(\pr[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[23]_output_0_0_to_pr[23]_input_0_0  (
        .datain(\dffre_pr[23]_output_0_0 ),
        .dataout(\pr[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[24]_output_0_0_to_pr[24]_input_0_0  (
        .datain(\dffre_pr[24]_output_0_0 ),
        .dataout(\pr[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[25]_output_0_0_to_pr[25]_input_0_0  (
        .datain(\dffre_pr[25]_output_0_0 ),
        .dataout(\pr[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[26]_output_0_0_to_pr[26]_input_0_0  (
        .datain(\dffre_pr[26]_output_0_0 ),
        .dataout(\pr[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[27]_output_0_0_to_pr[27]_input_0_0  (
        .datain(\dffre_pr[27]_output_0_0 ),
        .dataout(\pr[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[28]_output_0_0_to_pr[28]_input_0_0  (
        .datain(\dffre_pr[28]_output_0_0 ),
        .dataout(\pr[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[29]_output_0_0_to_pr[29]_input_0_0  (
        .datain(\dffre_pr[29]_output_0_0 ),
        .dataout(\pr[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[30]_output_0_0_to_pr[30]_input_0_0  (
        .datain(\dffre_pr[30]_output_0_0 ),
        .dataout(\pr[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[31]_output_0_0_to_pr[31]_input_0_0  (
        .datain(\dffre_pr[31]_output_0_0 ),
        .dataout(\pr[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[32]_output_0_0_to_pr[32]_input_0_0  (
        .datain(\dffre_pr[32]_output_0_0 ),
        .dataout(\pr[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[33]_output_0_0_to_pr[33]_input_0_0  (
        .datain(\dffre_pr[33]_output_0_0 ),
        .dataout(\pr[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[34]_output_0_0_to_pr[34]_input_0_0  (
        .datain(\dffre_pr[34]_output_0_0 ),
        .dataout(\pr[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[35]_output_0_0_to_pr[35]_input_0_0  (
        .datain(\dffre_pr[35]_output_0_0 ),
        .dataout(\pr[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[36]_output_0_0_to_pr[36]_input_0_0  (
        .datain(\dffre_pr[36]_output_0_0 ),
        .dataout(\pr[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[37]_output_0_0_to_pr[37]_input_0_0  (
        .datain(\dffre_pr[37]_output_0_0 ),
        .dataout(\pr[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pr[38]_output_0_0_to_pr[38]_input_0_0  (
        .datain(\dffre_pr[38]_output_0_0 ),
        .dataout(\pr[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[0]_output_0_0_to_pi[0]_input_0_0  (
        .datain(\dffre_pi[0]_output_0_0 ),
        .dataout(\pi[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[1]_output_0_0_to_pi[1]_input_0_0  (
        .datain(\dffre_pi[1]_output_0_0 ),
        .dataout(\pi[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[2]_output_0_0_to_pi[2]_input_0_0  (
        .datain(\dffre_pi[2]_output_0_0 ),
        .dataout(\pi[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[3]_output_0_0_to_pi[3]_input_0_0  (
        .datain(\dffre_pi[3]_output_0_0 ),
        .dataout(\pi[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[4]_output_0_0_to_pi[4]_input_0_0  (
        .datain(\dffre_pi[4]_output_0_0 ),
        .dataout(\pi[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[5]_output_0_0_to_pi[5]_input_0_0  (
        .datain(\dffre_pi[5]_output_0_0 ),
        .dataout(\pi[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[6]_output_0_0_to_pi[6]_input_0_0  (
        .datain(\dffre_pi[6]_output_0_0 ),
        .dataout(\pi[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[7]_output_0_0_to_pi[7]_input_0_0  (
        .datain(\dffre_pi[7]_output_0_0 ),
        .dataout(\pi[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[8]_output_0_0_to_pi[8]_input_0_0  (
        .datain(\dffre_pi[8]_output_0_0 ),
        .dataout(\pi[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[9]_output_0_0_to_pi[9]_input_0_0  (
        .datain(\dffre_pi[9]_output_0_0 ),
        .dataout(\pi[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[10]_output_0_0_to_pi[10]_input_0_0  (
        .datain(\dffre_pi[10]_output_0_0 ),
        .dataout(\pi[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[11]_output_0_0_to_pi[11]_input_0_0  (
        .datain(\dffre_pi[11]_output_0_0 ),
        .dataout(\pi[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[12]_output_0_0_to_pi[12]_input_0_0  (
        .datain(\dffre_pi[12]_output_0_0 ),
        .dataout(\pi[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[13]_output_0_0_to_pi[13]_input_0_0  (
        .datain(\dffre_pi[13]_output_0_0 ),
        .dataout(\pi[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[14]_output_0_0_to_pi[14]_input_0_0  (
        .datain(\dffre_pi[14]_output_0_0 ),
        .dataout(\pi[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[15]_output_0_0_to_pi[15]_input_0_0  (
        .datain(\dffre_pi[15]_output_0_0 ),
        .dataout(\pi[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[16]_output_0_0_to_pi[16]_input_0_0  (
        .datain(\dffre_pi[16]_output_0_0 ),
        .dataout(\pi[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[17]_output_0_0_to_pi[17]_input_0_0  (
        .datain(\dffre_pi[17]_output_0_0 ),
        .dataout(\pi[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[18]_output_0_0_to_pi[18]_input_0_0  (
        .datain(\dffre_pi[18]_output_0_0 ),
        .dataout(\pi[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[19]_output_0_0_to_pi[19]_input_0_0  (
        .datain(\dffre_pi[19]_output_0_0 ),
        .dataout(\pi[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[20]_output_0_0_to_pi[20]_input_0_0  (
        .datain(\dffre_pi[20]_output_0_0 ),
        .dataout(\pi[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[21]_output_0_0_to_pi[21]_input_0_0  (
        .datain(\dffre_pi[21]_output_0_0 ),
        .dataout(\pi[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[22]_output_0_0_to_pi[22]_input_0_0  (
        .datain(\dffre_pi[22]_output_0_0 ),
        .dataout(\pi[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[23]_output_0_0_to_pi[23]_input_0_0  (
        .datain(\dffre_pi[23]_output_0_0 ),
        .dataout(\pi[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[24]_output_0_0_to_pi[24]_input_0_0  (
        .datain(\dffre_pi[24]_output_0_0 ),
        .dataout(\pi[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[25]_output_0_0_to_pi[25]_input_0_0  (
        .datain(\dffre_pi[25]_output_0_0 ),
        .dataout(\pi[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[26]_output_0_0_to_pi[26]_input_0_0  (
        .datain(\dffre_pi[26]_output_0_0 ),
        .dataout(\pi[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[27]_output_0_0_to_pi[27]_input_0_0  (
        .datain(\dffre_pi[27]_output_0_0 ),
        .dataout(\pi[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[28]_output_0_0_to_pi[28]_input_0_0  (
        .datain(\dffre_pi[28]_output_0_0 ),
        .dataout(\pi[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[29]_output_0_0_to_pi[29]_input_0_0  (
        .datain(\dffre_pi[29]_output_0_0 ),
        .dataout(\pi[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[30]_output_0_0_to_pi[30]_input_0_0  (
        .datain(\dffre_pi[30]_output_0_0 ),
        .dataout(\pi[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[31]_output_0_0_to_pi[31]_input_0_0  (
        .datain(\dffre_pi[31]_output_0_0 ),
        .dataout(\pi[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[32]_output_0_0_to_pi[32]_input_0_0  (
        .datain(\dffre_pi[32]_output_0_0 ),
        .dataout(\pi[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[33]_output_0_0_to_pi[33]_input_0_0  (
        .datain(\dffre_pi[33]_output_0_0 ),
        .dataout(\pi[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[34]_output_0_0_to_pi[34]_input_0_0  (
        .datain(\dffre_pi[34]_output_0_0 ),
        .dataout(\pi[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[35]_output_0_0_to_pi[35]_input_0_0  (
        .datain(\dffre_pi[35]_output_0_0 ),
        .dataout(\pi[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[36]_output_0_0_to_pi[36]_input_0_0  (
        .datain(\dffre_pi[36]_output_0_0 ),
        .dataout(\pi[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[37]_output_0_0_to_pi[37]_input_0_0  (
        .datain(\dffre_pi[37]_output_0_0 ),
        .dataout(\pi[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_pi[38]_output_0_0_to_pi[38]_input_0_0  (
        .datain(\dffre_pi[38]_output_0_0 ),
        .dataout(\pi[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_addcommon[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_addcommon[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_addcommon[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_addcommon[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_addr[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_addr[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_addr[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_addr[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_addi[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_addi[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_addi[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_addi[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_commonr2[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_commonr2[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pi[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pi[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_pr[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_pr[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_dd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_dd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_ddd[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_ddd[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_dddd[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_dddd[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dd[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dd[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_ddd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_ddd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_dddd[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_dddd[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ar_d[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ar_d[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_ai_d[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_ai_d[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_ddd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_ddd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_common[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_common[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_bi_d[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_bi_d[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_ddd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_ddd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_dd[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_dd[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_br_d[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_br_d[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li000_li000_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_0_0  (
        .datain(\lut_$abc$22685$li000_li000_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0_to_lut_$abc$44827$new_new_n1607___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1607___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0_to_lut_$abc$22685$li353_li353_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 ),
        .dataout(\lut_$abc$22685$li353_li353_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0_to_lut_$abc$22685$li352_li352_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 ),
        .dataout(\lut_$abc$22685$li352_li352_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0_to_lut_$abc$44827$new_new_n1662___input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1662___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li001_li001_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_0_0  (
        .datain(\lut_$abc$22685$li001_li001_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0_to_lut_$abc$44827$new_new_n1607___input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1607___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0_to_lut_$abc$22685$li353_li353_input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 ),
        .dataout(\lut_$abc$22685$li353_li353_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0_to_lut_$abc$44827$new_new_n1662___input_0_5  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1662___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li002_li002_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_0_0  (
        .datain(\lut_$abc$22685$li002_li002_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0_to_lut_$abc$44827$new_new_n1607___input_0_5  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1607___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0_to_lut_$abc$44827$new_new_n1662___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1662___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li003_li003_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_0_0  (
        .datain(\lut_$abc$22685$li003_li003_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0_to_lut_$abc$44827$new_new_n1608___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1608___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0_to_lut_$abc$22685$li355_li355_input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 ),
        .dataout(\lut_$abc$22685$li355_li355_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0_to_lut_$abc$22685$li356_li356_input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 ),
        .dataout(\lut_$abc$22685$li356_li356_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li004_li004_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_0_0  (
        .datain(\lut_$abc$22685$li004_li004_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0_to_lut_$abc$44827$new_new_n1608___input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1608___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0_to_lut_$abc$22685$li356_li356_input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0 ),
        .dataout(\lut_$abc$22685$li356_li356_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li005_li005_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_0_0  (
        .datain(\lut_$abc$22685$li005_li005_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0_to_lut_$abc$44827$new_new_n1639___input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1639___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0_to_lut_$abc$44827$new_new_n1628___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1628___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0_to_lut_$abc$44827$new_new_n1609___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1609___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0_to_lut_$abc$22685$li358_li358_input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 ),
        .dataout(\lut_$abc$22685$li358_li358_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0_to_lut_$abc$22685$li357_li357_input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 ),
        .dataout(\lut_$abc$22685$li357_li357_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li006_li006_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_0_0  (
        .datain(\lut_$abc$22685$li006_li006_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0_to_lut_$abc$44827$new_new_n1625___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1625___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0_to_lut_$abc$44827$new_new_n1626___input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1626___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0_to_lut_$abc$44827$new_new_n1609___input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1609___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0_to_lut_$abc$22685$li358_li358_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 ),
        .dataout(\lut_$abc$22685$li358_li358_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li007_li007_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_0_0  (
        .datain(\lut_$abc$22685$li007_li007_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0_to_lut_$abc$44827$new_new_n1610___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1610___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0_to_lut_$abc$44827$new_new_n1624___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1624___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0_to_lut_$abc$44827$new_new_n1626___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1626___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0_to_lut_$abc$22685$li360_li360_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 ),
        .dataout(\lut_$abc$22685$li360_li360_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0_to_lut_$abc$22685$li359_li359_input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 ),
        .dataout(\lut_$abc$22685$li359_li359_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li008_li008_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_0_0  (
        .datain(\lut_$abc$22685$li008_li008_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0_to_lut_$abc$44827$new_new_n1610___input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1610___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0_to_lut_$abc$44827$new_new_n1624___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1624___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0_to_lut_$abc$44827$new_new_n1626___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1626___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0_to_lut_$abc$22685$li360_li360_input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 ),
        .dataout(\lut_$abc$22685$li360_li360_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li009_li009_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_0_0  (
        .datain(\lut_$abc$22685$li009_li009_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0_to_lut_$abc$22685$li362_li362_input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 ),
        .dataout(\lut_$abc$22685$li362_li362_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0_to_lut_$abc$22685$li361_li361_input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 ),
        .dataout(\lut_$abc$22685$li361_li361_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0_to_lut_$abc$44827$new_new_n1624___input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1624___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0_to_lut_$abc$44827$new_new_n1637___input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1637___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0_to_lut_$abc$44827$new_new_n1627___input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1627___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li010_li010_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_0_0  (
        .datain(\lut_$abc$22685$li010_li010_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0_to_lut_$abc$22685$li362_li362_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 ),
        .dataout(\lut_$abc$22685$li362_li362_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0_to_lut_$abc$44827$new_new_n1625___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1625___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0_to_lut_$abc$44827$new_new_n1637___input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1637___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0_to_lut_$abc$44827$new_new_n1627___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1627___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li011_li011_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_0_0  (
        .datain(\lut_$abc$22685$li011_li011_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0_to_lut_$abc$22685$li363_li363_input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 ),
        .dataout(\lut_$abc$22685$li363_li363_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0_to_lut_$abc$44827$new_new_n1636___input_0_5  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1636___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0_to_lut_$abc$44827$new_new_n1638___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1638___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0_to_lut_$abc$44827$new_new_n1629___input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1629___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0_to_lut_$abc$22685$li364_li364_input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 ),
        .dataout(\lut_$abc$22685$li364_li364_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li012_li012_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_0_0  (
        .datain(\lut_$abc$22685$li012_li012_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0_to_lut_$abc$44827$new_new_n1636___input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1636___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0_to_lut_$abc$44827$new_new_n1638___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1638___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0_to_lut_$abc$44827$new_new_n1629___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1629___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0_to_lut_$abc$22685$li364_li364_input_0_5  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 ),
        .dataout(\lut_$abc$22685$li364_li364_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li013_li013_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_0_0  (
        .datain(\lut_$abc$22685$li013_li013_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0_to_lut_$abc$44827$new_new_n1636___input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1636___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0_to_lut_$abc$44827$new_new_n1638___input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1638___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0_to_lut_$abc$22685$li365_li365_input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 ),
        .dataout(\lut_$abc$22685$li365_li365_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li014_li014_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_0_0  (
        .datain(\lut_$abc$22685$li014_li014_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0_to_lut_$abc$44827$new_new_n1648___input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1648___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0_to_lut_$abc$44827$new_new_n1647___input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1647___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0_to_lut_$abc$22685$li367_li367_input_0_0  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 ),
        .dataout(\lut_$abc$22685$li367_li367_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0_to_lut_$abc$22685$li366_li366_input_0_1  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 ),
        .dataout(\lut_$abc$22685$li366_li366_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li015_li015_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_0_0  (
        .datain(\lut_$abc$22685$li015_li015_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0_to_lut_$abc$44827$new_new_n1648___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1648___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0_to_lut_$abc$44827$new_new_n1647___input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1647___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0_to_lut_$abc$22685$li367_li367_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 ),
        .dataout(\lut_$abc$22685$li367_li367_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li016_li016_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_0_0  (
        .datain(\lut_$abc$22685$li016_li016_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0_to_lut_$abc$44827$new_new_n1649___input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1649___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0_to_lut_$abc$22685$li368_li368_input_0_4  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0 ),
        .dataout(\lut_$abc$22685$li368_li368_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li017_li017_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_0_0  (
        .datain(\lut_$abc$22685$li017_li017_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0_to_lut_$abc$22685$li369_li369_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0 ),
        .dataout(\lut_$abc$22685$li369_li369_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0_to_lut_$abc$22685$li370_li370_input_0_3  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0 ),
        .dataout(\lut_$abc$22685$li370_li370_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li018_li018_output_0_0_to_dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_0_0  (
        .datain(\lut_$abc$22685$li018_li018_output_0_0 ),
        .dataout(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_output_0_0_to_lut_$abc$22685$li370_li370_input_0_2  (
        .datain(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_output_0_0 ),
        .dataout(\lut_$abc$22685$li370_li370_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li019_li019_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_0_0  (
        .datain(\lut_$abc$22685$li019_li019_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0_to_lut_$abc$44827$new_new_n1427___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1427___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0_to_lut_$abc$44827$new_new_n1430___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1430___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0_to_lut_$abc$44827$new_new_n1431___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1431___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0_to_lut_$abc$22685$li467_li467_input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li467_li467_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li020_li020_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_0_0  (
        .datain(\lut_$abc$22685$li020_li020_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0_to_lut_$abc$22685$li468_li468_input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li468_li468_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1430___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1430___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1431___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1431___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1434___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1434___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1429___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1429___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li021_li021_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_0_0  (
        .datain(\lut_$abc$22685$li021_li021_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0_to_lut_$abc$44827$new_new_n1434___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1434___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0_to_lut_$abc$44827$new_new_n1437___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1437___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0_to_lut_$abc$44827$new_new_n1429___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1429___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li022_li022_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_0_0  (
        .datain(\lut_$abc$22685$li022_li022_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0_to_lut_$abc$44827$new_new_n1436___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1436___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0_to_lut_$abc$44827$new_new_n1445___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1445___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0_to_lut_$abc$44827$new_new_n1439___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1439___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li023_li023_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_0_0  (
        .datain(\lut_$abc$22685$li023_li023_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0_to_lut_$abc$44827$new_new_n1439___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1439___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0_to_lut_$abc$44827$new_new_n1456___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1456___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0_to_lut_$abc$44827$new_new_n1447___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1447___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li024_li024_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_0_0  (
        .datain(\lut_$abc$22685$li024_li024_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1449___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1449___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1456___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1456___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1446___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1446___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1451___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1451___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li025_li025_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_0_0  (
        .datain(\lut_$abc$22685$li025_li025_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1453___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1453___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1449___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1449___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1457___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1457___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1451___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1451___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li026_li026_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_0_0  (
        .datain(\lut_$abc$22685$li026_li026_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1460___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1460___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1453___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1453___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1458___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1458___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li027_li027_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_0_0  (
        .datain(\lut_$abc$22685$li027_li027_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1462___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1462___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1460___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1460___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1458___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1458___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li028_li028_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_0_0  (
        .datain(\lut_$abc$22685$li028_li028_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0_to_lut_$abc$44827$new_new_n1469___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1469___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0_to_lut_$abc$44827$new_new_n1465___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1465___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0_to_lut_$abc$44827$new_new_n1463___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1463___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li029_li029_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_0_0  (
        .datain(\lut_$abc$22685$li029_li029_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1471___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1471___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1469___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1469___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1465___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1465___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1477___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1477___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li030_li030_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_0_0  (
        .datain(\lut_$abc$22685$li030_li030_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1474___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1474___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1476___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1476___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1477___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1477___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1472___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1472___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li031_li031_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_0_0  (
        .datain(\lut_$abc$22685$li031_li031_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0_to_lut_$abc$44827$new_new_n1481___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1481___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0_to_lut_$abc$44827$new_new_n1474___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1474___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li032_li032_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_0_0  (
        .datain(\lut_$abc$22685$li032_li032_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1486___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1486___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1480___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1480___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1487___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1487___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1484___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1484___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li033_li033_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_0_0  (
        .datain(\lut_$abc$22685$li033_li033_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0_to_lut_$abc$44827$new_new_n1489___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1489___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0_to_lut_$abc$44827$new_new_n1483___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1483___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li034_li034_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_0_0  (
        .datain(\lut_$abc$22685$li034_li034_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1490___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1490___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1494___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1494___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1492___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1492___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li035_li035_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_0_0  (
        .datain(\lut_$abc$22685$li035_li035_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0_to_lut_$abc$44827$new_new_n1495___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1495___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0_to_lut_$abc$44827$new_new_n1499___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1499___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0_to_lut_$abc$44827$new_new_n1492___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1492___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li036_li036_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_0_0  (
        .datain(\lut_$abc$22685$li036_li036_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0_to_lut_$abc$44827$new_new_n1495___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1495___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0_to_lut_$abc$44827$new_new_n1503___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1503___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0_to_lut_$abc$44827$new_new_n1500___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1500___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li037_li037_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_0_0  (
        .datain(\lut_$abc$22685$li037_li037_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0_to_lut_$abc$44827$new_new_n1503___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1503___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0_to_lut_$abc$44827$new_new_n1502___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1502___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0_to_lut_$abc$44827$new_new_n1500___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1500___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li038_li038_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_0_0  (
        .datain(\lut_$abc$22685$li038_li038_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0_to_lut_$abc$44827$new_new_n1505___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1505___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0_to_lut_$abc$44827$new_new_n1502___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1502___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li039_li039_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_0_0  (
        .datain(\lut_$abc$22685$li039_li039_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_output_0_0_to_lut_$abc$44827$new_new_n1506___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1506___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li040_li040_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_0_0  (
        .datain(\lut_$abc$22685$li040_li040_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0_to_lut_$abc$22685$li429_li429_input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li429_li429_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0_to_lut_$abc$22685$li428_li428_input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li428_li428_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0_to_lut_$abc$44827$new_new_n1300___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1300___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0_to_lut_$abc$44827$new_new_n1302___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1302___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li041_li041_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_0_0  (
        .datain(\lut_$abc$22685$li041_li041_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1300___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1300___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1302___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1302___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1298___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1298___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1306___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1306___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0_to_lut_$abc$44827$new_new_n1304___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1304___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li042_li042_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_0_0  (
        .datain(\lut_$abc$22685$li042_li042_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0_to_lut_$abc$44827$new_new_n1308___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1308___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0_to_lut_$abc$44827$new_new_n1306___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1306___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0_to_lut_$abc$44827$new_new_n1304___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1304___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li043_li043_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_0_0  (
        .datain(\lut_$abc$22685$li043_li043_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0_to_lut_$abc$44827$new_new_n1309___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1309___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0_to_lut_$abc$44827$new_new_n1315___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1315___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0_to_lut_$abc$44827$new_new_n1312___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1312___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li044_li044_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_0_0  (
        .datain(\lut_$abc$22685$li044_li044_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0_to_lut_$abc$44827$new_new_n1312___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1312___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0_to_lut_$abc$44827$new_new_n1318___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1318___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0_to_lut_$abc$44827$new_new_n1317___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1317___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li045_li045_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_0_0  (
        .datain(\lut_$abc$22685$li045_li045_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1320___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1320___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1318___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1318___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0_to_lut_$abc$44827$new_new_n1317___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1317___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li046_li046_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_0_0  (
        .datain(\lut_$abc$22685$li046_li046_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1321___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1321___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1324___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1324___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0_to_lut_$abc$44827$new_new_n1325___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1325___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li047_li047_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_0_0  (
        .datain(\lut_$abc$22685$li047_li047_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1324___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1324___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1332___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1332___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1325___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1325___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0_to_lut_$abc$44827$new_new_n1327___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1327___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li048_li048_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_0_0  (
        .datain(\lut_$abc$22685$li048_li048_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1335___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1335___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1337___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1337___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1327___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1327___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1330___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1330___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0_to_lut_$abc$44827$new_new_n1333___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1333___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li049_li049_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_0_0  (
        .datain(\lut_$abc$22685$li049_li049_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0_to_lut_$abc$44827$new_new_n1329___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1329___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0_to_lut_$abc$44827$new_new_n1348___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1348___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0_to_lut_$abc$44827$new_new_n1338___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1338___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li050_li050_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_0_0  (
        .datain(\lut_$abc$22685$li050_li050_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1343___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1343___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1339___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1339___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0_to_lut_$abc$44827$new_new_n1348___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1348___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li051_li051_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_0_0  (
        .datain(\lut_$abc$22685$li051_li051_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1345___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1345___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1349___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1349___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0_to_lut_$abc$44827$new_new_n1342___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1342___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li052_li052_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_0_0  (
        .datain(\lut_$abc$22685$li052_li052_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0_to_lut_$abc$44827$new_new_n1352___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1352___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0_to_lut_$abc$44827$new_new_n1345___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1345___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li053_li053_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_0_0  (
        .datain(\lut_$abc$22685$li053_li053_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1361___input_0_5  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1361___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1358___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1358___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1355___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1355___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0_to_lut_$abc$44827$new_new_n1351___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1351___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li054_li054_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_0_0  (
        .datain(\lut_$abc$22685$li054_li054_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0_to_lut_$abc$44827$new_new_n1354___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1354___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0_to_lut_$abc$44827$new_new_n1359___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1359___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0_to_lut_$abc$44827$new_new_n1364___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1364___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li055_li055_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_0_0  (
        .datain(\lut_$abc$22685$li055_li055_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1368___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1368___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1363___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1363___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1359___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1359___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1367___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1367___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0_to_lut_$abc$44827$new_new_n1365___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1365___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li056_li056_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_0_0  (
        .datain(\lut_$abc$22685$li056_li056_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0_to_lut_$abc$44827$new_new_n1362___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1362___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0_to_lut_$abc$44827$new_new_n1371___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1371___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li057_li057_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_0_0  (
        .datain(\lut_$abc$22685$li057_li057_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0_to_lut_$abc$44827$new_new_n1372___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1372___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0_to_lut_$abc$44827$new_new_n1375___input_0_3  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1375___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li058_li058_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_0_0  (
        .datain(\lut_$abc$22685$li058_li058_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0_to_lut_$abc$44827$new_new_n1376___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1376___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0_to_lut_$abc$44827$new_new_n1382___input_0_2  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1382___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0_to_lut_$abc$44827$new_new_n1378___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1378___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li059_li059_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_0_0  (
        .datain(\lut_$abc$22685$li059_li059_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0_to_lut_$abc$44827$new_new_n1378___input_0_4  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1378___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0_to_lut_$abc$44827$new_new_n1383___input_0_0  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1383___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li060_li060_output_0_0_to_dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_0_0  (
        .datain(\lut_$abc$22685$li060_li060_output_0_0 ),
        .dataout(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_output_0_0_to_lut_$abc$44827$new_new_n1383___input_0_1  (
        .datain(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1383___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li061_li061_output_0_0_to_dffre_addcommon[20]_input_0_0  (
        .datain(\lut_$abc$22685$li061_li061_output_0_0 ),
        .dataout(\dffre_addcommon[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_addcommon[20]_output_0_0_to_lut_$abc$22685$li017_li017_input_0_4  (
        .datain(\dffre_addcommon[20]_output_0_0 ),
        .dataout(\lut_$abc$22685$li017_li017_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_addcommon[20]_output_0_0_to_lut_$abc$22685$li018_li018_input_0_2  (
        .datain(\dffre_addcommon[20]_output_0_0 ),
        .dataout(\lut_$abc$22685$li018_li018_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_addcommon[20]_output_0_0_to_lut_$abc$44827$new_new_n1690___input_0_0  (
        .datain(\dffre_addcommon[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1690___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_addcommon[20]_output_0_0_to_lut_$abc$22685$li013_li013_input_0_3  (
        .datain(\dffre_addcommon[20]_output_0_0 ),
        .dataout(\lut_$abc$22685$li013_li013_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_addcommon[20]_output_0_0_to_lut_$abc$44827$new_new_n1618___input_0_4  (
        .datain(\dffre_addcommon[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1618___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li062_li062_output_0_0_to_dffre_addi[18]_input_0_0  (
        .datain(\lut_$abc$22685$li062_li062_output_0_0 ),
        .dataout(\dffre_addi[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_addi[18]_output_0_0_to_lut_$abc$44827$new_new_n1161___input_0_2  (
        .datain(\dffre_addi[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1161___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_addi[18]_output_0_0_to_lut_$abc$22685$li057_li057_input_0_3  (
        .datain(\dffre_addi[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li057_li057_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_addi[18]_output_0_0_to_lut_$abc$44827$new_new_n1164___input_0_3  (
        .datain(\dffre_addi[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1164___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li063_li063_output_0_0_to_dffre_addr[18]_input_0_0  (
        .datain(\lut_$abc$22685$li063_li063_output_0_0 ),
        .dataout(\dffre_addr[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_addr[18]_output_0_0_to_lut_$abc$44827$new_new_n1600___input_0_2  (
        .datain(\dffre_addr[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1600___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li064_li064_output_0_0_to_dffre_ai_d[0]_input_0_0  (
        .datain(\lut_$abc$22685$li064_li064_output_0_0 ),
        .dataout(\dffre_ai_d[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_3  (
        .datain(\dffre_ai_d[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[0]_output_0_0_to_lut_$abc$22685$li084_li084_input_0_0  (
        .datain(\dffre_ai_d[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li084_li084_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li065_li065_output_0_0_to_dffre_ai_d[1]_input_0_0  (
        .datain(\lut_$abc$22685$li065_li065_output_0_0 ),
        .dataout(\dffre_ai_d[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_4  (
        .datain(\dffre_ai_d[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[1]_output_0_0_to_lut_$abc$22685$li085_li085_input_0_3  (
        .datain(\dffre_ai_d[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li085_li085_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li066_li066_output_0_0_to_dffre_ai_d[2]_input_0_0  (
        .datain(\lut_$abc$22685$li066_li066_output_0_0 ),
        .dataout(\dffre_ai_d[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_0  (
        .datain(\dffre_ai_d[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[2]_output_0_0_to_lut_$abc$22685$li086_li086_input_0_1  (
        .datain(\dffre_ai_d[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li086_li086_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li067_li067_output_0_0_to_dffre_ai_d[3]_input_0_0  (
        .datain(\lut_$abc$22685$li067_li067_output_0_0 ),
        .dataout(\dffre_ai_d[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_2  (
        .datain(\dffre_ai_d[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[3]_output_0_0_to_lut_$abc$22685$li087_li087_input_0_4  (
        .datain(\dffre_ai_d[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li087_li087_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li068_li068_output_0_0_to_dffre_ai_d[4]_input_0_0  (
        .datain(\lut_$abc$22685$li068_li068_output_0_0 ),
        .dataout(\dffre_ai_d[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_2  (
        .datain(\dffre_ai_d[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[4]_output_0_0_to_lut_$abc$22685$li088_li088_input_0_0  (
        .datain(\dffre_ai_d[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li088_li088_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li069_li069_output_0_0_to_dffre_ai_d[5]_input_0_0  (
        .datain(\lut_$abc$22685$li069_li069_output_0_0 ),
        .dataout(\dffre_ai_d[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_1  (
        .datain(\dffre_ai_d[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[5]_output_0_0_to_lut_$abc$22685$li089_li089_input_0_0  (
        .datain(\dffre_ai_d[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li089_li089_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li070_li070_output_0_0_to_dffre_ai_d[6]_input_0_0  (
        .datain(\lut_$abc$22685$li070_li070_output_0_0 ),
        .dataout(\dffre_ai_d[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_4  (
        .datain(\dffre_ai_d[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[6]_output_0_0_to_lut_$abc$22685$li090_li090_input_0_2  (
        .datain(\dffre_ai_d[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li090_li090_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li071_li071_output_0_0_to_dffre_ai_d[7]_input_0_0  (
        .datain(\lut_$abc$22685$li071_li071_output_0_0 ),
        .dataout(\dffre_ai_d[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_1  (
        .datain(\dffre_ai_d[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[7]_output_0_0_to_lut_$abc$22685$li091_li091_input_0_1  (
        .datain(\dffre_ai_d[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li091_li091_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li072_li072_output_0_0_to_dffre_ai_d[8]_input_0_0  (
        .datain(\lut_$abc$22685$li072_li072_output_0_0 ),
        .dataout(\dffre_ai_d[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_3  (
        .datain(\dffre_ai_d[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[8]_output_0_0_to_lut_$abc$22685$li092_li092_input_0_0  (
        .datain(\dffre_ai_d[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li092_li092_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li073_li073_output_0_0_to_dffre_ai_d[9]_input_0_0  (
        .datain(\lut_$abc$22685$li073_li073_output_0_0 ),
        .dataout(\dffre_ai_d[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_3  (
        .datain(\dffre_ai_d[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[9]_output_0_0_to_lut_$abc$22685$li093_li093_input_0_0  (
        .datain(\dffre_ai_d[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li093_li093_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li074_li074_output_0_0_to_dffre_ai_d[10]_input_0_0  (
        .datain(\lut_$abc$22685$li074_li074_output_0_0 ),
        .dataout(\dffre_ai_d[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_1  (
        .datain(\dffre_ai_d[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[10]_output_0_0_to_lut_$abc$22685$li094_li094_input_0_4  (
        .datain(\dffre_ai_d[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li094_li094_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li075_li075_output_0_0_to_dffre_ai_d[11]_input_0_0  (
        .datain(\lut_$abc$22685$li075_li075_output_0_0 ),
        .dataout(\dffre_ai_d[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_1  (
        .datain(\dffre_ai_d[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[11]_output_0_0_to_lut_$abc$22685$li095_li095_input_0_3  (
        .datain(\dffre_ai_d[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li095_li095_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li076_li076_output_0_0_to_dffre_ai_d[12]_input_0_0  (
        .datain(\lut_$abc$22685$li076_li076_output_0_0 ),
        .dataout(\dffre_ai_d[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_2  (
        .datain(\dffre_ai_d[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[12]_output_0_0_to_lut_$abc$22685$li096_li096_input_0_3  (
        .datain(\dffre_ai_d[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li096_li096_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li077_li077_output_0_0_to_dffre_ai_d[13]_input_0_0  (
        .datain(\lut_$abc$22685$li077_li077_output_0_0 ),
        .dataout(\dffre_ai_d[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_2  (
        .datain(\dffre_ai_d[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[13]_output_0_0_to_lut_$abc$22685$li097_li097_input_0_3  (
        .datain(\dffre_ai_d[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li097_li097_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li078_li078_output_0_0_to_dffre_ai_d[14]_input_0_0  (
        .datain(\lut_$abc$22685$li078_li078_output_0_0 ),
        .dataout(\dffre_ai_d[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_4  (
        .datain(\dffre_ai_d[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[14]_output_0_0_to_lut_$abc$22685$li098_li098_input_0_0  (
        .datain(\dffre_ai_d[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li098_li098_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li079_li079_output_0_0_to_dffre_ai_d[15]_input_0_0  (
        .datain(\lut_$abc$22685$li079_li079_output_0_0 ),
        .dataout(\dffre_ai_d[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_3  (
        .datain(\dffre_ai_d[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[15]_output_0_0_to_lut_$abc$22685$li099_li099_input_0_3  (
        .datain(\dffre_ai_d[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li099_li099_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li080_li080_output_0_0_to_dffre_ai_d[16]_input_0_0  (
        .datain(\lut_$abc$22685$li080_li080_output_0_0 ),
        .dataout(\dffre_ai_d[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_2  (
        .datain(\dffre_ai_d[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[16]_output_0_0_to_lut_$abc$22685$li100_li100_input_0_2  (
        .datain(\dffre_ai_d[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li100_li100_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li081_li081_output_0_0_to_dffre_ai_d[17]_input_0_0  (
        .datain(\lut_$abc$22685$li081_li081_output_0_0 ),
        .dataout(\dffre_ai_d[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_1  (
        .datain(\dffre_ai_d[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[17]_output_0_0_to_lut_$abc$22685$li101_li101_input_0_3  (
        .datain(\dffre_ai_d[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li101_li101_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li082_li082_output_0_0_to_dffre_ai_d[18]_input_0_0  (
        .datain(\lut_$abc$22685$li082_li082_output_0_0 ),
        .dataout(\dffre_ai_d[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[18]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_1  (
        .datain(\dffre_ai_d[18]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[18]_output_0_0_to_lut_$abc$22685$li102_li102_input_0_1  (
        .datain(\dffre_ai_d[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li102_li102_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li083_li083_output_0_0_to_dffre_ai_d[19]_input_0_0  (
        .datain(\lut_$abc$22685$li083_li083_output_0_0 ),
        .dataout(\dffre_ai_d[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[19]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_0  (
        .datain(\dffre_ai_d[19]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[19]_output_0_0_to_lut_$abc$22685$li061_li061_input_0_0  (
        .datain(\dffre_ai_d[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li061_li061_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_d[19]_output_0_0_to_lut_$abc$22685$li103_li103_input_0_3  (
        .datain(\dffre_ai_d[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li103_li103_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li084_li084_output_0_0_to_dffre_ai_dd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li084_li084_output_0_0 ),
        .dataout(\dffre_ai_dd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[0]_output_0_0_to_lut_$abc$22685$li104_li104_input_0_0  (
        .datain(\dffre_ai_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li104_li104_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li085_li085_output_0_0_to_dffre_ai_dd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li085_li085_output_0_0 ),
        .dataout(\dffre_ai_dd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[1]_output_0_0_to_lut_$abc$22685$li105_li105_input_0_2  (
        .datain(\dffre_ai_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li105_li105_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li086_li086_output_0_0_to_dffre_ai_dd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li086_li086_output_0_0 ),
        .dataout(\dffre_ai_dd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[2]_output_0_0_to_lut_$abc$22685$li106_li106_input_0_1  (
        .datain(\dffre_ai_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li106_li106_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li087_li087_output_0_0_to_dffre_ai_dd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li087_li087_output_0_0 ),
        .dataout(\dffre_ai_dd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[3]_output_0_0_to_lut_$abc$22685$li107_li107_input_0_4  (
        .datain(\dffre_ai_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li107_li107_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li088_li088_output_0_0_to_dffre_ai_dd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li088_li088_output_0_0 ),
        .dataout(\dffre_ai_dd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[4]_output_0_0_to_lut_$abc$22685$li108_li108_input_0_4  (
        .datain(\dffre_ai_dd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li108_li108_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li089_li089_output_0_0_to_dffre_ai_dd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li089_li089_output_0_0 ),
        .dataout(\dffre_ai_dd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[5]_output_0_0_to_lut_$abc$22685$li109_li109_input_0_1  (
        .datain(\dffre_ai_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li109_li109_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li090_li090_output_0_0_to_dffre_ai_dd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li090_li090_output_0_0 ),
        .dataout(\dffre_ai_dd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[6]_output_0_0_to_lut_$abc$22685$li110_li110_input_0_0  (
        .datain(\dffre_ai_dd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li110_li110_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li091_li091_output_0_0_to_dffre_ai_dd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li091_li091_output_0_0 ),
        .dataout(\dffre_ai_dd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[7]_output_0_0_to_lut_$abc$22685$li111_li111_input_0_0  (
        .datain(\dffre_ai_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li111_li111_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li092_li092_output_0_0_to_dffre_ai_dd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li092_li092_output_0_0 ),
        .dataout(\dffre_ai_dd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[8]_output_0_0_to_lut_$abc$22685$li112_li112_input_0_2  (
        .datain(\dffre_ai_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li112_li112_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li093_li093_output_0_0_to_dffre_ai_dd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li093_li093_output_0_0 ),
        .dataout(\dffre_ai_dd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[9]_output_0_0_to_lut_$abc$22685$li113_li113_input_0_0  (
        .datain(\dffre_ai_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li113_li113_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li094_li094_output_0_0_to_dffre_ai_dd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li094_li094_output_0_0 ),
        .dataout(\dffre_ai_dd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[10]_output_0_0_to_lut_$abc$22685$li114_li114_input_0_4  (
        .datain(\dffre_ai_dd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li114_li114_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li095_li095_output_0_0_to_dffre_ai_dd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li095_li095_output_0_0 ),
        .dataout(\dffre_ai_dd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[11]_output_0_0_to_lut_$abc$22685$li115_li115_input_0_4  (
        .datain(\dffre_ai_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li115_li115_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li096_li096_output_0_0_to_dffre_ai_dd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li096_li096_output_0_0 ),
        .dataout(\dffre_ai_dd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[12]_output_0_0_to_lut_$abc$22685$li116_li116_input_0_4  (
        .datain(\dffre_ai_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li116_li116_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li097_li097_output_0_0_to_dffre_ai_dd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li097_li097_output_0_0 ),
        .dataout(\dffre_ai_dd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[13]_output_0_0_to_lut_$abc$22685$li117_li117_input_0_4  (
        .datain(\dffre_ai_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li117_li117_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li098_li098_output_0_0_to_dffre_ai_dd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li098_li098_output_0_0 ),
        .dataout(\dffre_ai_dd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[14]_output_0_0_to_lut_$abc$22685$li118_li118_input_0_4  (
        .datain(\dffre_ai_dd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li118_li118_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li099_li099_output_0_0_to_dffre_ai_dd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li099_li099_output_0_0 ),
        .dataout(\dffre_ai_dd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[15]_output_0_0_to_lut_$abc$22685$li119_li119_input_0_0  (
        .datain(\dffre_ai_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li119_li119_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li100_li100_output_0_0_to_dffre_ai_dd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li100_li100_output_0_0 ),
        .dataout(\dffre_ai_dd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[16]_output_0_0_to_lut_$abc$22685$li120_li120_input_0_0  (
        .datain(\dffre_ai_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li120_li120_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li101_li101_output_0_0_to_dffre_ai_dd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li101_li101_output_0_0 ),
        .dataout(\dffre_ai_dd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[17]_output_0_0_to_lut_$abc$22685$li121_li121_input_0_1  (
        .datain(\dffre_ai_dd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li121_li121_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li102_li102_output_0_0_to_dffre_ai_dd[18]_input_0_0  (
        .datain(\lut_$abc$22685$li102_li102_output_0_0 ),
        .dataout(\dffre_ai_dd[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[18]_output_0_0_to_lut_$abc$22685$li122_li122_input_0_1  (
        .datain(\dffre_ai_dd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li122_li122_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li103_li103_output_0_0_to_dffre_ai_dd[19]_input_0_0  (
        .datain(\lut_$abc$22685$li103_li103_output_0_0 ),
        .dataout(\dffre_ai_dd[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dd[19]_output_0_0_to_lut_$abc$22685$li123_li123_input_0_3  (
        .datain(\dffre_ai_dd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li123_li123_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li104_li104_output_0_0_to_dffre_ai_ddd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li104_li104_output_0_0 ),
        .dataout(\dffre_ai_ddd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[0]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_0  (
        .datain(\dffre_ai_ddd[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[0]_output_0_0_to_lut_$abc$22685$li124_li124_input_0_0  (
        .datain(\dffre_ai_ddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li124_li124_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li105_li105_output_0_0_to_dffre_ai_ddd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li105_li105_output_0_0 ),
        .dataout(\dffre_ai_ddd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[1]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_1  (
        .datain(\dffre_ai_ddd[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[1]_output_0_0_to_lut_$abc$22685$li125_li125_input_0_4  (
        .datain(\dffre_ai_ddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li125_li125_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li106_li106_output_0_0_to_dffre_ai_ddd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li106_li106_output_0_0 ),
        .dataout(\dffre_ai_ddd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[2]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_2  (
        .datain(\dffre_ai_ddd[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[2]_output_0_0_to_lut_$abc$22685$li126_li126_input_0_3  (
        .datain(\dffre_ai_ddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li126_li126_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li107_li107_output_0_0_to_dffre_ai_ddd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li107_li107_output_0_0 ),
        .dataout(\dffre_ai_ddd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[3]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_3  (
        .datain(\dffre_ai_ddd[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[3]_output_0_0_to_lut_$abc$22685$li127_li127_input_0_1  (
        .datain(\dffre_ai_ddd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li127_li127_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li108_li108_output_0_0_to_dffre_ai_ddd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li108_li108_output_0_0 ),
        .dataout(\dffre_ai_ddd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[4]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_4  (
        .datain(\dffre_ai_ddd[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[4]_output_0_0_to_lut_$abc$22685$li128_li128_input_0_3  (
        .datain(\dffre_ai_ddd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li128_li128_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li109_li109_output_0_0_to_dffre_ai_ddd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li109_li109_output_0_0 ),
        .dataout(\dffre_ai_ddd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[5]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_5  (
        .datain(\dffre_ai_ddd[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[5]_output_0_0_to_lut_$abc$22685$li129_li129_input_0_3  (
        .datain(\dffre_ai_ddd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li129_li129_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li110_li110_output_0_0_to_dffre_ai_ddd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li110_li110_output_0_0 ),
        .dataout(\dffre_ai_ddd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[6]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_6  (
        .datain(\dffre_ai_ddd[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[6]_output_0_0_to_lut_$abc$22685$li130_li130_input_0_2  (
        .datain(\dffre_ai_ddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li130_li130_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li111_li111_output_0_0_to_dffre_ai_ddd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li111_li111_output_0_0 ),
        .dataout(\dffre_ai_ddd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[7]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_7  (
        .datain(\dffre_ai_ddd[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[7]_output_0_0_to_lut_$abc$22685$li131_li131_input_0_0  (
        .datain(\dffre_ai_ddd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li131_li131_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li112_li112_output_0_0_to_dffre_ai_ddd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li112_li112_output_0_0 ),
        .dataout(\dffre_ai_ddd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[8]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_8  (
        .datain(\dffre_ai_ddd[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[8]_output_0_0_to_lut_$abc$22685$li132_li132_input_0_0  (
        .datain(\dffre_ai_ddd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li132_li132_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li113_li113_output_0_0_to_dffre_ai_ddd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li113_li113_output_0_0 ),
        .dataout(\dffre_ai_ddd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[9]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_9  (
        .datain(\dffre_ai_ddd[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[9]_output_0_0_to_lut_$abc$22685$li133_li133_input_0_4  (
        .datain(\dffre_ai_ddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li133_li133_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li114_li114_output_0_0_to_dffre_ai_ddd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li114_li114_output_0_0 ),
        .dataout(\dffre_ai_ddd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[10]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_10  (
        .datain(\dffre_ai_ddd[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[10]_output_0_0_to_lut_$abc$22685$li134_li134_input_0_3  (
        .datain(\dffre_ai_ddd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li134_li134_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li115_li115_output_0_0_to_dffre_ai_ddd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li115_li115_output_0_0 ),
        .dataout(\dffre_ai_ddd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[11]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_11  (
        .datain(\dffre_ai_ddd[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[11]_output_0_0_to_lut_$abc$22685$li135_li135_input_0_3  (
        .datain(\dffre_ai_ddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li135_li135_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li116_li116_output_0_0_to_dffre_ai_ddd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li116_li116_output_0_0 ),
        .dataout(\dffre_ai_ddd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[12]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_12  (
        .datain(\dffre_ai_ddd[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[12]_output_0_0_to_lut_$abc$22685$li136_li136_input_0_2  (
        .datain(\dffre_ai_ddd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li136_li136_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li117_li117_output_0_0_to_dffre_ai_ddd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li117_li117_output_0_0 ),
        .dataout(\dffre_ai_ddd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[13]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_13  (
        .datain(\dffre_ai_ddd[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[13]_output_0_0_to_lut_$abc$22685$li137_li137_input_0_4  (
        .datain(\dffre_ai_ddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li137_li137_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li118_li118_output_0_0_to_dffre_ai_ddd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li118_li118_output_0_0 ),
        .dataout(\dffre_ai_ddd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[14]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_14  (
        .datain(\dffre_ai_ddd[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[14]_output_0_0_to_lut_$abc$22685$li138_li138_input_0_2  (
        .datain(\dffre_ai_ddd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li138_li138_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li119_li119_output_0_0_to_dffre_ai_ddd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li119_li119_output_0_0 ),
        .dataout(\dffre_ai_ddd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[15]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_15  (
        .datain(\dffre_ai_ddd[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[15]_output_0_0_to_lut_$abc$22685$li139_li139_input_0_4  (
        .datain(\dffre_ai_ddd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li139_li139_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li120_li120_output_0_0_to_dffre_ai_ddd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li120_li120_output_0_0 ),
        .dataout(\dffre_ai_ddd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[16]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_16  (
        .datain(\dffre_ai_ddd[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[16]_output_0_0_to_lut_$abc$22685$li140_li140_input_0_0  (
        .datain(\dffre_ai_ddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li140_li140_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li121_li121_output_0_0_to_dffre_ai_ddd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li121_li121_output_0_0 ),
        .dataout(\dffre_ai_ddd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_17  (
        .datain(\dffre_ai_ddd[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[17]_output_0_0_to_lut_$abc$22685$li141_li141_input_0_3  (
        .datain(\dffre_ai_ddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li141_li141_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li122_li122_output_0_0_to_dffre_ai_ddd[18]_input_0_0  (
        .datain(\lut_$abc$22685$li122_li122_output_0_0 ),
        .dataout(\dffre_ai_ddd[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[18]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_18  (
        .datain(\dffre_ai_ddd[18]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_18 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[18]_output_0_0_to_lut_$abc$22685$li142_li142_input_0_2  (
        .datain(\dffre_ai_ddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li142_li142_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li123_li123_output_0_0_to_dffre_ai_ddd[19]_input_0_0  (
        .datain(\lut_$abc$22685$li123_li123_output_0_0 ),
        .dataout(\dffre_ai_ddd[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[19]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_19  (
        .datain(\dffre_ai_ddd[19]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_19 )
    );

    fpga_interconnect \routing_segment_dffre_ai_ddd[19]_output_0_0_to_lut_$abc$22685$li143_li143_input_0_2  (
        .datain(\dffre_ai_ddd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li143_li143_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li124_li124_output_0_0_to_dffre_ai_dddd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li124_li124_output_0_0 ),
        .dataout(\dffre_ai_dddd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$44827$new_new_n1159___input_0_3  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1159___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$22685$li040_li040_input_0_3  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li040_li040_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$22685$li041_li041_input_0_3  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li041_li041_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$22685$li043_li043_input_0_2  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li043_li043_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$22685$li042_li042_input_0_2  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li042_li042_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$22685$li044_li044_input_0_5  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li044_li044_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[0]_output_0_0_to_lut_$abc$44827$new_new_n1741___input_0_0  (
        .datain(\dffre_ai_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1741___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li125_li125_output_0_0_to_dffre_ai_dddd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li125_li125_output_0_0 ),
        .dataout(\dffre_ai_dddd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[1]_output_0_0_to_lut_$abc$44827$new_new_n1159___input_0_1  (
        .datain(\dffre_ai_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1159___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[1]_output_0_0_to_lut_$abc$22685$li041_li041_input_0_1  (
        .datain(\dffre_ai_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li041_li041_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[1]_output_0_0_to_lut_$abc$22685$li043_li043_input_0_3  (
        .datain(\dffre_ai_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li043_li043_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[1]_output_0_0_to_lut_$abc$22685$li042_li042_input_0_3  (
        .datain(\dffre_ai_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li042_li042_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[1]_output_0_0_to_lut_$abc$22685$li044_li044_input_0_1  (
        .datain(\dffre_ai_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li044_li044_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[1]_output_0_0_to_lut_$abc$44827$new_new_n1741___input_0_3  (
        .datain(\dffre_ai_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1741___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li126_li126_output_0_0_to_dffre_ai_dddd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li126_li126_output_0_0 ),
        .dataout(\dffre_ai_dddd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[2]_output_0_0_to_lut_$abc$44827$new_new_n1159___input_0_2  (
        .datain(\dffre_ai_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1159___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[2]_output_0_0_to_lut_$abc$22685$li043_li043_input_0_0  (
        .datain(\dffre_ai_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li043_li043_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[2]_output_0_0_to_lut_$abc$22685$li042_li042_input_0_0  (
        .datain(\dffre_ai_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li042_li042_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[2]_output_0_0_to_lut_$abc$22685$li044_li044_input_0_3  (
        .datain(\dffre_ai_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li044_li044_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[2]_output_0_0_to_lut_$abc$44827$new_new_n1741___input_0_5  (
        .datain(\dffre_ai_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1741___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li127_li127_output_0_0_to_dffre_ai_dddd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li127_li127_output_0_0 ),
        .dataout(\dffre_ai_dddd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[3]_output_0_0_to_lut_$abc$44827$new_new_n1159___input_0_5  (
        .datain(\dffre_ai_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1159___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[3]_output_0_0_to_lut_$abc$22685$li043_li043_input_0_4  (
        .datain(\dffre_ai_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li043_li043_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[3]_output_0_0_to_lut_$abc$22685$li044_li044_input_0_0  (
        .datain(\dffre_ai_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li044_li044_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[3]_output_0_0_to_lut_$abc$44827$new_new_n1741___input_0_4  (
        .datain(\dffre_ai_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1741___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li128_li128_output_0_0_to_dffre_ai_dddd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li128_li128_output_0_0 ),
        .dataout(\dffre_ai_dddd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[4]_output_0_0_to_lut_$abc$44827$new_new_n1159___input_0_0  (
        .datain(\dffre_ai_dddd[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1159___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[4]_output_0_0_to_lut_$abc$22685$li044_li044_input_0_2  (
        .datain(\dffre_ai_dddd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li044_li044_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[4]_output_0_0_to_lut_$abc$44827$new_new_n1741___input_0_1  (
        .datain(\dffre_ai_dddd[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1741___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li129_li129_output_0_0_to_dffre_ai_dddd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li129_li129_output_0_0 ),
        .dataout(\dffre_ai_dddd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[5]_output_0_0_to_lut_$abc$44827$new_new_n1159___input_0_4  (
        .datain(\dffre_ai_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1159___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[5]_output_0_0_to_lut_$abc$44827$new_new_n1741___input_0_2  (
        .datain(\dffre_ai_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1741___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li130_li130_output_0_0_to_dffre_ai_dddd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li130_li130_output_0_0 ),
        .dataout(\dffre_ai_dddd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[6]_output_0_0_to_lut_$abc$44827$new_new_n1160___input_0_2  (
        .datain(\dffre_ai_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1160___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[6]_output_0_0_to_lut_$abc$22685$li046_li046_input_0_4  (
        .datain(\dffre_ai_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li046_li046_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[6]_output_0_0_to_lut_$abc$22685$li047_li047_input_0_4  (
        .datain(\dffre_ai_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li047_li047_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li131_li131_output_0_0_to_dffre_ai_dddd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li131_li131_output_0_0 ),
        .dataout(\dffre_ai_dddd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[7]_output_0_0_to_lut_$abc$44827$new_new_n1160___input_0_0  (
        .datain(\dffre_ai_dddd[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1160___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[7]_output_0_0_to_lut_$abc$22685$li047_li047_input_0_2  (
        .datain(\dffre_ai_dddd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li047_li047_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li132_li132_output_0_0_to_dffre_ai_dddd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li132_li132_output_0_0 ),
        .dataout(\dffre_ai_dddd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[8]_output_0_0_to_lut_$abc$44827$new_new_n1161___input_0_3  (
        .datain(\dffre_ai_dddd[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1161___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[8]_output_0_0_to_lut_$abc$22685$li050_li050_input_0_2  (
        .datain(\dffre_ai_dddd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li050_li050_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[8]_output_0_0_to_lut_$abc$22685$li048_li048_input_0_2  (
        .datain(\dffre_ai_dddd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li048_li048_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[8]_output_0_0_to_lut_$abc$22685$li049_li049_input_0_3  (
        .datain(\dffre_ai_dddd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li049_li049_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li133_li133_output_0_0_to_dffre_ai_dddd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li133_li133_output_0_0 ),
        .dataout(\dffre_ai_dddd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[9]_output_0_0_to_lut_$abc$44827$new_new_n1161___input_0_1  (
        .datain(\dffre_ai_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1161___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[9]_output_0_0_to_lut_$abc$22685$li050_li050_input_0_0  (
        .datain(\dffre_ai_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li050_li050_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[9]_output_0_0_to_lut_$abc$22685$li049_li049_input_0_1  (
        .datain(\dffre_ai_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li049_li049_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li134_li134_output_0_0_to_dffre_ai_dddd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li134_li134_output_0_0 ),
        .dataout(\dffre_ai_dddd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[10]_output_0_0_to_lut_$abc$44827$new_new_n1161___input_0_0  (
        .datain(\dffre_ai_dddd[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1161___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[10]_output_0_0_to_lut_$abc$22685$li050_li050_input_0_1  (
        .datain(\dffre_ai_dddd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li050_li050_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li135_li135_output_0_0_to_dffre_ai_dddd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li135_li135_output_0_0 ),
        .dataout(\dffre_ai_dddd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[11]_output_0_0_to_lut_$abc$44827$new_new_n1162___input_0_3  (
        .datain(\dffre_ai_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1162___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[11]_output_0_0_to_lut_$abc$22685$li054_li054_input_0_2  (
        .datain(\dffre_ai_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li054_li054_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[11]_output_0_0_to_lut_$abc$22685$li052_li052_input_0_2  (
        .datain(\dffre_ai_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li052_li052_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[11]_output_0_0_to_lut_$abc$22685$li051_li051_input_0_2  (
        .datain(\dffre_ai_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li051_li051_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[11]_output_0_0_to_lut_$abc$22685$li053_li053_input_0_2  (
        .datain(\dffre_ai_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li053_li053_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[11]_output_0_0_to_lut_$abc$44827$new_new_n1656___input_0_3  (
        .datain(\dffre_ai_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1656___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li136_li136_output_0_0_to_dffre_ai_dddd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li136_li136_output_0_0 ),
        .dataout(\dffre_ai_dddd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[12]_output_0_0_to_lut_$abc$44827$new_new_n1162___input_0_4  (
        .datain(\dffre_ai_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1162___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[12]_output_0_0_to_lut_$abc$22685$li054_li054_input_0_1  (
        .datain(\dffre_ai_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li054_li054_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[12]_output_0_0_to_lut_$abc$22685$li052_li052_input_0_1  (
        .datain(\dffre_ai_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li052_li052_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[12]_output_0_0_to_lut_$abc$22685$li053_li053_input_0_3  (
        .datain(\dffre_ai_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li053_li053_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[12]_output_0_0_to_lut_$abc$44827$new_new_n1656___input_0_4  (
        .datain(\dffre_ai_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1656___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li137_li137_output_0_0_to_dffre_ai_dddd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li137_li137_output_0_0 ),
        .dataout(\dffre_ai_dddd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[13]_output_0_0_to_lut_$abc$44827$new_new_n1162___input_0_1  (
        .datain(\dffre_ai_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1162___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[13]_output_0_0_to_lut_$abc$22685$li054_li054_input_0_3  (
        .datain(\dffre_ai_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li054_li054_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[13]_output_0_0_to_lut_$abc$22685$li053_li053_input_0_0  (
        .datain(\dffre_ai_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li053_li053_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[13]_output_0_0_to_lut_$abc$44827$new_new_n1656___input_0_1  (
        .datain(\dffre_ai_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1656___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li138_li138_output_0_0_to_dffre_ai_dddd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li138_li138_output_0_0 ),
        .dataout(\dffre_ai_dddd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[14]_output_0_0_to_lut_$abc$44827$new_new_n1162___input_0_2  (
        .datain(\dffre_ai_dddd[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1162___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[14]_output_0_0_to_lut_$abc$22685$li054_li054_input_0_5  (
        .datain(\dffre_ai_dddd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li054_li054_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[14]_output_0_0_to_lut_$abc$44827$new_new_n1656___input_0_2  (
        .datain(\dffre_ai_dddd[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1656___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li139_li139_output_0_0_to_dffre_ai_dddd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li139_li139_output_0_0 ),
        .dataout(\dffre_ai_dddd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[15]_output_0_0_to_lut_$abc$44827$new_new_n1162___input_0_5  (
        .datain(\dffre_ai_dddd[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1162___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[15]_output_0_0_to_lut_$abc$22685$li055_li055_input_0_1  (
        .datain(\dffre_ai_dddd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li055_li055_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li140_li140_output_0_0_to_dffre_ai_dddd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li140_li140_output_0_0 ),
        .dataout(\dffre_ai_dddd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[16]_output_0_0_to_lut_$abc$22685$li059_li059_input_0_3  (
        .datain(\dffre_ai_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li059_li059_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[16]_output_0_0_to_lut_$abc$22685$li056_li056_input_0_3  (
        .datain(\dffre_ai_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li056_li056_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[16]_output_0_0_to_lut_$abc$22685$li058_li058_input_0_3  (
        .datain(\dffre_ai_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li058_li058_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[16]_output_0_0_to_lut_$abc$22685$li060_li060_input_0_5  (
        .datain(\dffre_ai_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li060_li060_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[16]_output_0_0_to_lut_$abc$22685$li057_li057_input_0_1  (
        .datain(\dffre_ai_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li057_li057_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li141_li141_output_0_0_to_dffre_ai_dddd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li141_li141_output_0_0 ),
        .dataout(\dffre_ai_dddd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[17]_output_0_0_to_lut_$abc$22685$li059_li059_input_0_2  (
        .datain(\dffre_ai_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li059_li059_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[17]_output_0_0_to_lut_$abc$22685$li058_li058_input_0_4  (
        .datain(\dffre_ai_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li058_li058_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[17]_output_0_0_to_lut_$abc$22685$li060_li060_input_0_4  (
        .datain(\dffre_ai_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li060_li060_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[17]_output_0_0_to_lut_$abc$22685$li057_li057_input_0_4  (
        .datain(\dffre_ai_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li057_li057_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li142_li142_output_0_0_to_dffre_ai_dddd[18]_input_0_0  (
        .datain(\lut_$abc$22685$li142_li142_output_0_0 ),
        .dataout(\dffre_ai_dddd[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[18]_output_0_0_to_lut_$abc$22685$li059_li059_input_0_4  (
        .datain(\dffre_ai_dddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li059_li059_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[18]_output_0_0_to_lut_$abc$22685$li058_li058_input_0_0  (
        .datain(\dffre_ai_dddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li058_li058_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[18]_output_0_0_to_lut_$abc$22685$li060_li060_input_0_0  (
        .datain(\dffre_ai_dddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li060_li060_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li143_li143_output_0_0_to_dffre_ai_dddd[19]_input_0_0  (
        .datain(\lut_$abc$22685$li143_li143_output_0_0 ),
        .dataout(\dffre_ai_dddd[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[19]_output_0_0_to_lut_$abc$22685$li059_li059_input_0_5  (
        .datain(\dffre_ai_dddd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li059_li059_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ai_dddd[19]_output_0_0_to_lut_$abc$22685$li060_li060_input_0_3  (
        .datain(\dffre_ai_dddd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li060_li060_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li144_li144_output_0_0_to_dffre_ar_d[0]_input_0_0  (
        .datain(\lut_$abc$22685$li144_li144_output_0_0 ),
        .dataout(\dffre_ar_d[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_2  (
        .datain(\dffre_ar_d[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_1_0  (
        .datain(\dffre_ar_d[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[0]_output_0_0_to_lut_$abc$22685$li164_li164_input_0_0  (
        .datain(\dffre_ar_d[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li164_li164_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li145_li145_output_0_0_to_dffre_ar_d[1]_input_0_0  (
        .datain(\lut_$abc$22685$li145_li145_output_0_0 ),
        .dataout(\dffre_ar_d[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_3  (
        .datain(\dffre_ar_d[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_1_0  (
        .datain(\dffre_ar_d[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[1]_output_0_0_to_lut_$abc$22685$li165_li165_input_0_2  (
        .datain(\dffre_ar_d[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li165_li165_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li146_li146_output_0_0_to_dffre_ar_d[2]_input_0_0  (
        .datain(\lut_$abc$22685$li146_li146_output_0_0 ),
        .dataout(\dffre_ar_d[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_4  (
        .datain(\dffre_ar_d[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_1_0  (
        .datain(\dffre_ar_d[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[2]_output_0_0_to_lut_$abc$22685$li166_li166_input_0_4  (
        .datain(\dffre_ar_d[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li166_li166_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li147_li147_output_0_0_to_dffre_ar_d[3]_input_0_0  (
        .datain(\lut_$abc$22685$li147_li147_output_0_0 ),
        .dataout(\dffre_ar_d[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_0  (
        .datain(\dffre_ar_d[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_1_0  (
        .datain(\dffre_ar_d[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[3]_output_0_0_to_lut_$abc$22685$li167_li167_input_0_1  (
        .datain(\dffre_ar_d[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li167_li167_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li148_li148_output_0_0_to_dffre_ar_d[4]_input_0_0  (
        .datain(\lut_$abc$22685$li148_li148_output_0_0 ),
        .dataout(\dffre_ar_d[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_1  (
        .datain(\dffre_ar_d[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_1_0  (
        .datain(\dffre_ar_d[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[4]_output_0_0_to_lut_$abc$22685$li168_li168_input_0_3  (
        .datain(\dffre_ar_d[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li168_li168_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li149_li149_output_0_0_to_dffre_ar_d[5]_input_0_0  (
        .datain(\lut_$abc$22685$li149_li149_output_0_0 ),
        .dataout(\dffre_ar_d[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_4  (
        .datain(\dffre_ar_d[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_1_0  (
        .datain(\dffre_ar_d[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[5]_output_0_0_to_lut_$abc$22685$li169_li169_input_0_0  (
        .datain(\dffre_ar_d[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li169_li169_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li150_li150_output_0_0_to_dffre_ar_d[6]_input_0_0  (
        .datain(\lut_$abc$22685$li150_li150_output_0_0 ),
        .dataout(\dffre_ar_d[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_1  (
        .datain(\dffre_ar_d[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_1_0  (
        .datain(\dffre_ar_d[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[6]_output_0_0_to_lut_$abc$22685$li170_li170_input_0_4  (
        .datain(\dffre_ar_d[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li170_li170_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li151_li151_output_0_0_to_dffre_ar_d[7]_input_0_0  (
        .datain(\lut_$abc$22685$li151_li151_output_0_0 ),
        .dataout(\dffre_ar_d[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_3  (
        .datain(\dffre_ar_d[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_1_0  (
        .datain(\dffre_ar_d[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[7]_output_0_0_to_lut_$abc$22685$li171_li171_input_0_3  (
        .datain(\dffre_ar_d[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li171_li171_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li152_li152_output_0_0_to_dffre_ar_d[8]_input_0_0  (
        .datain(\lut_$abc$22685$li152_li152_output_0_0 ),
        .dataout(\dffre_ar_d[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_2  (
        .datain(\dffre_ar_d[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_1_0  (
        .datain(\dffre_ar_d[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[8]_output_0_0_to_lut_$abc$22685$li172_li172_input_0_2  (
        .datain(\dffre_ar_d[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li172_li172_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li153_li153_output_0_0_to_dffre_ar_d[9]_input_0_0  (
        .datain(\lut_$abc$22685$li153_li153_output_0_0 ),
        .dataout(\dffre_ar_d[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_1  (
        .datain(\dffre_ar_d[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_1_0  (
        .datain(\dffre_ar_d[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[9]_output_0_0_to_lut_$abc$22685$li173_li173_input_0_2  (
        .datain(\dffre_ar_d[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li173_li173_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li154_li154_output_0_0_to_dffre_ar_d[10]_input_0_0  (
        .datain(\lut_$abc$22685$li154_li154_output_0_0 ),
        .dataout(\dffre_ar_d[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_4  (
        .datain(\dffre_ar_d[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_1_0  (
        .datain(\dffre_ar_d[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[10]_output_0_0_to_lut_$abc$22685$li174_li174_input_0_2  (
        .datain(\dffre_ar_d[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li174_li174_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li155_li155_output_0_0_to_dffre_ar_d[11]_input_0_0  (
        .datain(\lut_$abc$22685$li155_li155_output_0_0 ),
        .dataout(\dffre_ar_d[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_2  (
        .datain(\dffre_ar_d[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_1_0  (
        .datain(\dffre_ar_d[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[11]_output_0_0_to_lut_$abc$22685$li175_li175_input_0_1  (
        .datain(\dffre_ar_d[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li175_li175_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li156_li156_output_0_0_to_dffre_ar_d[12]_input_0_0  (
        .datain(\lut_$abc$22685$li156_li156_output_0_0 ),
        .dataout(\dffre_ar_d[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_1  (
        .datain(\dffre_ar_d[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_1_0  (
        .datain(\dffre_ar_d[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[12]_output_0_0_to_lut_$abc$22685$li176_li176_input_0_1  (
        .datain(\dffre_ar_d[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li176_li176_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li157_li157_output_0_0_to_dffre_ar_d[13]_input_0_0  (
        .datain(\lut_$abc$22685$li157_li157_output_0_0 ),
        .dataout(\dffre_ar_d[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_3  (
        .datain(\dffre_ar_d[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_1_0  (
        .datain(\dffre_ar_d[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[13]_output_0_0_to_lut_$abc$22685$li177_li177_input_0_3  (
        .datain(\dffre_ar_d[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li177_li177_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li158_li158_output_0_0_to_dffre_ar_d[14]_input_0_0  (
        .datain(\lut_$abc$22685$li158_li158_output_0_0 ),
        .dataout(\dffre_ar_d[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_0  (
        .datain(\dffre_ar_d[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_1_0  (
        .datain(\dffre_ar_d[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[14]_output_0_0_to_lut_$abc$22685$li178_li178_input_0_1  (
        .datain(\dffre_ar_d[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li178_li178_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li159_li159_output_0_0_to_dffre_ar_d[15]_input_0_0  (
        .datain(\lut_$abc$22685$li159_li159_output_0_0 ),
        .dataout(\dffre_ar_d[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_4  (
        .datain(\dffre_ar_d[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_1_0  (
        .datain(\dffre_ar_d[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[15]_output_0_0_to_lut_$abc$22685$li179_li179_input_0_3  (
        .datain(\dffre_ar_d[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li179_li179_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li160_li160_output_0_0_to_dffre_ar_d[16]_input_0_0  (
        .datain(\lut_$abc$22685$li160_li160_output_0_0 ),
        .dataout(\dffre_ar_d[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_1  (
        .datain(\dffre_ar_d[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_1_0  (
        .datain(\dffre_ar_d[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[16]_output_0_0_to_lut_$abc$22685$li180_li180_input_0_1  (
        .datain(\dffre_ar_d[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li180_li180_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li161_li161_output_0_0_to_dffre_ar_d[17]_input_0_0  (
        .datain(\lut_$abc$22685$li161_li161_output_0_0 ),
        .dataout(\dffre_ar_d[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_2  (
        .datain(\dffre_ar_d[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[17]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_1_0  (
        .datain(\dffre_ar_d[17]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[17]_output_0_0_to_lut_$abc$22685$li181_li181_input_0_4  (
        .datain(\dffre_ar_d[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li181_li181_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li162_li162_output_0_0_to_dffre_ar_d[18]_input_0_0  (
        .datain(\lut_$abc$22685$li162_li162_output_0_0 ),
        .dataout(\dffre_ar_d[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[18]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_2  (
        .datain(\dffre_ar_d[18]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[18]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_1_0  (
        .datain(\dffre_ar_d[18]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[18]_output_0_0_to_lut_$abc$22685$li182_li182_input_0_2  (
        .datain(\dffre_ar_d[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li182_li182_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li163_li163_output_0_0_to_dffre_ar_d[19]_input_0_0  (
        .datain(\lut_$abc$22685$li163_li163_output_0_0 ),
        .dataout(\dffre_ar_d[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[19]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_1  (
        .datain(\dffre_ar_d[19]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[19]_output_0_0_to_lut_$abc$22685$li061_li061_input_0_1  (
        .datain(\dffre_ar_d[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li061_li061_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_d[19]_output_0_0_to_lut_$abc$22685$li183_li183_input_0_1  (
        .datain(\dffre_ar_d[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li183_li183_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li164_li164_output_0_0_to_dffre_ar_dd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li164_li164_output_0_0 ),
        .dataout(\dffre_ar_dd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[0]_output_0_0_to_lut_$abc$22685$li184_li184_input_0_4  (
        .datain(\dffre_ar_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li184_li184_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li165_li165_output_0_0_to_dffre_ar_dd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li165_li165_output_0_0 ),
        .dataout(\dffre_ar_dd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[1]_output_0_0_to_lut_$abc$22685$li185_li185_input_0_4  (
        .datain(\dffre_ar_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li185_li185_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li166_li166_output_0_0_to_dffre_ar_dd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li166_li166_output_0_0 ),
        .dataout(\dffre_ar_dd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[2]_output_0_0_to_lut_$abc$22685$li186_li186_input_0_3  (
        .datain(\dffre_ar_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li186_li186_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li167_li167_output_0_0_to_dffre_ar_dd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li167_li167_output_0_0 ),
        .dataout(\dffre_ar_dd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[3]_output_0_0_to_lut_$abc$22685$li187_li187_input_0_3  (
        .datain(\dffre_ar_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li187_li187_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li168_li168_output_0_0_to_dffre_ar_dd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li168_li168_output_0_0 ),
        .dataout(\dffre_ar_dd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[4]_output_0_0_to_lut_$abc$22685$li188_li188_input_0_3  (
        .datain(\dffre_ar_dd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li188_li188_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li169_li169_output_0_0_to_dffre_ar_dd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li169_li169_output_0_0 ),
        .dataout(\dffre_ar_dd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[5]_output_0_0_to_lut_$abc$22685$li189_li189_input_0_4  (
        .datain(\dffre_ar_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li189_li189_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li170_li170_output_0_0_to_dffre_ar_dd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li170_li170_output_0_0 ),
        .dataout(\dffre_ar_dd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[6]_output_0_0_to_lut_$abc$22685$li190_li190_input_0_3  (
        .datain(\dffre_ar_dd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li190_li190_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li171_li171_output_0_0_to_dffre_ar_dd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li171_li171_output_0_0 ),
        .dataout(\dffre_ar_dd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[7]_output_0_0_to_lut_$abc$22685$li191_li191_input_0_4  (
        .datain(\dffre_ar_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li191_li191_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li172_li172_output_0_0_to_dffre_ar_dd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li172_li172_output_0_0 ),
        .dataout(\dffre_ar_dd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[8]_output_0_0_to_lut_$abc$22685$li192_li192_input_0_1  (
        .datain(\dffre_ar_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li192_li192_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li173_li173_output_0_0_to_dffre_ar_dd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li173_li173_output_0_0 ),
        .dataout(\dffre_ar_dd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[9]_output_0_0_to_lut_$abc$22685$li193_li193_input_0_1  (
        .datain(\dffre_ar_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li193_li193_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li174_li174_output_0_0_to_dffre_ar_dd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li174_li174_output_0_0 ),
        .dataout(\dffre_ar_dd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[10]_output_0_0_to_lut_$abc$22685$li194_li194_input_0_2  (
        .datain(\dffre_ar_dd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li194_li194_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li175_li175_output_0_0_to_dffre_ar_dd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li175_li175_output_0_0 ),
        .dataout(\dffre_ar_dd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[11]_output_0_0_to_lut_$abc$22685$li195_li195_input_0_4  (
        .datain(\dffre_ar_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li195_li195_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li176_li176_output_0_0_to_dffre_ar_dd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li176_li176_output_0_0 ),
        .dataout(\dffre_ar_dd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[12]_output_0_0_to_lut_$abc$22685$li196_li196_input_0_1  (
        .datain(\dffre_ar_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li196_li196_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li177_li177_output_0_0_to_dffre_ar_dd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li177_li177_output_0_0 ),
        .dataout(\dffre_ar_dd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[13]_output_0_0_to_lut_$abc$22685$li197_li197_input_0_4  (
        .datain(\dffre_ar_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li197_li197_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li178_li178_output_0_0_to_dffre_ar_dd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li178_li178_output_0_0 ),
        .dataout(\dffre_ar_dd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[14]_output_0_0_to_lut_$abc$22685$li198_li198_input_0_1  (
        .datain(\dffre_ar_dd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li198_li198_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li179_li179_output_0_0_to_dffre_ar_dd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li179_li179_output_0_0 ),
        .dataout(\dffre_ar_dd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[15]_output_0_0_to_lut_$abc$22685$li199_li199_input_0_3  (
        .datain(\dffre_ar_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li199_li199_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li180_li180_output_0_0_to_dffre_ar_dd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li180_li180_output_0_0 ),
        .dataout(\dffre_ar_dd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[16]_output_0_0_to_lut_$abc$22685$li200_li200_input_0_2  (
        .datain(\dffre_ar_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li200_li200_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li181_li181_output_0_0_to_dffre_ar_dd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li181_li181_output_0_0 ),
        .dataout(\dffre_ar_dd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[17]_output_0_0_to_lut_$abc$22685$li201_li201_input_0_4  (
        .datain(\dffre_ar_dd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li201_li201_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li182_li182_output_0_0_to_dffre_ar_dd[18]_input_0_0  (
        .datain(\lut_$abc$22685$li182_li182_output_0_0 ),
        .dataout(\dffre_ar_dd[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[18]_output_0_0_to_lut_$abc$22685$li202_li202_input_0_2  (
        .datain(\dffre_ar_dd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li202_li202_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li183_li183_output_0_0_to_dffre_ar_dd[19]_input_0_0  (
        .datain(\lut_$abc$22685$li183_li183_output_0_0 ),
        .dataout(\dffre_ar_dd[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dd[19]_output_0_0_to_lut_$abc$22685$li203_li203_input_0_0  (
        .datain(\dffre_ar_dd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li203_li203_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li184_li184_output_0_0_to_dffre_ar_ddd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li184_li184_output_0_0 ),
        .dataout(\dffre_ar_ddd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[0]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_0  (
        .datain(\dffre_ar_ddd[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[0]_output_0_0_to_lut_$abc$22685$li204_li204_input_0_4  (
        .datain(\dffre_ar_ddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li204_li204_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li185_li185_output_0_0_to_dffre_ar_ddd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li185_li185_output_0_0 ),
        .dataout(\dffre_ar_ddd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[1]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_1  (
        .datain(\dffre_ar_ddd[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[1]_output_0_0_to_lut_$abc$22685$li205_li205_input_0_1  (
        .datain(\dffre_ar_ddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li205_li205_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li186_li186_output_0_0_to_dffre_ar_ddd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li186_li186_output_0_0 ),
        .dataout(\dffre_ar_ddd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[2]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_2  (
        .datain(\dffre_ar_ddd[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[2]_output_0_0_to_lut_$abc$22685$li206_li206_input_0_4  (
        .datain(\dffre_ar_ddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li206_li206_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li187_li187_output_0_0_to_dffre_ar_ddd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li187_li187_output_0_0 ),
        .dataout(\dffre_ar_ddd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[3]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_3  (
        .datain(\dffre_ar_ddd[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[3]_output_0_0_to_lut_$abc$22685$li207_li207_input_0_4  (
        .datain(\dffre_ar_ddd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li207_li207_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li188_li188_output_0_0_to_dffre_ar_ddd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li188_li188_output_0_0 ),
        .dataout(\dffre_ar_ddd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[4]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_4  (
        .datain(\dffre_ar_ddd[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[4]_output_0_0_to_lut_$abc$22685$li208_li208_input_0_3  (
        .datain(\dffre_ar_ddd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li208_li208_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li189_li189_output_0_0_to_dffre_ar_ddd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li189_li189_output_0_0 ),
        .dataout(\dffre_ar_ddd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[5]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_5  (
        .datain(\dffre_ar_ddd[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[5]_output_0_0_to_lut_$abc$22685$li209_li209_input_0_3  (
        .datain(\dffre_ar_ddd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li209_li209_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li190_li190_output_0_0_to_dffre_ar_ddd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li190_li190_output_0_0 ),
        .dataout(\dffre_ar_ddd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[6]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_6  (
        .datain(\dffre_ar_ddd[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[6]_output_0_0_to_lut_$abc$22685$li210_li210_input_0_3  (
        .datain(\dffre_ar_ddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li210_li210_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li191_li191_output_0_0_to_dffre_ar_ddd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li191_li191_output_0_0 ),
        .dataout(\dffre_ar_ddd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[7]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_7  (
        .datain(\dffre_ar_ddd[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[7]_output_0_0_to_lut_$abc$22685$li211_li211_input_0_0  (
        .datain(\dffre_ar_ddd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li211_li211_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li192_li192_output_0_0_to_dffre_ar_ddd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li192_li192_output_0_0 ),
        .dataout(\dffre_ar_ddd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[8]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_8  (
        .datain(\dffre_ar_ddd[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[8]_output_0_0_to_lut_$abc$22685$li212_li212_input_0_1  (
        .datain(\dffre_ar_ddd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li212_li212_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li193_li193_output_0_0_to_dffre_ar_ddd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li193_li193_output_0_0 ),
        .dataout(\dffre_ar_ddd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[9]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_9  (
        .datain(\dffre_ar_ddd[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[9]_output_0_0_to_lut_$abc$22685$li213_li213_input_0_0  (
        .datain(\dffre_ar_ddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li213_li213_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li194_li194_output_0_0_to_dffre_ar_ddd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li194_li194_output_0_0 ),
        .dataout(\dffre_ar_ddd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[10]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_10  (
        .datain(\dffre_ar_ddd[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[10]_output_0_0_to_lut_$abc$22685$li214_li214_input_0_3  (
        .datain(\dffre_ar_ddd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li214_li214_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li195_li195_output_0_0_to_dffre_ar_ddd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li195_li195_output_0_0 ),
        .dataout(\dffre_ar_ddd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[11]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_11  (
        .datain(\dffre_ar_ddd[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[11]_output_0_0_to_lut_$abc$22685$li215_li215_input_0_4  (
        .datain(\dffre_ar_ddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li215_li215_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li196_li196_output_0_0_to_dffre_ar_ddd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li196_li196_output_0_0 ),
        .dataout(\dffre_ar_ddd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[12]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_12  (
        .datain(\dffre_ar_ddd[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[12]_output_0_0_to_lut_$abc$22685$li216_li216_input_0_2  (
        .datain(\dffre_ar_ddd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li216_li216_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li197_li197_output_0_0_to_dffre_ar_ddd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li197_li197_output_0_0 ),
        .dataout(\dffre_ar_ddd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[13]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_13  (
        .datain(\dffre_ar_ddd[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[13]_output_0_0_to_lut_$abc$22685$li217_li217_input_0_3  (
        .datain(\dffre_ar_ddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li217_li217_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li198_li198_output_0_0_to_dffre_ar_ddd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li198_li198_output_0_0 ),
        .dataout(\dffre_ar_ddd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[14]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_14  (
        .datain(\dffre_ar_ddd[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[14]_output_0_0_to_lut_$abc$22685$li218_li218_input_0_2  (
        .datain(\dffre_ar_ddd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li218_li218_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li199_li199_output_0_0_to_dffre_ar_ddd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li199_li199_output_0_0 ),
        .dataout(\dffre_ar_ddd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[15]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_15  (
        .datain(\dffre_ar_ddd[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[15]_output_0_0_to_lut_$abc$22685$li219_li219_input_0_4  (
        .datain(\dffre_ar_ddd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li219_li219_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li200_li200_output_0_0_to_dffre_ar_ddd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li200_li200_output_0_0 ),
        .dataout(\dffre_ar_ddd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[16]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_16  (
        .datain(\dffre_ar_ddd[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[16]_output_0_0_to_lut_$abc$22685$li220_li220_input_0_0  (
        .datain(\dffre_ar_ddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li220_li220_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li201_li201_output_0_0_to_dffre_ar_ddd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li201_li201_output_0_0 ),
        .dataout(\dffre_ar_ddd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_17  (
        .datain(\dffre_ar_ddd[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[17]_output_0_0_to_lut_$abc$22685$li221_li221_input_0_3  (
        .datain(\dffre_ar_ddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li221_li221_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li202_li202_output_0_0_to_dffre_ar_ddd[18]_input_0_0  (
        .datain(\lut_$abc$22685$li202_li202_output_0_0 ),
        .dataout(\dffre_ar_ddd[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[18]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_18  (
        .datain(\dffre_ar_ddd[18]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_18 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[18]_output_0_0_to_lut_$abc$22685$li222_li222_input_0_3  (
        .datain(\dffre_ar_ddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li222_li222_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li203_li203_output_0_0_to_dffre_ar_ddd[19]_input_0_0  (
        .datain(\lut_$abc$22685$li203_li203_output_0_0 ),
        .dataout(\dffre_ar_ddd[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[19]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_19  (
        .datain(\dffre_ar_ddd[19]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_19 )
    );

    fpga_interconnect \routing_segment_dffre_ar_ddd[19]_output_0_0_to_lut_$abc$22685$li223_li223_input_0_1  (
        .datain(\dffre_ar_ddd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li223_li223_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li204_li204_output_0_0_to_dffre_ar_dddd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li204_li204_output_0_0 ),
        .dataout(\dffre_ar_dddd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[0]_output_0_0_to_lut_$abc$44827$new_new_n1601___input_0_3  (
        .datain(\dffre_ar_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1601___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[0]_output_0_0_to_lut_$abc$22685$li019_li019_input_0_4  (
        .datain(\dffre_ar_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li019_li019_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[0]_output_0_0_to_lut_$abc$22685$li020_li020_input_0_4  (
        .datain(\dffre_ar_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li020_li020_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[0]_output_0_0_to_lut_$abc$22685$li021_li021_input_0_1  (
        .datain(\dffre_ar_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li021_li021_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[0]_output_0_0_to_lut_$abc$22685$li022_li022_input_0_1  (
        .datain(\dffre_ar_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li022_li022_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[0]_output_0_0_to_lut_$abc$22685$li023_li023_input_0_1  (
        .datain(\dffre_ar_dddd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li023_li023_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li205_li205_output_0_0_to_dffre_ar_dddd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li205_li205_output_0_0 ),
        .dataout(\dffre_ar_dddd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[1]_output_0_0_to_lut_$abc$44827$new_new_n1601___input_0_2  (
        .datain(\dffre_ar_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1601___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[1]_output_0_0_to_lut_$abc$22685$li020_li020_input_0_3  (
        .datain(\dffre_ar_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li020_li020_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[1]_output_0_0_to_lut_$abc$22685$li021_li021_input_0_3  (
        .datain(\dffre_ar_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li021_li021_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[1]_output_0_0_to_lut_$abc$22685$li022_li022_input_0_3  (
        .datain(\dffre_ar_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li022_li022_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[1]_output_0_0_to_lut_$abc$22685$li023_li023_input_0_3  (
        .datain(\dffre_ar_dddd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li023_li023_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li206_li206_output_0_0_to_dffre_ar_dddd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li206_li206_output_0_0 ),
        .dataout(\dffre_ar_dddd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[2]_output_0_0_to_lut_$abc$44827$new_new_n1601___input_0_1  (
        .datain(\dffre_ar_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1601___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[2]_output_0_0_to_lut_$abc$22685$li021_li021_input_0_4  (
        .datain(\dffre_ar_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li021_li021_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[2]_output_0_0_to_lut_$abc$22685$li022_li022_input_0_4  (
        .datain(\dffre_ar_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li022_li022_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[2]_output_0_0_to_lut_$abc$22685$li023_li023_input_0_4  (
        .datain(\dffre_ar_dddd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li023_li023_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li207_li207_output_0_0_to_dffre_ar_dddd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li207_li207_output_0_0 ),
        .dataout(\dffre_ar_dddd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[3]_output_0_0_to_lut_$abc$44827$new_new_n1601___input_0_4  (
        .datain(\dffre_ar_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1601___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[3]_output_0_0_to_lut_$abc$22685$li022_li022_input_0_0  (
        .datain(\dffre_ar_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li022_li022_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[3]_output_0_0_to_lut_$abc$22685$li023_li023_input_0_2  (
        .datain(\dffre_ar_dddd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li023_li023_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li208_li208_output_0_0_to_dffre_ar_dddd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li208_li208_output_0_0 ),
        .dataout(\dffre_ar_dddd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[4]_output_0_0_to_lut_$abc$44827$new_new_n1601___input_0_0  (
        .datain(\dffre_ar_dddd[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1601___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[4]_output_0_0_to_lut_$abc$22685$li023_li023_input_0_5  (
        .datain(\dffre_ar_dddd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li023_li023_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li209_li209_output_0_0_to_dffre_ar_dddd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li209_li209_output_0_0 ),
        .dataout(\dffre_ar_dddd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[5]_output_0_0_to_lut_$abc$44827$new_new_n1603___input_0_3  (
        .datain(\dffre_ar_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1603___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[5]_output_0_0_to_lut_$abc$22685$li027_li027_input_0_0  (
        .datain(\dffre_ar_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li027_li027_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[5]_output_0_0_to_lut_$abc$22685$li025_li025_input_0_2  (
        .datain(\dffre_ar_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li025_li025_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[5]_output_0_0_to_lut_$abc$22685$li026_li026_input_0_2  (
        .datain(\dffre_ar_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li026_li026_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[5]_output_0_0_to_lut_$abc$22685$li024_li024_input_0_2  (
        .datain(\dffre_ar_dddd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li024_li024_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li210_li210_output_0_0_to_dffre_ar_dddd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li210_li210_output_0_0 ),
        .dataout(\dffre_ar_dddd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[6]_output_0_0_to_lut_$abc$44827$new_new_n1603___input_0_0  (
        .datain(\dffre_ar_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1603___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[6]_output_0_0_to_lut_$abc$22685$li027_li027_input_0_3  (
        .datain(\dffre_ar_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li027_li027_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[6]_output_0_0_to_lut_$abc$22685$li025_li025_input_0_3  (
        .datain(\dffre_ar_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li025_li025_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[6]_output_0_0_to_lut_$abc$22685$li026_li026_input_0_3  (
        .datain(\dffre_ar_dddd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li026_li026_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li211_li211_output_0_0_to_dffre_ar_dddd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li211_li211_output_0_0 ),
        .dataout(\dffre_ar_dddd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[7]_output_0_0_to_lut_$abc$44827$new_new_n1603___input_0_1  (
        .datain(\dffre_ar_dddd[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1603___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[7]_output_0_0_to_lut_$abc$22685$li027_li027_input_0_4  (
        .datain(\dffre_ar_dddd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li027_li027_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[7]_output_0_0_to_lut_$abc$22685$li026_li026_input_0_4  (
        .datain(\dffre_ar_dddd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li026_li026_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li212_li212_output_0_0_to_dffre_ar_dddd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li212_li212_output_0_0 ),
        .dataout(\dffre_ar_dddd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[8]_output_0_0_to_lut_$abc$44827$new_new_n1603___input_0_2  (
        .datain(\dffre_ar_dddd[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1603___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[8]_output_0_0_to_lut_$abc$22685$li027_li027_input_0_1  (
        .datain(\dffre_ar_dddd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li027_li027_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li213_li213_output_0_0_to_dffre_ar_dddd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li213_li213_output_0_0 ),
        .dataout(\dffre_ar_dddd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[9]_output_0_0_to_lut_$abc$44827$new_new_n1604___input_0_1  (
        .datain(\dffre_ar_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1604___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[9]_output_0_0_to_lut_$abc$22685$li028_li028_input_0_1  (
        .datain(\dffre_ar_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li028_li028_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[9]_output_0_0_to_lut_$abc$22685$li029_li029_input_0_1  (
        .datain(\dffre_ar_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li029_li029_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[9]_output_0_0_to_lut_$abc$22685$li031_li031_input_0_1  (
        .datain(\dffre_ar_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li031_li031_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[9]_output_0_0_to_lut_$abc$22685$li030_li030_input_0_3  (
        .datain(\dffre_ar_dddd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li030_li030_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li214_li214_output_0_0_to_dffre_ar_dddd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li214_li214_output_0_0 ),
        .dataout(\dffre_ar_dddd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[10]_output_0_0_to_lut_$abc$44827$new_new_n1604___input_0_3  (
        .datain(\dffre_ar_dddd[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1604___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[10]_output_0_0_to_lut_$abc$22685$li029_li029_input_0_2  (
        .datain(\dffre_ar_dddd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li029_li029_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[10]_output_0_0_to_lut_$abc$22685$li031_li031_input_0_2  (
        .datain(\dffre_ar_dddd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li031_li031_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[10]_output_0_0_to_lut_$abc$22685$li030_li030_input_0_2  (
        .datain(\dffre_ar_dddd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li030_li030_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li215_li215_output_0_0_to_dffre_ar_dddd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li215_li215_output_0_0 ),
        .dataout(\dffre_ar_dddd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[11]_output_0_0_to_lut_$abc$44827$new_new_n1604___input_0_2  (
        .datain(\dffre_ar_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1604___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[11]_output_0_0_to_lut_$abc$22685$li031_li031_input_0_0  (
        .datain(\dffre_ar_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li031_li031_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[11]_output_0_0_to_lut_$abc$22685$li030_li030_input_0_4  (
        .datain(\dffre_ar_dddd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li030_li030_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li216_li216_output_0_0_to_dffre_ar_dddd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li216_li216_output_0_0 ),
        .dataout(\dffre_ar_dddd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[12]_output_0_0_to_lut_$abc$44827$new_new_n1604___input_0_0  (
        .datain(\dffre_ar_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1604___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[12]_output_0_0_to_lut_$abc$22685$li031_li031_input_0_3  (
        .datain(\dffre_ar_dddd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li031_li031_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li217_li217_output_0_0_to_dffre_ar_dddd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li217_li217_output_0_0 ),
        .dataout(\dffre_ar_dddd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[13]_output_0_0_to_lut_$abc$44827$new_new_n1704___input_0_2  (
        .datain(\dffre_ar_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1704___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[13]_output_0_0_to_lut_$abc$22685$li032_li032_input_0_2  (
        .datain(\dffre_ar_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li032_li032_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[13]_output_0_0_to_lut_$abc$22685$li034_li034_input_0_4  (
        .datain(\dffre_ar_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li034_li034_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[13]_output_0_0_to_lut_$abc$22685$li033_li033_input_0_4  (
        .datain(\dffre_ar_dddd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li033_li033_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li218_li218_output_0_0_to_dffre_ar_dddd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li218_li218_output_0_0 ),
        .dataout(\dffre_ar_dddd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[14]_output_0_0_to_lut_$abc$44827$new_new_n1704___input_0_3  (
        .datain(\dffre_ar_dddd[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1704___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[14]_output_0_0_to_lut_$abc$22685$li034_li034_input_0_3  (
        .datain(\dffre_ar_dddd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li034_li034_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[14]_output_0_0_to_lut_$abc$22685$li033_li033_input_0_3  (
        .datain(\dffre_ar_dddd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li033_li033_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li219_li219_output_0_0_to_dffre_ar_dddd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li219_li219_output_0_0 ),
        .dataout(\dffre_ar_dddd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[15]_output_0_0_to_lut_$abc$44827$new_new_n1704___input_0_1  (
        .datain(\dffre_ar_dddd[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1704___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[15]_output_0_0_to_lut_$abc$22685$li034_li034_input_0_1  (
        .datain(\dffre_ar_dddd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li034_li034_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li220_li220_output_0_0_to_dffre_ar_dddd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li220_li220_output_0_0 ),
        .dataout(\dffre_ar_dddd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[16]_output_0_0_to_lut_$abc$22685$li038_li038_input_0_0  (
        .datain(\dffre_ar_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li038_li038_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[16]_output_0_0_to_lut_$abc$22685$li035_li035_input_0_4  (
        .datain(\dffre_ar_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li035_li035_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[16]_output_0_0_to_lut_$abc$22685$li036_li036_input_0_4  (
        .datain(\dffre_ar_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li036_li036_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[16]_output_0_0_to_lut_$abc$22685$li037_li037_input_0_3  (
        .datain(\dffre_ar_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li037_li037_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[16]_output_0_0_to_lut_$abc$22685$li039_li039_input_0_4  (
        .datain(\dffre_ar_dddd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li039_li039_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li221_li221_output_0_0_to_dffre_ar_dddd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li221_li221_output_0_0 ),
        .dataout(\dffre_ar_dddd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[17]_output_0_0_to_lut_$abc$22685$li038_li038_input_0_5  (
        .datain(\dffre_ar_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li038_li038_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[17]_output_0_0_to_lut_$abc$22685$li036_li036_input_0_2  (
        .datain(\dffre_ar_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li036_li036_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[17]_output_0_0_to_lut_$abc$22685$li037_li037_input_0_2  (
        .datain(\dffre_ar_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li037_li037_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[17]_output_0_0_to_lut_$abc$22685$li039_li039_input_0_2  (
        .datain(\dffre_ar_dddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li039_li039_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li222_li222_output_0_0_to_dffre_ar_dddd[18]_input_0_0  (
        .datain(\lut_$abc$22685$li222_li222_output_0_0 ),
        .dataout(\dffre_ar_dddd[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[18]_output_0_0_to_lut_$abc$22685$li038_li038_input_0_1  (
        .datain(\dffre_ar_dddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li038_li038_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[18]_output_0_0_to_lut_$abc$22685$li037_li037_input_0_1  (
        .datain(\dffre_ar_dddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li037_li037_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[18]_output_0_0_to_lut_$abc$22685$li039_li039_input_0_3  (
        .datain(\dffre_ar_dddd[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li039_li039_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li223_li223_output_0_0_to_dffre_ar_dddd[19]_input_0_0  (
        .datain(\lut_$abc$22685$li223_li223_output_0_0 ),
        .dataout(\dffre_ar_dddd[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[19]_output_0_0_to_lut_$abc$22685$li038_li038_input_0_2  (
        .datain(\dffre_ar_dddd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li038_li038_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ar_dddd[19]_output_0_0_to_lut_$abc$22685$li039_li039_input_0_5  (
        .datain(\dffre_ar_dddd[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li039_li039_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li224_li224_output_0_0_to_dffre_bi_d[0]_input_0_0  (
        .datain(\lut_$abc$22685$li224_li224_output_0_0 ),
        .dataout(\dffre_bi_d[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[0]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_0  (
        .datain(\dffre_bi_d[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[0]_output_0_0_to_lut_$abc$22685$li242_li242_input_0_1  (
        .datain(\dffre_bi_d[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li242_li242_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li225_li225_output_0_0_to_dffre_bi_d[1]_input_0_0  (
        .datain(\lut_$abc$22685$li225_li225_output_0_0 ),
        .dataout(\dffre_bi_d[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[1]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_1  (
        .datain(\dffre_bi_d[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[1]_output_0_0_to_lut_$abc$22685$li243_li243_input_0_0  (
        .datain(\dffre_bi_d[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li243_li243_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li226_li226_output_0_0_to_dffre_bi_d[2]_input_0_0  (
        .datain(\lut_$abc$22685$li226_li226_output_0_0 ),
        .dataout(\dffre_bi_d[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[2]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_2  (
        .datain(\dffre_bi_d[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[2]_output_0_0_to_lut_$abc$22685$li244_li244_input_0_1  (
        .datain(\dffre_bi_d[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li244_li244_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li227_li227_output_0_0_to_dffre_bi_d[3]_input_0_0  (
        .datain(\lut_$abc$22685$li227_li227_output_0_0 ),
        .dataout(\dffre_bi_d[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[3]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_3  (
        .datain(\dffre_bi_d[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[3]_output_0_0_to_lut_$abc$22685$li245_li245_input_0_3  (
        .datain(\dffre_bi_d[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li245_li245_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li228_li228_output_0_0_to_dffre_bi_d[4]_input_0_0  (
        .datain(\lut_$abc$22685$li228_li228_output_0_0 ),
        .dataout(\dffre_bi_d[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[4]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_4  (
        .datain(\dffre_bi_d[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[4]_output_0_0_to_lut_$abc$22685$li246_li246_input_0_3  (
        .datain(\dffre_bi_d[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li246_li246_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li229_li229_output_0_0_to_dffre_bi_d[5]_input_0_0  (
        .datain(\lut_$abc$22685$li229_li229_output_0_0 ),
        .dataout(\dffre_bi_d[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[5]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_5  (
        .datain(\dffre_bi_d[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[5]_output_0_0_to_lut_$abc$22685$li247_li247_input_0_1  (
        .datain(\dffre_bi_d[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li247_li247_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li230_li230_output_0_0_to_dffre_bi_d[6]_input_0_0  (
        .datain(\lut_$abc$22685$li230_li230_output_0_0 ),
        .dataout(\dffre_bi_d[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[6]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_6  (
        .datain(\dffre_bi_d[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[6]_output_0_0_to_lut_$abc$22685$li248_li248_input_0_4  (
        .datain(\dffre_bi_d[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li248_li248_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li231_li231_output_0_0_to_dffre_bi_d[7]_input_0_0  (
        .datain(\lut_$abc$22685$li231_li231_output_0_0 ),
        .dataout(\dffre_bi_d[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[7]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_7  (
        .datain(\dffre_bi_d[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[7]_output_0_0_to_lut_$abc$22685$li249_li249_input_0_3  (
        .datain(\dffre_bi_d[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li249_li249_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li232_li232_output_0_0_to_dffre_bi_d[8]_input_0_0  (
        .datain(\lut_$abc$22685$li232_li232_output_0_0 ),
        .dataout(\dffre_bi_d[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[8]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_8  (
        .datain(\dffre_bi_d[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[8]_output_0_0_to_lut_$abc$22685$li250_li250_input_0_4  (
        .datain(\dffre_bi_d[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li250_li250_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li233_li233_output_0_0_to_dffre_bi_d[9]_input_0_0  (
        .datain(\lut_$abc$22685$li233_li233_output_0_0 ),
        .dataout(\dffre_bi_d[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[9]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_9  (
        .datain(\dffre_bi_d[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[9]_output_0_0_to_lut_$abc$22685$li251_li251_input_0_2  (
        .datain(\dffre_bi_d[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li251_li251_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li234_li234_output_0_0_to_dffre_bi_d[10]_input_0_0  (
        .datain(\lut_$abc$22685$li234_li234_output_0_0 ),
        .dataout(\dffre_bi_d[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[10]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_10  (
        .datain(\dffre_bi_d[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[10]_output_0_0_to_lut_$abc$22685$li252_li252_input_0_4  (
        .datain(\dffre_bi_d[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li252_li252_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li235_li235_output_0_0_to_dffre_bi_d[11]_input_0_0  (
        .datain(\lut_$abc$22685$li235_li235_output_0_0 ),
        .dataout(\dffre_bi_d[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[11]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_11  (
        .datain(\dffre_bi_d[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[11]_output_0_0_to_lut_$abc$22685$li253_li253_input_0_2  (
        .datain(\dffre_bi_d[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li253_li253_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li236_li236_output_0_0_to_dffre_bi_d[12]_input_0_0  (
        .datain(\lut_$abc$22685$li236_li236_output_0_0 ),
        .dataout(\dffre_bi_d[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[12]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_12  (
        .datain(\dffre_bi_d[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[12]_output_0_0_to_lut_$abc$22685$li254_li254_input_0_3  (
        .datain(\dffre_bi_d[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li254_li254_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li237_li237_output_0_0_to_dffre_bi_d[13]_input_0_0  (
        .datain(\lut_$abc$22685$li237_li237_output_0_0 ),
        .dataout(\dffre_bi_d[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[13]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_13  (
        .datain(\dffre_bi_d[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[13]_output_0_0_to_lut_$abc$22685$li255_li255_input_0_1  (
        .datain(\dffre_bi_d[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li255_li255_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li238_li238_output_0_0_to_dffre_bi_d[14]_input_0_0  (
        .datain(\lut_$abc$22685$li238_li238_output_0_0 ),
        .dataout(\dffre_bi_d[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[14]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_14  (
        .datain(\dffre_bi_d[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[14]_output_0_0_to_lut_$abc$22685$li256_li256_input_0_2  (
        .datain(\dffre_bi_d[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li256_li256_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li239_li239_output_0_0_to_dffre_bi_d[15]_input_0_0  (
        .datain(\lut_$abc$22685$li239_li239_output_0_0 ),
        .dataout(\dffre_bi_d[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[15]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_15  (
        .datain(\dffre_bi_d[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[15]_output_0_0_to_lut_$abc$22685$li257_li257_input_0_4  (
        .datain(\dffre_bi_d[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li257_li257_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li240_li240_output_0_0_to_dffre_bi_d[16]_input_0_0  (
        .datain(\lut_$abc$22685$li240_li240_output_0_0 ),
        .dataout(\dffre_bi_d[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[16]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_16  (
        .datain(\dffre_bi_d[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[16]_output_0_0_to_lut_$abc$22685$li258_li258_input_0_4  (
        .datain(\dffre_bi_d[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li258_li258_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li241_li241_output_0_0_to_dffre_bi_d[17]_input_0_0  (
        .datain(\lut_$abc$22685$li241_li241_output_0_0 ),
        .dataout(\dffre_bi_d[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_17  (
        .datain(\dffre_bi_d[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_dffre_bi_d[17]_output_0_0_to_lut_$abc$22685$li259_li259_input_0_2  (
        .datain(\dffre_bi_d[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li259_li259_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li242_li242_output_0_0_to_dffre_bi_dd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li242_li242_output_0_0 ),
        .dataout(\dffre_bi_dd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$44827$new_new_n1660___input_0_2  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1660___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$22685$li000_li000_input_0_3  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li000_li000_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$22685$li002_li002_input_0_3  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li002_li002_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$22685$li001_li001_input_0_3  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li001_li001_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$22685$li004_li004_input_0_5  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li004_li004_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$22685$li003_li003_input_0_1  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li003_li003_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[0]_output_0_0_to_lut_$abc$22685$li260_li260_input_0_2  (
        .datain(\dffre_bi_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li260_li260_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li243_li243_output_0_0_to_dffre_bi_dd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li243_li243_output_0_0 ),
        .dataout(\dffre_bi_dd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[1]_output_0_0_to_lut_$abc$44827$new_new_n1660___input_0_3  (
        .datain(\dffre_bi_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1660___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[1]_output_0_0_to_lut_$abc$22685$li002_li002_input_0_1  (
        .datain(\dffre_bi_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li002_li002_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[1]_output_0_0_to_lut_$abc$22685$li001_li001_input_0_1  (
        .datain(\dffre_bi_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li001_li001_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[1]_output_0_0_to_lut_$abc$22685$li004_li004_input_0_4  (
        .datain(\dffre_bi_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li004_li004_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[1]_output_0_0_to_lut_$abc$22685$li003_li003_input_0_2  (
        .datain(\dffre_bi_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li003_li003_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[1]_output_0_0_to_lut_$abc$22685$li261_li261_input_0_4  (
        .datain(\dffre_bi_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li261_li261_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li244_li244_output_0_0_to_dffre_bi_dd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li244_li244_output_0_0 ),
        .dataout(\dffre_bi_dd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[2]_output_0_0_to_lut_$abc$44827$new_new_n1660___input_0_0  (
        .datain(\dffre_bi_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1660___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[2]_output_0_0_to_lut_$abc$22685$li002_li002_input_0_0  (
        .datain(\dffre_bi_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li002_li002_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[2]_output_0_0_to_lut_$abc$22685$li004_li004_input_0_0  (
        .datain(\dffre_bi_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li004_li004_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[2]_output_0_0_to_lut_$abc$22685$li003_li003_input_0_0  (
        .datain(\dffre_bi_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li003_li003_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[2]_output_0_0_to_lut_$abc$22685$li262_li262_input_0_4  (
        .datain(\dffre_bi_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li262_li262_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li245_li245_output_0_0_to_dffre_bi_dd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li245_li245_output_0_0 ),
        .dataout(\dffre_bi_dd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[3]_output_0_0_to_lut_$abc$44827$new_new_n1660___input_0_1  (
        .datain(\dffre_bi_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1660___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[3]_output_0_0_to_lut_$abc$22685$li004_li004_input_0_3  (
        .datain(\dffre_bi_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li004_li004_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[3]_output_0_0_to_lut_$abc$22685$li003_li003_input_0_3  (
        .datain(\dffre_bi_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li003_li003_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[3]_output_0_0_to_lut_$abc$22685$li263_li263_input_0_3  (
        .datain(\dffre_bi_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li263_li263_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li246_li246_output_0_0_to_dffre_bi_dd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li246_li246_output_0_0 ),
        .dataout(\dffre_bi_dd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[4]_output_0_0_to_lut_$abc$44827$new_new_n1660___input_0_4  (
        .datain(\dffre_bi_dd[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1660___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[4]_output_0_0_to_lut_$abc$22685$li004_li004_input_0_2  (
        .datain(\dffre_bi_dd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li004_li004_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[4]_output_0_0_to_lut_$abc$22685$li264_li264_input_0_2  (
        .datain(\dffre_bi_dd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li264_li264_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li247_li247_output_0_0_to_dffre_bi_dd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li247_li247_output_0_0 ),
        .dataout(\dffre_bi_dd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[5]_output_0_0_to_lut_$abc$44827$new_new_n1674___input_0_1  (
        .datain(\dffre_bi_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1674___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[5]_output_0_0_to_lut_$abc$22685$li006_li006_input_0_2  (
        .datain(\dffre_bi_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li006_li006_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[5]_output_0_0_to_lut_$abc$22685$li005_li005_input_0_2  (
        .datain(\dffre_bi_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li005_li005_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[5]_output_0_0_to_lut_$abc$22685$li265_li265_input_0_4  (
        .datain(\dffre_bi_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li265_li265_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li248_li248_output_0_0_to_dffre_bi_dd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li248_li248_output_0_0 ),
        .dataout(\dffre_bi_dd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[6]_output_0_0_to_lut_$abc$44827$new_new_n1674___input_0_0  (
        .datain(\dffre_bi_dd[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1674___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[6]_output_0_0_to_lut_$abc$22685$li006_li006_input_0_4  (
        .datain(\dffre_bi_dd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li006_li006_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[6]_output_0_0_to_lut_$abc$22685$li266_li266_input_0_1  (
        .datain(\dffre_bi_dd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li266_li266_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li249_li249_output_0_0_to_dffre_bi_dd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li249_li249_output_0_0 ),
        .dataout(\dffre_bi_dd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[7]_output_0_0_to_lut_$abc$44827$new_new_n1690___input_0_2  (
        .datain(\dffre_bi_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1690___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[7]_output_0_0_to_lut_$abc$22685$li009_li009_input_0_1  (
        .datain(\dffre_bi_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li009_li009_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[7]_output_0_0_to_lut_$abc$22685$li008_li008_input_0_1  (
        .datain(\dffre_bi_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li008_li008_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[7]_output_0_0_to_lut_$abc$22685$li007_li007_input_0_1  (
        .datain(\dffre_bi_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li007_li007_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[7]_output_0_0_to_lut_$abc$22685$li010_li010_input_0_4  (
        .datain(\dffre_bi_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li010_li010_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[7]_output_0_0_to_lut_$abc$22685$li267_li267_input_0_0  (
        .datain(\dffre_bi_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li267_li267_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li250_li250_output_0_0_to_dffre_bi_dd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li250_li250_output_0_0 ),
        .dataout(\dffre_bi_dd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[8]_output_0_0_to_lut_$abc$44827$new_new_n1690___input_0_5  (
        .datain(\dffre_bi_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1690___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[8]_output_0_0_to_lut_$abc$22685$li009_li009_input_0_4  (
        .datain(\dffre_bi_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li009_li009_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[8]_output_0_0_to_lut_$abc$22685$li008_li008_input_0_4  (
        .datain(\dffre_bi_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li008_li008_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[8]_output_0_0_to_lut_$abc$22685$li010_li010_input_0_5  (
        .datain(\dffre_bi_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li010_li010_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[8]_output_0_0_to_lut_$abc$22685$li268_li268_input_0_3  (
        .datain(\dffre_bi_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li268_li268_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li251_li251_output_0_0_to_dffre_bi_dd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li251_li251_output_0_0 ),
        .dataout(\dffre_bi_dd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[9]_output_0_0_to_lut_$abc$44827$new_new_n1690___input_0_3  (
        .datain(\dffre_bi_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1690___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[9]_output_0_0_to_lut_$abc$22685$li009_li009_input_0_2  (
        .datain(\dffre_bi_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li009_li009_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[9]_output_0_0_to_lut_$abc$22685$li010_li010_input_0_2  (
        .datain(\dffre_bi_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li010_li010_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[9]_output_0_0_to_lut_$abc$22685$li269_li269_input_0_1  (
        .datain(\dffre_bi_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li269_li269_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li252_li252_output_0_0_to_dffre_bi_dd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li252_li252_output_0_0 ),
        .dataout(\dffre_bi_dd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[10]_output_0_0_to_lut_$abc$44827$new_new_n1690___input_0_1  (
        .datain(\dffre_bi_dd[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1690___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[10]_output_0_0_to_lut_$abc$22685$li010_li010_input_0_1  (
        .datain(\dffre_bi_dd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li010_li010_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[10]_output_0_0_to_lut_$abc$22685$li270_li270_input_0_3  (
        .datain(\dffre_bi_dd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li270_li270_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li253_li253_output_0_0_to_dffre_bi_dd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li253_li253_output_0_0 ),
        .dataout(\dffre_bi_dd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[11]_output_0_0_to_lut_$abc$44827$new_new_n1691___input_0_0  (
        .datain(\dffre_bi_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1691___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[11]_output_0_0_to_lut_$abc$22685$li014_li014_input_0_3  (
        .datain(\dffre_bi_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li014_li014_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[11]_output_0_0_to_lut_$abc$22685$li012_li012_input_0_1  (
        .datain(\dffre_bi_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li012_li012_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[11]_output_0_0_to_lut_$abc$22685$li011_li011_input_0_1  (
        .datain(\dffre_bi_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li011_li011_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[11]_output_0_0_to_lut_$abc$22685$li013_li013_input_0_2  (
        .datain(\dffre_bi_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li013_li013_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[11]_output_0_0_to_lut_$abc$22685$li271_li271_input_0_1  (
        .datain(\dffre_bi_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li271_li271_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li254_li254_output_0_0_to_dffre_bi_dd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li254_li254_output_0_0 ),
        .dataout(\dffre_bi_dd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[12]_output_0_0_to_lut_$abc$44827$new_new_n1691___input_0_2  (
        .datain(\dffre_bi_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1691___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[12]_output_0_0_to_lut_$abc$22685$li014_li014_input_0_4  (
        .datain(\dffre_bi_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li014_li014_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[12]_output_0_0_to_lut_$abc$22685$li012_li012_input_0_0  (
        .datain(\dffre_bi_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li012_li012_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[12]_output_0_0_to_lut_$abc$22685$li013_li013_input_0_5  (
        .datain(\dffre_bi_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li013_li013_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[12]_output_0_0_to_lut_$abc$22685$li272_li272_input_0_2  (
        .datain(\dffre_bi_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li272_li272_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li255_li255_output_0_0_to_dffre_bi_dd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li255_li255_output_0_0 ),
        .dataout(\dffre_bi_dd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[13]_output_0_0_to_lut_$abc$44827$new_new_n1691___input_0_4  (
        .datain(\dffre_bi_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1691___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[13]_output_0_0_to_lut_$abc$22685$li014_li014_input_0_1  (
        .datain(\dffre_bi_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li014_li014_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[13]_output_0_0_to_lut_$abc$22685$li013_li013_input_0_1  (
        .datain(\dffre_bi_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li013_li013_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[13]_output_0_0_to_lut_$abc$22685$li273_li273_input_0_1  (
        .datain(\dffre_bi_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li273_li273_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li256_li256_output_0_0_to_dffre_bi_dd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li256_li256_output_0_0 ),
        .dataout(\dffre_bi_dd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[14]_output_0_0_to_lut_$abc$44827$new_new_n1691___input_0_1  (
        .datain(\dffre_bi_dd[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1691___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[14]_output_0_0_to_lut_$abc$22685$li014_li014_input_0_0  (
        .datain(\dffre_bi_dd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li014_li014_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[14]_output_0_0_to_lut_$abc$22685$li274_li274_input_0_1  (
        .datain(\dffre_bi_dd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li274_li274_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li257_li257_output_0_0_to_dffre_bi_dd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li257_li257_output_0_0 ),
        .dataout(\dffre_bi_dd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[15]_output_0_0_to_lut_$abc$22685$li275_li275_input_0_0  (
        .datain(\dffre_bi_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li275_li275_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[15]_output_0_0_to_lut_$abc$22685$li017_li017_input_0_2  (
        .datain(\dffre_bi_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li017_li017_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[15]_output_0_0_to_lut_$abc$22685$li016_li016_input_0_4  (
        .datain(\dffre_bi_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li016_li016_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[15]_output_0_0_to_lut_$abc$22685$li015_li015_input_0_4  (
        .datain(\dffre_bi_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li015_li015_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[15]_output_0_0_to_lut_$abc$22685$li018_li018_input_0_4  (
        .datain(\dffre_bi_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li018_li018_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li258_li258_output_0_0_to_dffre_bi_dd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li258_li258_output_0_0 ),
        .dataout(\dffre_bi_dd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[16]_output_0_0_to_lut_$abc$22685$li276_li276_input_0_3  (
        .datain(\dffre_bi_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li276_li276_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[16]_output_0_0_to_lut_$abc$22685$li017_li017_input_0_3  (
        .datain(\dffre_bi_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li017_li017_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[16]_output_0_0_to_lut_$abc$22685$li016_li016_input_0_1  (
        .datain(\dffre_bi_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li016_li016_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[16]_output_0_0_to_lut_$abc$22685$li018_li018_input_0_5  (
        .datain(\dffre_bi_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li018_li018_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li259_li259_output_0_0_to_dffre_bi_dd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li259_li259_output_0_0 ),
        .dataout(\dffre_bi_dd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[17]_output_0_0_to_lut_$abc$22685$li017_li017_input_0_1  (
        .datain(\dffre_bi_dd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li017_li017_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[17]_output_0_0_to_lut_$abc$22685$li018_li018_input_0_3  (
        .datain(\dffre_bi_dd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li018_li018_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_dd[17]_output_0_0_to_lut_$abc$22685$li277_li277_input_0_4  (
        .datain(\dffre_bi_dd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li277_li277_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li260_li260_output_0_0_to_dffre_bi_ddd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li260_li260_output_0_0 ),
        .dataout(\dffre_bi_ddd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_1_0  (
        .datain(\dffre_bi_ddd[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_0  (
        .datain(\dffre_bi_ddd[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li261_li261_output_0_0_to_dffre_bi_ddd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li261_li261_output_0_0 ),
        .dataout(\dffre_bi_ddd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_1_0  (
        .datain(\dffre_bi_ddd[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_2  (
        .datain(\dffre_bi_ddd[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li262_li262_output_0_0_to_dffre_bi_ddd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li262_li262_output_0_0 ),
        .dataout(\dffre_bi_ddd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_1_0  (
        .datain(\dffre_bi_ddd[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_1  (
        .datain(\dffre_bi_ddd[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li263_li263_output_0_0_to_dffre_bi_ddd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li263_li263_output_0_0 ),
        .dataout(\dffre_bi_ddd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_1_0  (
        .datain(\dffre_bi_ddd[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_4  (
        .datain(\dffre_bi_ddd[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li264_li264_output_0_0_to_dffre_bi_ddd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li264_li264_output_0_0 ),
        .dataout(\dffre_bi_ddd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_1_0  (
        .datain(\dffre_bi_ddd[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_1  (
        .datain(\dffre_bi_ddd[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li265_li265_output_0_0_to_dffre_bi_ddd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li265_li265_output_0_0 ),
        .dataout(\dffre_bi_ddd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_1_0  (
        .datain(\dffre_bi_ddd[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_2  (
        .datain(\dffre_bi_ddd[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li266_li266_output_0_0_to_dffre_bi_ddd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li266_li266_output_0_0 ),
        .dataout(\dffre_bi_ddd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_1_0  (
        .datain(\dffre_bi_ddd[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_4  (
        .datain(\dffre_bi_ddd[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li267_li267_output_0_0_to_dffre_bi_ddd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li267_li267_output_0_0 ),
        .dataout(\dffre_bi_ddd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_1_0  (
        .datain(\dffre_bi_ddd[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_1  (
        .datain(\dffre_bi_ddd[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li268_li268_output_0_0_to_dffre_bi_ddd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li268_li268_output_0_0 ),
        .dataout(\dffre_bi_ddd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_1_0  (
        .datain(\dffre_bi_ddd[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_4  (
        .datain(\dffre_bi_ddd[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li269_li269_output_0_0_to_dffre_bi_ddd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li269_li269_output_0_0 ),
        .dataout(\dffre_bi_ddd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_1_0  (
        .datain(\dffre_bi_ddd[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_0  (
        .datain(\dffre_bi_ddd[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li270_li270_output_0_0_to_dffre_bi_ddd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li270_li270_output_0_0 ),
        .dataout(\dffre_bi_ddd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_1_0  (
        .datain(\dffre_bi_ddd[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_4  (
        .datain(\dffre_bi_ddd[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li271_li271_output_0_0_to_dffre_bi_ddd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li271_li271_output_0_0 ),
        .dataout(\dffre_bi_ddd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_1_0  (
        .datain(\dffre_bi_ddd[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_2  (
        .datain(\dffre_bi_ddd[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li272_li272_output_0_0_to_dffre_bi_ddd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li272_li272_output_0_0 ),
        .dataout(\dffre_bi_ddd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_1_0  (
        .datain(\dffre_bi_ddd[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_1  (
        .datain(\dffre_bi_ddd[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li273_li273_output_0_0_to_dffre_bi_ddd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li273_li273_output_0_0 ),
        .dataout(\dffre_bi_ddd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_1_0  (
        .datain(\dffre_bi_ddd[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_2  (
        .datain(\dffre_bi_ddd[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li274_li274_output_0_0_to_dffre_bi_ddd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li274_li274_output_0_0 ),
        .dataout(\dffre_bi_ddd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_1_0  (
        .datain(\dffre_bi_ddd[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_2  (
        .datain(\dffre_bi_ddd[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li275_li275_output_0_0_to_dffre_bi_ddd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li275_li275_output_0_0 ),
        .dataout(\dffre_bi_ddd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_4  (
        .datain(\dffre_bi_ddd[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_1_0  (
        .datain(\dffre_bi_ddd[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li276_li276_output_0_0_to_dffre_bi_ddd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li276_li276_output_0_0 ),
        .dataout(\dffre_bi_ddd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_3  (
        .datain(\dffre_bi_ddd[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_1_0  (
        .datain(\dffre_bi_ddd[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li277_li277_output_0_0_to_dffre_bi_ddd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li277_li277_output_0_0 ),
        .dataout(\dffre_bi_ddd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_0  (
        .datain(\dffre_bi_ddd[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[17]_output_0_0_to_lut_$abc$22685$li063_li063_input_0_0  (
        .datain(\dffre_bi_ddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li063_li063_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_4  (
        .datain(\dffre_bi_ddd[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_bi_ddd[17]_output_0_0_to_lut_$abc$22685$li062_li062_input_0_4  (
        .datain(\dffre_bi_ddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li062_li062_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li278_li278_output_0_0_to_dffre_br_d[0]_input_0_0  (
        .datain(\lut_$abc$22685$li278_li278_output_0_0 ),
        .dataout(\dffre_br_d[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[0]_output_0_0_to_lut_$abc$22685$li296_li296_input_0_1  (
        .datain(\dffre_br_d[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li296_li296_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li279_li279_output_0_0_to_dffre_br_d[1]_input_0_0  (
        .datain(\lut_$abc$22685$li279_li279_output_0_0 ),
        .dataout(\dffre_br_d[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[1]_output_0_0_to_lut_$abc$22685$li297_li297_input_0_3  (
        .datain(\dffre_br_d[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li297_li297_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li280_li280_output_0_0_to_dffre_br_d[2]_input_0_0  (
        .datain(\lut_$abc$22685$li280_li280_output_0_0 ),
        .dataout(\dffre_br_d[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[2]_output_0_0_to_lut_$abc$22685$li298_li298_input_0_3  (
        .datain(\dffre_br_d[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li298_li298_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li281_li281_output_0_0_to_dffre_br_d[3]_input_0_0  (
        .datain(\lut_$abc$22685$li281_li281_output_0_0 ),
        .dataout(\dffre_br_d[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[3]_output_0_0_to_lut_$abc$22685$li299_li299_input_0_4  (
        .datain(\dffre_br_d[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li299_li299_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li282_li282_output_0_0_to_dffre_br_d[4]_input_0_0  (
        .datain(\lut_$abc$22685$li282_li282_output_0_0 ),
        .dataout(\dffre_br_d[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[4]_output_0_0_to_lut_$abc$22685$li300_li300_input_0_1  (
        .datain(\dffre_br_d[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li300_li300_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li283_li283_output_0_0_to_dffre_br_d[5]_input_0_0  (
        .datain(\lut_$abc$22685$li283_li283_output_0_0 ),
        .dataout(\dffre_br_d[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[5]_output_0_0_to_lut_$abc$22685$li301_li301_input_0_4  (
        .datain(\dffre_br_d[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li301_li301_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li284_li284_output_0_0_to_dffre_br_d[6]_input_0_0  (
        .datain(\lut_$abc$22685$li284_li284_output_0_0 ),
        .dataout(\dffre_br_d[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[6]_output_0_0_to_lut_$abc$22685$li302_li302_input_0_1  (
        .datain(\dffre_br_d[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li302_li302_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li285_li285_output_0_0_to_dffre_br_d[7]_input_0_0  (
        .datain(\lut_$abc$22685$li285_li285_output_0_0 ),
        .dataout(\dffre_br_d[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[7]_output_0_0_to_lut_$abc$22685$li303_li303_input_0_3  (
        .datain(\dffre_br_d[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li303_li303_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li286_li286_output_0_0_to_dffre_br_d[8]_input_0_0  (
        .datain(\lut_$abc$22685$li286_li286_output_0_0 ),
        .dataout(\dffre_br_d[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[8]_output_0_0_to_lut_$abc$22685$li304_li304_input_0_1  (
        .datain(\dffre_br_d[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li304_li304_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li287_li287_output_0_0_to_dffre_br_d[9]_input_0_0  (
        .datain(\lut_$abc$22685$li287_li287_output_0_0 ),
        .dataout(\dffre_br_d[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[9]_output_0_0_to_lut_$abc$22685$li305_li305_input_0_2  (
        .datain(\dffre_br_d[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li305_li305_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li288_li288_output_0_0_to_dffre_br_d[10]_input_0_0  (
        .datain(\lut_$abc$22685$li288_li288_output_0_0 ),
        .dataout(\dffre_br_d[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[10]_output_0_0_to_lut_$abc$22685$li306_li306_input_0_3  (
        .datain(\dffre_br_d[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li306_li306_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li289_li289_output_0_0_to_dffre_br_d[11]_input_0_0  (
        .datain(\lut_$abc$22685$li289_li289_output_0_0 ),
        .dataout(\dffre_br_d[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[11]_output_0_0_to_lut_$abc$22685$li307_li307_input_0_3  (
        .datain(\dffre_br_d[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li307_li307_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li290_li290_output_0_0_to_dffre_br_d[12]_input_0_0  (
        .datain(\lut_$abc$22685$li290_li290_output_0_0 ),
        .dataout(\dffre_br_d[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[12]_output_0_0_to_lut_$abc$22685$li308_li308_input_0_3  (
        .datain(\dffre_br_d[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li308_li308_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li291_li291_output_0_0_to_dffre_br_d[13]_input_0_0  (
        .datain(\lut_$abc$22685$li291_li291_output_0_0 ),
        .dataout(\dffre_br_d[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[13]_output_0_0_to_lut_$abc$22685$li309_li309_input_0_2  (
        .datain(\dffre_br_d[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li309_li309_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li292_li292_output_0_0_to_dffre_br_d[14]_input_0_0  (
        .datain(\lut_$abc$22685$li292_li292_output_0_0 ),
        .dataout(\dffre_br_d[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[14]_output_0_0_to_lut_$abc$22685$li310_li310_input_0_3  (
        .datain(\dffre_br_d[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li310_li310_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li293_li293_output_0_0_to_dffre_br_d[15]_input_0_0  (
        .datain(\lut_$abc$22685$li293_li293_output_0_0 ),
        .dataout(\dffre_br_d[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[15]_output_0_0_to_lut_$abc$22685$li311_li311_input_0_0  (
        .datain(\dffre_br_d[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li311_li311_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li294_li294_output_0_0_to_dffre_br_d[16]_input_0_0  (
        .datain(\lut_$abc$22685$li294_li294_output_0_0 ),
        .dataout(\dffre_br_d[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[16]_output_0_0_to_lut_$abc$22685$li312_li312_input_0_3  (
        .datain(\dffre_br_d[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li312_li312_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li295_li295_output_0_0_to_dffre_br_d[17]_input_0_0  (
        .datain(\lut_$abc$22685$li295_li295_output_0_0 ),
        .dataout(\dffre_br_d[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_d[17]_output_0_0_to_lut_$abc$22685$li313_li313_input_0_2  (
        .datain(\dffre_br_d[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li313_li313_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li296_li296_output_0_0_to_dffre_br_dd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li296_li296_output_0_0 ),
        .dataout(\dffre_br_dd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[0]_output_0_0_to_lut_$abc$22685$li314_li314_input_0_1  (
        .datain(\dffre_br_dd[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li314_li314_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li297_li297_output_0_0_to_dffre_br_dd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li297_li297_output_0_0 ),
        .dataout(\dffre_br_dd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[1]_output_0_0_to_lut_$abc$22685$li315_li315_input_0_3  (
        .datain(\dffre_br_dd[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li315_li315_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li298_li298_output_0_0_to_dffre_br_dd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li298_li298_output_0_0 ),
        .dataout(\dffre_br_dd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[2]_output_0_0_to_lut_$abc$22685$li316_li316_input_0_4  (
        .datain(\dffre_br_dd[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li316_li316_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li299_li299_output_0_0_to_dffre_br_dd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li299_li299_output_0_0 ),
        .dataout(\dffre_br_dd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[3]_output_0_0_to_lut_$abc$22685$li317_li317_input_0_0  (
        .datain(\dffre_br_dd[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li317_li317_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li300_li300_output_0_0_to_dffre_br_dd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li300_li300_output_0_0 ),
        .dataout(\dffre_br_dd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[4]_output_0_0_to_lut_$abc$22685$li318_li318_input_0_1  (
        .datain(\dffre_br_dd[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li318_li318_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li301_li301_output_0_0_to_dffre_br_dd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li301_li301_output_0_0 ),
        .dataout(\dffre_br_dd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[5]_output_0_0_to_lut_$abc$22685$li319_li319_input_0_3  (
        .datain(\dffre_br_dd[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li319_li319_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li302_li302_output_0_0_to_dffre_br_dd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li302_li302_output_0_0 ),
        .dataout(\dffre_br_dd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[6]_output_0_0_to_lut_$abc$22685$li320_li320_input_0_2  (
        .datain(\dffre_br_dd[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li320_li320_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li303_li303_output_0_0_to_dffre_br_dd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li303_li303_output_0_0 ),
        .dataout(\dffre_br_dd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[7]_output_0_0_to_lut_$abc$22685$li321_li321_input_0_3  (
        .datain(\dffre_br_dd[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li321_li321_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li304_li304_output_0_0_to_dffre_br_dd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li304_li304_output_0_0 ),
        .dataout(\dffre_br_dd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[8]_output_0_0_to_lut_$abc$22685$li322_li322_input_0_2  (
        .datain(\dffre_br_dd[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li322_li322_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li305_li305_output_0_0_to_dffre_br_dd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li305_li305_output_0_0 ),
        .dataout(\dffre_br_dd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[9]_output_0_0_to_lut_$abc$22685$li323_li323_input_0_4  (
        .datain(\dffre_br_dd[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li323_li323_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li306_li306_output_0_0_to_dffre_br_dd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li306_li306_output_0_0 ),
        .dataout(\dffre_br_dd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[10]_output_0_0_to_lut_$abc$22685$li324_li324_input_0_4  (
        .datain(\dffre_br_dd[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li324_li324_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li307_li307_output_0_0_to_dffre_br_dd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li307_li307_output_0_0 ),
        .dataout(\dffre_br_dd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[11]_output_0_0_to_lut_$abc$22685$li325_li325_input_0_3  (
        .datain(\dffre_br_dd[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li325_li325_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li308_li308_output_0_0_to_dffre_br_dd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li308_li308_output_0_0 ),
        .dataout(\dffre_br_dd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[12]_output_0_0_to_lut_$abc$22685$li326_li326_input_0_4  (
        .datain(\dffre_br_dd[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li326_li326_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li309_li309_output_0_0_to_dffre_br_dd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li309_li309_output_0_0 ),
        .dataout(\dffre_br_dd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[13]_output_0_0_to_lut_$abc$22685$li327_li327_input_0_4  (
        .datain(\dffre_br_dd[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li327_li327_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li310_li310_output_0_0_to_dffre_br_dd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li310_li310_output_0_0 ),
        .dataout(\dffre_br_dd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[14]_output_0_0_to_lut_$abc$22685$li328_li328_input_0_4  (
        .datain(\dffre_br_dd[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li328_li328_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li311_li311_output_0_0_to_dffre_br_dd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li311_li311_output_0_0 ),
        .dataout(\dffre_br_dd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[15]_output_0_0_to_lut_$abc$22685$li329_li329_input_0_2  (
        .datain(\dffre_br_dd[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li329_li329_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li312_li312_output_0_0_to_dffre_br_dd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li312_li312_output_0_0 ),
        .dataout(\dffre_br_dd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[16]_output_0_0_to_lut_$abc$22685$li330_li330_input_0_2  (
        .datain(\dffre_br_dd[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li330_li330_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li313_li313_output_0_0_to_dffre_br_dd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li313_li313_output_0_0 ),
        .dataout(\dffre_br_dd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_dd[17]_output_0_0_to_lut_$abc$22685$li331_li331_input_0_2  (
        .datain(\dffre_br_dd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li331_li331_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li314_li314_output_0_0_to_dffre_br_ddd[0]_input_0_0  (
        .datain(\lut_$abc$22685$li314_li314_output_0_0 ),
        .dataout(\dffre_br_ddd[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_1_0  (
        .datain(\dffre_br_ddd[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_2  (
        .datain(\dffre_br_ddd[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li315_li315_output_0_0_to_dffre_br_ddd[1]_input_0_0  (
        .datain(\lut_$abc$22685$li315_li315_output_0_0 ),
        .dataout(\dffre_br_ddd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_1_0  (
        .datain(\dffre_br_ddd[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_1  (
        .datain(\dffre_br_ddd[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li316_li316_output_0_0_to_dffre_br_ddd[2]_input_0_0  (
        .datain(\lut_$abc$22685$li316_li316_output_0_0 ),
        .dataout(\dffre_br_ddd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_1_0  (
        .datain(\dffre_br_ddd[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_3  (
        .datain(\dffre_br_ddd[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li317_li317_output_0_0_to_dffre_br_ddd[3]_input_0_0  (
        .datain(\lut_$abc$22685$li317_li317_output_0_0 ),
        .dataout(\dffre_br_ddd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_1_0  (
        .datain(\dffre_br_ddd[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_2  (
        .datain(\dffre_br_ddd[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li318_li318_output_0_0_to_dffre_br_ddd[4]_input_0_0  (
        .datain(\lut_$abc$22685$li318_li318_output_0_0 ),
        .dataout(\dffre_br_ddd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_1_0  (
        .datain(\dffre_br_ddd[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_0  (
        .datain(\dffre_br_ddd[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li319_li319_output_0_0_to_dffre_br_ddd[5]_input_0_0  (
        .datain(\lut_$abc$22685$li319_li319_output_0_0 ),
        .dataout(\dffre_br_ddd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_1_0  (
        .datain(\dffre_br_ddd[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_3  (
        .datain(\dffre_br_ddd[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li320_li320_output_0_0_to_dffre_br_ddd[6]_input_0_0  (
        .datain(\lut_$abc$22685$li320_li320_output_0_0 ),
        .dataout(\dffre_br_ddd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_1_0  (
        .datain(\dffre_br_ddd[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_2  (
        .datain(\dffre_br_ddd[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li321_li321_output_0_0_to_dffre_br_ddd[7]_input_0_0  (
        .datain(\lut_$abc$22685$li321_li321_output_0_0 ),
        .dataout(\dffre_br_ddd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_1_0  (
        .datain(\dffre_br_ddd[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_2  (
        .datain(\dffre_br_ddd[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li322_li322_output_0_0_to_dffre_br_ddd[8]_input_0_0  (
        .datain(\lut_$abc$22685$li322_li322_output_0_0 ),
        .dataout(\dffre_br_ddd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_1_0  (
        .datain(\dffre_br_ddd[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_0  (
        .datain(\dffre_br_ddd[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li323_li323_output_0_0_to_dffre_br_ddd[9]_input_0_0  (
        .datain(\lut_$abc$22685$li323_li323_output_0_0 ),
        .dataout(\dffre_br_ddd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_1_0  (
        .datain(\dffre_br_ddd[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_3  (
        .datain(\dffre_br_ddd[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li324_li324_output_0_0_to_dffre_br_ddd[10]_input_0_0  (
        .datain(\lut_$abc$22685$li324_li324_output_0_0 ),
        .dataout(\dffre_br_ddd[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_1_0  (
        .datain(\dffre_br_ddd[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_3  (
        .datain(\dffre_br_ddd[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li325_li325_output_0_0_to_dffre_br_ddd[11]_input_0_0  (
        .datain(\lut_$abc$22685$li325_li325_output_0_0 ),
        .dataout(\dffre_br_ddd[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_1_0  (
        .datain(\dffre_br_ddd[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_3  (
        .datain(\dffre_br_ddd[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li326_li326_output_0_0_to_dffre_br_ddd[12]_input_0_0  (
        .datain(\lut_$abc$22685$li326_li326_output_0_0 ),
        .dataout(\dffre_br_ddd[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_1_0  (
        .datain(\dffre_br_ddd[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_3  (
        .datain(\dffre_br_ddd[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li327_li327_output_0_0_to_dffre_br_ddd[13]_input_0_0  (
        .datain(\lut_$abc$22685$li327_li327_output_0_0 ),
        .dataout(\dffre_br_ddd[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_1_0  (
        .datain(\dffre_br_ddd[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_4  (
        .datain(\dffre_br_ddd[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li328_li328_output_0_0_to_dffre_br_ddd[14]_input_0_0  (
        .datain(\lut_$abc$22685$li328_li328_output_0_0 ),
        .dataout(\dffre_br_ddd[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_1_0  (
        .datain(\dffre_br_ddd[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_3  (
        .datain(\dffre_br_ddd[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li329_li329_output_0_0_to_dffre_br_ddd[15]_input_0_0  (
        .datain(\lut_$abc$22685$li329_li329_output_0_0 ),
        .dataout(\dffre_br_ddd[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_1_0  (
        .datain(\dffre_br_ddd[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_3  (
        .datain(\dffre_br_ddd[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li330_li330_output_0_0_to_dffre_br_ddd[16]_input_0_0  (
        .datain(\lut_$abc$22685$li330_li330_output_0_0 ),
        .dataout(\dffre_br_ddd[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_1_0  (
        .datain(\dffre_br_ddd[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_4  (
        .datain(\dffre_br_ddd[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li331_li331_output_0_0_to_dffre_br_ddd[17]_input_0_0  (
        .datain(\lut_$abc$22685$li331_li331_output_0_0 ),
        .dataout(\dffre_br_ddd[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_4  (
        .datain(\dffre_br_ddd[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[17]_output_0_0_to_lut_$abc$22685$li063_li063_input_0_4  (
        .datain(\dffre_br_ddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li063_li063_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_2  (
        .datain(\dffre_br_ddd[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_br_ddd[17]_output_0_0_to_lut_$abc$22685$li062_li062_input_0_2  (
        .datain(\dffre_br_ddd[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li062_li062_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li332_li332_output_0_0_to_dffre_common[0]_input_0_0  (
        .datain(\lut_$abc$22685$li332_li332_output_0_0 ),
        .dataout(\dffre_common[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[0]_output_0_0_to_lut_$abc$22685$li408_li408_input_0_1  (
        .datain(\dffre_common[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li408_li408_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li333_li333_output_0_0_to_dffre_common[1]_input_0_0  (
        .datain(\lut_$abc$22685$li333_li333_output_0_0 ),
        .dataout(\dffre_common[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[1]_output_0_0_to_lut_$abc$22685$li409_li409_input_0_3  (
        .datain(\dffre_common[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li409_li409_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li334_li334_output_0_0_to_dffre_common[2]_input_0_0  (
        .datain(\lut_$abc$22685$li334_li334_output_0_0 ),
        .dataout(\dffre_common[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[2]_output_0_0_to_lut_$abc$22685$li371_li371_input_0_0  (
        .datain(\dffre_common[2]_output_0_0 ),
        .dataout(\lut_$abc$22685$li371_li371_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li335_li335_output_0_0_to_dffre_common[3]_input_0_0  (
        .datain(\lut_$abc$22685$li335_li335_output_0_0 ),
        .dataout(\dffre_common[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[3]_output_0_0_to_lut_$abc$22685$li372_li372_input_0_1  (
        .datain(\dffre_common[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li372_li372_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li336_li336_output_0_0_to_dffre_common[4]_input_0_0  (
        .datain(\lut_$abc$22685$li336_li336_output_0_0 ),
        .dataout(\dffre_common[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[4]_output_0_0_to_lut_$abc$22685$li373_li373_input_0_3  (
        .datain(\dffre_common[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li373_li373_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li337_li337_output_0_0_to_dffre_common[5]_input_0_0  (
        .datain(\lut_$abc$22685$li337_li337_output_0_0 ),
        .dataout(\dffre_common[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[5]_output_0_0_to_lut_$abc$22685$li374_li374_input_0_2  (
        .datain(\dffre_common[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li374_li374_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li338_li338_output_0_0_to_dffre_common[6]_input_0_0  (
        .datain(\lut_$abc$22685$li338_li338_output_0_0 ),
        .dataout(\dffre_common[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[6]_output_0_0_to_lut_$abc$22685$li375_li375_input_0_4  (
        .datain(\dffre_common[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li375_li375_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li339_li339_output_0_0_to_dffre_common[7]_input_0_0  (
        .datain(\lut_$abc$22685$li339_li339_output_0_0 ),
        .dataout(\dffre_common[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[7]_output_0_0_to_lut_$abc$22685$li376_li376_input_0_2  (
        .datain(\dffre_common[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li376_li376_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li340_li340_output_0_0_to_dffre_common[8]_input_0_0  (
        .datain(\lut_$abc$22685$li340_li340_output_0_0 ),
        .dataout(\dffre_common[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[8]_output_0_0_to_lut_$abc$22685$li377_li377_input_0_3  (
        .datain(\dffre_common[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li377_li377_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li341_li341_output_0_0_to_dffre_common[9]_input_0_0  (
        .datain(\lut_$abc$22685$li341_li341_output_0_0 ),
        .dataout(\dffre_common[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[9]_output_0_0_to_lut_$abc$22685$li378_li378_input_0_1  (
        .datain(\dffre_common[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li378_li378_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li342_li342_output_0_0_to_dffre_common[10]_input_0_0  (
        .datain(\lut_$abc$22685$li342_li342_output_0_0 ),
        .dataout(\dffre_common[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[10]_output_0_0_to_lut_$abc$22685$li379_li379_input_0_2  (
        .datain(\dffre_common[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li379_li379_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li343_li343_output_0_0_to_dffre_common[11]_input_0_0  (
        .datain(\lut_$abc$22685$li343_li343_output_0_0 ),
        .dataout(\dffre_common[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[11]_output_0_0_to_lut_$abc$22685$li380_li380_input_0_0  (
        .datain(\dffre_common[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li380_li380_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li344_li344_output_0_0_to_dffre_common[12]_input_0_0  (
        .datain(\lut_$abc$22685$li344_li344_output_0_0 ),
        .dataout(\dffre_common[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[12]_output_0_0_to_lut_$abc$22685$li381_li381_input_0_1  (
        .datain(\dffre_common[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li381_li381_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li345_li345_output_0_0_to_dffre_common[13]_input_0_0  (
        .datain(\lut_$abc$22685$li345_li345_output_0_0 ),
        .dataout(\dffre_common[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[13]_output_0_0_to_lut_$abc$22685$li382_li382_input_0_3  (
        .datain(\dffre_common[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li382_li382_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li346_li346_output_0_0_to_dffre_common[14]_input_0_0  (
        .datain(\lut_$abc$22685$li346_li346_output_0_0 ),
        .dataout(\dffre_common[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[14]_output_0_0_to_lut_$abc$22685$li383_li383_input_0_4  (
        .datain(\dffre_common[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li383_li383_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li347_li347_output_0_0_to_dffre_common[15]_input_0_0  (
        .datain(\lut_$abc$22685$li347_li347_output_0_0 ),
        .dataout(\dffre_common[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[15]_output_0_0_to_lut_$abc$22685$li384_li384_input_0_2  (
        .datain(\dffre_common[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li384_li384_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li348_li348_output_0_0_to_dffre_common[16]_input_0_0  (
        .datain(\lut_$abc$22685$li348_li348_output_0_0 ),
        .dataout(\dffre_common[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[16]_output_0_0_to_lut_$abc$22685$li385_li385_input_0_1  (
        .datain(\dffre_common[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li385_li385_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li349_li349_output_0_0_to_dffre_common[17]_input_0_0  (
        .datain(\lut_$abc$22685$li349_li349_output_0_0 ),
        .dataout(\dffre_common[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[17]_output_0_0_to_lut_$abc$22685$li386_li386_input_0_2  (
        .datain(\dffre_common[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li386_li386_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li350_li350_output_0_0_to_dffre_common[18]_input_0_0  (
        .datain(\lut_$abc$22685$li350_li350_output_0_0 ),
        .dataout(\dffre_common[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[18]_output_0_0_to_lut_$abc$22685$li387_li387_input_0_4  (
        .datain(\dffre_common[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li387_li387_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li351_li351_output_0_0_to_dffre_common[19]_input_0_0  (
        .datain(\lut_$abc$22685$li351_li351_output_0_0 ),
        .dataout(\dffre_common[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[19]_output_0_0_to_lut_$abc$22685$li388_li388_input_0_3  (
        .datain(\dffre_common[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li388_li388_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li352_li352_output_0_0_to_dffre_common[20]_input_0_0  (
        .datain(\lut_$abc$22685$li352_li352_output_0_0 ),
        .dataout(\dffre_common[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[20]_output_0_0_to_lut_$abc$22685$li389_li389_input_0_4  (
        .datain(\dffre_common[20]_output_0_0 ),
        .dataout(\lut_$abc$22685$li389_li389_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li353_li353_output_0_0_to_dffre_common[21]_input_0_0  (
        .datain(\lut_$abc$22685$li353_li353_output_0_0 ),
        .dataout(\dffre_common[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[21]_output_0_0_to_lut_$abc$22685$li390_li390_input_0_1  (
        .datain(\dffre_common[21]_output_0_0 ),
        .dataout(\lut_$abc$22685$li390_li390_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li354_li354_output_0_0_to_dffre_common[22]_input_0_0  (
        .datain(\lut_$abc$22685$li354_li354_output_0_0 ),
        .dataout(\dffre_common[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[22]_output_0_0_to_lut_$abc$22685$li391_li391_input_0_4  (
        .datain(\dffre_common[22]_output_0_0 ),
        .dataout(\lut_$abc$22685$li391_li391_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li355_li355_output_0_0_to_dffre_common[23]_input_0_0  (
        .datain(\lut_$abc$22685$li355_li355_output_0_0 ),
        .dataout(\dffre_common[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[23]_output_0_0_to_lut_$abc$22685$li392_li392_input_0_1  (
        .datain(\dffre_common[23]_output_0_0 ),
        .dataout(\lut_$abc$22685$li392_li392_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li356_li356_output_0_0_to_dffre_common[24]_input_0_0  (
        .datain(\lut_$abc$22685$li356_li356_output_0_0 ),
        .dataout(\dffre_common[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[24]_output_0_0_to_lut_$abc$22685$li393_li393_input_0_4  (
        .datain(\dffre_common[24]_output_0_0 ),
        .dataout(\lut_$abc$22685$li393_li393_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li357_li357_output_0_0_to_dffre_common[25]_input_0_0  (
        .datain(\lut_$abc$22685$li357_li357_output_0_0 ),
        .dataout(\dffre_common[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[25]_output_0_0_to_lut_$abc$22685$li394_li394_input_0_4  (
        .datain(\dffre_common[25]_output_0_0 ),
        .dataout(\lut_$abc$22685$li394_li394_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li358_li358_output_0_0_to_dffre_common[26]_input_0_0  (
        .datain(\lut_$abc$22685$li358_li358_output_0_0 ),
        .dataout(\dffre_common[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[26]_output_0_0_to_lut_$abc$22685$li395_li395_input_0_4  (
        .datain(\dffre_common[26]_output_0_0 ),
        .dataout(\lut_$abc$22685$li395_li395_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li359_li359_output_0_0_to_dffre_common[27]_input_0_0  (
        .datain(\lut_$abc$22685$li359_li359_output_0_0 ),
        .dataout(\dffre_common[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[27]_output_0_0_to_lut_$abc$22685$li396_li396_input_0_1  (
        .datain(\dffre_common[27]_output_0_0 ),
        .dataout(\lut_$abc$22685$li396_li396_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li360_li360_output_0_0_to_dffre_common[28]_input_0_0  (
        .datain(\lut_$abc$22685$li360_li360_output_0_0 ),
        .dataout(\dffre_common[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[28]_output_0_0_to_lut_$abc$22685$li397_li397_input_0_2  (
        .datain(\dffre_common[28]_output_0_0 ),
        .dataout(\lut_$abc$22685$li397_li397_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li361_li361_output_0_0_to_dffre_common[29]_input_0_0  (
        .datain(\lut_$abc$22685$li361_li361_output_0_0 ),
        .dataout(\dffre_common[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[29]_output_0_0_to_lut_$abc$22685$li398_li398_input_0_0  (
        .datain(\dffre_common[29]_output_0_0 ),
        .dataout(\lut_$abc$22685$li398_li398_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li362_li362_output_0_0_to_dffre_common[30]_input_0_0  (
        .datain(\lut_$abc$22685$li362_li362_output_0_0 ),
        .dataout(\dffre_common[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[30]_output_0_0_to_lut_$abc$22685$li399_li399_input_0_0  (
        .datain(\dffre_common[30]_output_0_0 ),
        .dataout(\lut_$abc$22685$li399_li399_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li363_li363_output_0_0_to_dffre_common[31]_input_0_0  (
        .datain(\lut_$abc$22685$li363_li363_output_0_0 ),
        .dataout(\dffre_common[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[31]_output_0_0_to_lut_$abc$22685$li400_li400_input_0_4  (
        .datain(\dffre_common[31]_output_0_0 ),
        .dataout(\lut_$abc$22685$li400_li400_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li364_li364_output_0_0_to_dffre_common[32]_input_0_0  (
        .datain(\lut_$abc$22685$li364_li364_output_0_0 ),
        .dataout(\dffre_common[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[32]_output_0_0_to_lut_$abc$22685$li401_li401_input_0_2  (
        .datain(\dffre_common[32]_output_0_0 ),
        .dataout(\lut_$abc$22685$li401_li401_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li365_li365_output_0_0_to_dffre_common[33]_input_0_0  (
        .datain(\lut_$abc$22685$li365_li365_output_0_0 ),
        .dataout(\dffre_common[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[33]_output_0_0_to_lut_$abc$22685$li402_li402_input_0_0  (
        .datain(\dffre_common[33]_output_0_0 ),
        .dataout(\lut_$abc$22685$li402_li402_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li366_li366_output_0_0_to_dffre_common[34]_input_0_0  (
        .datain(\lut_$abc$22685$li366_li366_output_0_0 ),
        .dataout(\dffre_common[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[34]_output_0_0_to_lut_$abc$22685$li403_li403_input_0_3  (
        .datain(\dffre_common[34]_output_0_0 ),
        .dataout(\lut_$abc$22685$li403_li403_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li367_li367_output_0_0_to_dffre_common[35]_input_0_0  (
        .datain(\lut_$abc$22685$li367_li367_output_0_0 ),
        .dataout(\dffre_common[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[35]_output_0_0_to_lut_$abc$22685$li404_li404_input_0_1  (
        .datain(\dffre_common[35]_output_0_0 ),
        .dataout(\lut_$abc$22685$li404_li404_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li368_li368_output_0_0_to_dffre_common[36]_input_0_0  (
        .datain(\lut_$abc$22685$li368_li368_output_0_0 ),
        .dataout(\dffre_common[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[36]_output_0_0_to_lut_$abc$22685$li405_li405_input_0_3  (
        .datain(\dffre_common[36]_output_0_0 ),
        .dataout(\lut_$abc$22685$li405_li405_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li369_li369_output_0_0_to_dffre_common[37]_input_0_0  (
        .datain(\lut_$abc$22685$li369_li369_output_0_0 ),
        .dataout(\dffre_common[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[37]_output_0_0_to_lut_$abc$22685$li406_li406_input_0_1  (
        .datain(\dffre_common[37]_output_0_0 ),
        .dataout(\lut_$abc$22685$li406_li406_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li370_li370_output_0_0_to_dffre_common[38]_input_0_0  (
        .datain(\lut_$abc$22685$li370_li370_output_0_0 ),
        .dataout(\dffre_common[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_common[38]_output_0_0_to_lut_$abc$22685$li407_li407_input_0_1  (
        .datain(\dffre_common[38]_output_0_0 ),
        .dataout(\lut_$abc$22685$li407_li407_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li371_li371_output_0_0_to_dffre_commonr2[2]_input_0_0  (
        .datain(\lut_$abc$22685$li371_li371_output_0_0 ),
        .dataout(\dffre_commonr2[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[2]_output_0_0_to_lut_$abc$44827$new_new_n1233___input_0_3  (
        .datain(\dffre_commonr2[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1233___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[2]_output_0_0_to_lut_$abc$44827$new_new_n1389___input_0_3  (
        .datain(\dffre_commonr2[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1389___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[2]_output_0_0_to_lut_$abc$44827$new_new_n1387___input_0_3  (
        .datain(\dffre_commonr2[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1387___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[2]_output_0_0_to_lut_$abc$44827$new_new_n1753___input_0_2  (
        .datain(\dffre_commonr2[2]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1753___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li372_li372_output_0_0_to_dffre_commonr2[3]_input_0_0  (
        .datain(\lut_$abc$22685$li372_li372_output_0_0 ),
        .dataout(\dffre_commonr2[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$44827$new_new_n1392___input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1392___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$44827$new_new_n1405___input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1405___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$44827$new_new_n1407___input_0_3  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1407___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$44827$new_new_n1232___input_0_4  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1232___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$44827$new_new_n1234___input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1234___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$44827$new_new_n1745___input_0_4  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1745___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$22685$li414_li414_input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li414_li414_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$22685$li413_li413_input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li413_li413_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$22685$li452_li452_input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li452_li452_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[3]_output_0_0_to_lut_$abc$22685$li453_li453_input_0_0  (
        .datain(\dffre_commonr2[3]_output_0_0 ),
        .dataout(\lut_$abc$22685$li453_li453_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li373_li373_output_0_0_to_dffre_commonr2[4]_input_0_0  (
        .datain(\lut_$abc$22685$li373_li373_output_0_0 ),
        .dataout(\dffre_commonr2[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$44827$new_new_n1392___input_0_2  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1392___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$44827$new_new_n1405___input_0_2  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1405___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$44827$new_new_n1407___input_0_0  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1407___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$44827$new_new_n1234___input_0_3  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1234___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$44827$new_new_n1231___input_0_5  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1231___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$44827$new_new_n1745___input_0_0  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1745___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$22685$li414_li414_input_0_4  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li414_li414_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[4]_output_0_0_to_lut_$abc$22685$li453_li453_input_0_1  (
        .datain(\dffre_commonr2[4]_output_0_0 ),
        .dataout(\lut_$abc$22685$li453_li453_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li374_li374_output_0_0_to_dffre_commonr2[5]_input_0_0  (
        .datain(\lut_$abc$22685$li374_li374_output_0_0 ),
        .dataout(\dffre_commonr2[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$44827$new_new_n1234___input_0_2  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1234___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$44827$new_new_n1231___input_0_0  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1231___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$44827$new_new_n1397___input_0_4  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1397___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$44827$new_new_n1398___input_0_0  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1398___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$22685$li416_li416_input_0_5  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li416_li416_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$22685$li415_li415_input_0_4  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li415_li415_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$44827$new_new_n1395___input_0_1  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1395___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$22685$li455_li455_input_0_1  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li455_li455_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[5]_output_0_0_to_lut_$abc$22685$li454_li454_input_0_1  (
        .datain(\dffre_commonr2[5]_output_0_0 ),
        .dataout(\lut_$abc$22685$li454_li454_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li375_li375_output_0_0_to_dffre_commonr2[6]_input_0_0  (
        .datain(\lut_$abc$22685$li375_li375_output_0_0 ),
        .dataout(\dffre_commonr2[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$44827$new_new_n1235___input_0_4  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1235___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$44827$new_new_n1231___input_0_1  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1231___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$44827$new_new_n1397___input_0_1  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1397___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$44827$new_new_n1398___input_0_1  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1398___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$44827$new_new_n1665___input_0_1  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1665___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$22685$li416_li416_input_0_0  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li416_li416_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$44827$new_new_n1395___input_0_2  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1395___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[6]_output_0_0_to_lut_$abc$22685$li455_li455_input_0_3  (
        .datain(\dffre_commonr2[6]_output_0_0 ),
        .dataout(\lut_$abc$22685$li455_li455_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li376_li376_output_0_0_to_dffre_commonr2[7]_input_0_0  (
        .datain(\lut_$abc$22685$li376_li376_output_0_0 ),
        .dataout(\dffre_commonr2[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$44827$new_new_n1229___input_0_3  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1229___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$44827$new_new_n1235___input_0_3  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1235___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$44827$new_new_n1397___input_0_3  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1397___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$44827$new_new_n1398___input_0_5  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1398___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$22685$li418_li418_input_0_4  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li418_li418_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$22685$li417_li417_input_0_0  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li417_li417_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[7]_output_0_0_to_lut_$abc$22685$li456_li456_input_0_2  (
        .datain(\dffre_commonr2[7]_output_0_0 ),
        .dataout(\lut_$abc$22685$li456_li456_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li377_li377_output_0_0_to_dffre_commonr2[8]_input_0_0  (
        .datain(\lut_$abc$22685$li377_li377_output_0_0 ),
        .dataout(\dffre_commonr2[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$44827$new_new_n1229___input_0_4  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1229___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$44827$new_new_n1410___input_0_1  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1410___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$44827$new_new_n1407___input_0_1  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1407___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$44827$new_new_n1402___input_0_0  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1402___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$44827$new_new_n1422___input_0_4  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1422___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$22685$li457_li457_input_0_0  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li457_li457_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$44827$new_new_n1235___input_0_1  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1235___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$22685$li458_li458_input_0_0  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li458_li458_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[8]_output_0_0_to_lut_$abc$22685$li418_li418_input_0_5  (
        .datain(\dffre_commonr2[8]_output_0_0 ),
        .dataout(\lut_$abc$22685$li418_li418_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li378_li378_output_0_0_to_dffre_commonr2[9]_input_0_0  (
        .datain(\lut_$abc$22685$li378_li378_output_0_0 ),
        .dataout(\dffre_commonr2[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$44827$new_new_n1406___input_0_3  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1406___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$44827$new_new_n1402___input_0_4  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1402___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$44827$new_new_n1409___input_0_4  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1409___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$44827$new_new_n1227___input_0_4  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1227___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$44827$new_new_n1228___input_0_2  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1228___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$44827$new_new_n1615___input_0_1  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1615___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$22685$li419_li419_input_0_4  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li419_li419_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[9]_output_0_0_to_lut_$abc$22685$li458_li458_input_0_2  (
        .datain(\dffre_commonr2[9]_output_0_0 ),
        .dataout(\lut_$abc$22685$li458_li458_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li379_li379_output_0_0_to_dffre_commonr2[10]_input_0_0  (
        .datain(\lut_$abc$22685$li379_li379_output_0_0 ),
        .dataout(\dffre_commonr2[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$44827$new_new_n1406___input_0_1  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1406___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$22685$li460_li460_input_0_1  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li460_li460_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$22685$li459_li459_input_0_1  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li459_li459_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$44827$new_new_n1409___input_0_1  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1409___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$44827$new_new_n1227___input_0_1  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1227___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$44827$new_new_n1228___input_0_3  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1228___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$22685$li421_li421_input_0_5  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li421_li421_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[10]_output_0_0_to_lut_$abc$22685$li420_li420_input_0_4  (
        .datain(\dffre_commonr2[10]_output_0_0 ),
        .dataout(\lut_$abc$22685$li420_li420_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li380_li380_output_0_0_to_dffre_commonr2[11]_input_0_0  (
        .datain(\lut_$abc$22685$li380_li380_output_0_0 ),
        .dataout(\dffre_commonr2[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[11]_output_0_0_to_lut_$abc$44827$new_new_n1406___input_0_0  (
        .datain(\dffre_commonr2[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1406___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[11]_output_0_0_to_lut_$abc$22685$li460_li460_input_0_2  (
        .datain(\dffre_commonr2[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li460_li460_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[11]_output_0_0_to_lut_$abc$44827$new_new_n1409___input_0_2  (
        .datain(\dffre_commonr2[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1409___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[11]_output_0_0_to_lut_$abc$44827$new_new_n1227___input_0_2  (
        .datain(\dffre_commonr2[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1227___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[11]_output_0_0_to_lut_$abc$44827$new_new_n1228___input_0_1  (
        .datain(\dffre_commonr2[11]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1228___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[11]_output_0_0_to_lut_$abc$22685$li421_li421_input_0_2  (
        .datain(\dffre_commonr2[11]_output_0_0 ),
        .dataout(\lut_$abc$22685$li421_li421_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li381_li381_output_0_0_to_dffre_commonr2[12]_input_0_0  (
        .datain(\lut_$abc$22685$li381_li381_output_0_0 ),
        .dataout(\dffre_commonr2[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1238___input_0_3  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1238___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1230___input_0_3  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1230___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1289___input_0_5  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1289___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1424___input_0_4  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1424___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1419___input_0_1  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1419___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1411___input_0_1  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1411___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$44827$new_new_n1414___input_0_1  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1414___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$22685$li423_li423_input_0_0  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li423_li423_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$22685$li422_li422_input_0_0  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li422_li422_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[12]_output_0_0_to_lut_$abc$22685$li462_li462_input_0_3  (
        .datain(\dffre_commonr2[12]_output_0_0 ),
        .dataout(\lut_$abc$22685$li462_li462_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li382_li382_output_0_0_to_dffre_commonr2[13]_input_0_0  (
        .datain(\lut_$abc$22685$li382_li382_output_0_0 ),
        .dataout(\dffre_commonr2[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$44827$new_new_n1238___input_0_4  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1238___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$44827$new_new_n1289___input_0_4  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1289___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$44827$new_new_n1418___input_0_4  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1418___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$44827$new_new_n1417___input_0_1  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1417___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$44827$new_new_n1414___input_0_3  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1414___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$22685$li423_li423_input_0_2  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li423_li423_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$22685$li462_li462_input_0_2  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$22685$li462_li462_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[13]_output_0_0_to_lut_$abc$44827$new_new_n1288___input_0_4  (
        .datain(\dffre_commonr2[13]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1288___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li383_li383_output_0_0_to_dffre_commonr2[14]_input_0_0  (
        .datain(\lut_$abc$22685$li383_li383_output_0_0 ),
        .dataout(\dffre_commonr2[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$22685$li425_li425_input_0_1  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li425_li425_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$22685$li424_li424_input_0_1  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li424_li424_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$44827$new_new_n1289___input_0_1  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1289___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$44827$new_new_n1418___input_0_3  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1418___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$44827$new_new_n1417___input_0_5  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1417___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$22685$li464_li464_input_0_4  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li464_li464_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$22685$li463_li463_input_0_2  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$22685$li463_li463_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[14]_output_0_0_to_lut_$abc$44827$new_new_n1288___input_0_5  (
        .datain(\dffre_commonr2[14]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1288___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li384_li384_output_0_0_to_dffre_commonr2[15]_input_0_0  (
        .datain(\lut_$abc$22685$li384_li384_output_0_0 ),
        .dataout(\dffre_commonr2[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$22685$li425_li425_input_0_5  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li425_li425_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$44827$new_new_n1290___input_0_0  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1290___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$44827$new_new_n1293___input_0_2  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1293___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$44827$new_new_n1418___input_0_0  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1418___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$44827$new_new_n1417___input_0_4  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1417___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$22685$li464_li464_input_0_3  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$22685$li464_li464_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[15]_output_0_0_to_lut_$abc$44827$new_new_n1288___input_0_1  (
        .datain(\dffre_commonr2[15]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1288___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li385_li385_output_0_0_to_dffre_commonr2[16]_input_0_0  (
        .datain(\lut_$abc$22685$li385_li385_output_0_0 ),
        .dataout(\dffre_commonr2[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$22685$li427_li427_input_0_1  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li427_li427_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$44827$new_new_n1293___input_0_3  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1293___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$44827$new_new_n1424___input_0_1  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1424___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$44827$new_new_n1442___input_0_1  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1442___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$44827$new_new_n1301___input_0_4  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1301___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$22685$li466_li466_input_0_1  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li466_li466_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$22685$li465_li465_input_0_1  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li465_li465_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$44827$new_new_n1423___input_0_1  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1423___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$44827$new_new_n1295___input_0_3  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1295___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[16]_output_0_0_to_lut_$abc$22685$li426_li426_input_0_4  (
        .datain(\dffre_commonr2[16]_output_0_0 ),
        .dataout(\lut_$abc$22685$li426_li426_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li386_li386_output_0_0_to_dffre_commonr2[17]_input_0_0  (
        .datain(\lut_$abc$22685$li386_li386_output_0_0 ),
        .dataout(\dffre_commonr2[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$22685$li427_li427_input_0_0  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li427_li427_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$44827$new_new_n1293___input_0_0  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1293___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$44827$new_new_n1424___input_0_0  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1424___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$44827$new_new_n1442___input_0_0  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1442___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$44827$new_new_n1301___input_0_0  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1301___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$22685$li466_li466_input_0_2  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$22685$li466_li466_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$44827$new_new_n1423___input_0_2  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1423___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[17]_output_0_0_to_lut_$abc$44827$new_new_n1295___input_0_4  (
        .datain(\dffre_commonr2[17]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1295___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li387_li387_output_0_0_to_dffre_commonr2[18]_input_0_0  (
        .datain(\lut_$abc$22685$li387_li387_output_0_0 ),
        .dataout(\dffre_commonr2[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$22685$li429_li429_input_0_3  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li429_li429_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$22685$li428_li428_input_0_3  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li428_li428_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$44827$new_new_n1300___input_0_1  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1300___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$44827$new_new_n1302___input_0_3  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1302___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$44827$new_new_n1427___input_0_3  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1427___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$44827$new_new_n1430___input_0_2  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1430___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$44827$new_new_n1431___input_0_5  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1431___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[18]_output_0_0_to_lut_$abc$22685$li467_li467_input_0_3  (
        .datain(\dffre_commonr2[18]_output_0_0 ),
        .dataout(\lut_$abc$22685$li467_li467_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li388_li388_output_0_0_to_dffre_commonr2[19]_input_0_0  (
        .datain(\lut_$abc$22685$li388_li388_output_0_0 ),
        .dataout(\dffre_commonr2[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1300___input_0_3  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1300___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1302___input_0_0  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1302___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$22685$li468_li468_input_0_4  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$22685$li468_li468_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1430___input_0_4  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1430___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1431___input_0_4  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1431___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1434___input_0_4  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1434___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1298___input_0_0  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1298___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1306___input_0_4  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1306___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1304___input_0_0  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1304___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[19]_output_0_0_to_lut_$abc$44827$new_new_n1429___input_0_2  (
        .datain(\dffre_commonr2[19]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1429___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li389_li389_output_0_0_to_dffre_commonr2[20]_input_0_0  (
        .datain(\lut_$abc$22685$li389_li389_output_0_0 ),
        .dataout(\dffre_commonr2[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[20]_output_0_0_to_lut_$abc$44827$new_new_n1308___input_0_4  (
        .datain(\dffre_commonr2[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1308___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[20]_output_0_0_to_lut_$abc$44827$new_new_n1434___input_0_0  (
        .datain(\dffre_commonr2[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1434___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[20]_output_0_0_to_lut_$abc$44827$new_new_n1437___input_0_2  (
        .datain(\dffre_commonr2[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1437___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[20]_output_0_0_to_lut_$abc$44827$new_new_n1306___input_0_1  (
        .datain(\dffre_commonr2[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1306___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[20]_output_0_0_to_lut_$abc$44827$new_new_n1304___input_0_1  (
        .datain(\dffre_commonr2[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1304___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[20]_output_0_0_to_lut_$abc$44827$new_new_n1429___input_0_5  (
        .datain(\dffre_commonr2[20]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1429___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li390_li390_output_0_0_to_dffre_commonr2[21]_input_0_0  (
        .datain(\lut_$abc$22685$li390_li390_output_0_0 ),
        .dataout(\dffre_commonr2[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[21]_output_0_0_to_lut_$abc$44827$new_new_n1309___input_0_3  (
        .datain(\dffre_commonr2[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1309___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[21]_output_0_0_to_lut_$abc$44827$new_new_n1315___input_0_3  (
        .datain(\dffre_commonr2[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1315___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[21]_output_0_0_to_lut_$abc$44827$new_new_n1312___input_0_3  (
        .datain(\dffre_commonr2[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1312___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[21]_output_0_0_to_lut_$abc$44827$new_new_n1436___input_0_0  (
        .datain(\dffre_commonr2[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1436___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[21]_output_0_0_to_lut_$abc$44827$new_new_n1445___input_0_0  (
        .datain(\dffre_commonr2[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1445___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[21]_output_0_0_to_lut_$abc$44827$new_new_n1439___input_0_1  (
        .datain(\dffre_commonr2[21]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1439___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li391_li391_output_0_0_to_dffre_commonr2[22]_input_0_0  (
        .datain(\lut_$abc$22685$li391_li391_output_0_0 ),
        .dataout(\dffre_commonr2[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[22]_output_0_0_to_lut_$abc$44827$new_new_n1312___input_0_0  (
        .datain(\dffre_commonr2[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1312___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[22]_output_0_0_to_lut_$abc$44827$new_new_n1439___input_0_5  (
        .datain(\dffre_commonr2[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1439___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[22]_output_0_0_to_lut_$abc$44827$new_new_n1318___input_0_4  (
        .datain(\dffre_commonr2[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1318___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[22]_output_0_0_to_lut_$abc$44827$new_new_n1317___input_0_5  (
        .datain(\dffre_commonr2[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1317___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[22]_output_0_0_to_lut_$abc$44827$new_new_n1456___input_0_2  (
        .datain(\dffre_commonr2[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1456___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[22]_output_0_0_to_lut_$abc$44827$new_new_n1447___input_0_3  (
        .datain(\dffre_commonr2[22]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1447___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li392_li392_output_0_0_to_dffre_commonr2[23]_input_0_0  (
        .datain(\lut_$abc$22685$li392_li392_output_0_0 ),
        .dataout(\dffre_commonr2[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1320___input_0_2  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1320___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1318___input_0_2  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1318___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1317___input_0_3  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1317___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1449___input_0_0  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1449___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1456___input_0_0  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1456___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1446___input_0_0  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1446___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[23]_output_0_0_to_lut_$abc$44827$new_new_n1451___input_0_5  (
        .datain(\dffre_commonr2[23]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1451___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li393_li393_output_0_0_to_dffre_commonr2[24]_input_0_0  (
        .datain(\lut_$abc$22685$li393_li393_output_0_0 ),
        .dataout(\dffre_commonr2[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1453___input_0_5  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1453___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1321___input_0_3  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1321___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1324___input_0_3  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1324___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1449___input_0_2  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1449___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1457___input_0_4  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1457___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1325___input_0_5  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1325___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[24]_output_0_0_to_lut_$abc$44827$new_new_n1451___input_0_0  (
        .datain(\dffre_commonr2[24]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1451___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li394_li394_output_0_0_to_dffre_commonr2[25]_input_0_0  (
        .datain(\lut_$abc$22685$li394_li394_output_0_0 ),
        .dataout(\dffre_commonr2[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1460___input_0_1  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1460___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1453___input_0_1  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1453___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1324___input_0_0  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1324___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1332___input_0_4  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1332___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1325___input_0_2  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1325___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1327___input_0_4  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1327___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[25]_output_0_0_to_lut_$abc$44827$new_new_n1458___input_0_1  (
        .datain(\dffre_commonr2[25]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1458___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li395_li395_output_0_0_to_dffre_commonr2[26]_input_0_0  (
        .datain(\lut_$abc$22685$li395_li395_output_0_0 ),
        .dataout(\dffre_commonr2[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1335___input_0_1  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1335___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1337___input_0_0  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1337___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1462___input_0_1  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1462___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1460___input_0_5  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1460___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1327___input_0_5  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1327___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1458___input_0_2  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1458___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1330___input_0_2  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1330___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[26]_output_0_0_to_lut_$abc$44827$new_new_n1333___input_0_4  (
        .datain(\dffre_commonr2[26]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1333___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li396_li396_output_0_0_to_dffre_commonr2[27]_input_0_0  (
        .datain(\lut_$abc$22685$li396_li396_output_0_0 ),
        .dataout(\dffre_commonr2[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[27]_output_0_0_to_lut_$abc$44827$new_new_n1469___input_0_1  (
        .datain(\dffre_commonr2[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1469___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[27]_output_0_0_to_lut_$abc$44827$new_new_n1465___input_0_1  (
        .datain(\dffre_commonr2[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1465___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[27]_output_0_0_to_lut_$abc$44827$new_new_n1463___input_0_1  (
        .datain(\dffre_commonr2[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1463___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[27]_output_0_0_to_lut_$abc$44827$new_new_n1329___input_0_3  (
        .datain(\dffre_commonr2[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1329___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[27]_output_0_0_to_lut_$abc$44827$new_new_n1348___input_0_3  (
        .datain(\dffre_commonr2[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1348___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[27]_output_0_0_to_lut_$abc$44827$new_new_n1338___input_0_1  (
        .datain(\dffre_commonr2[27]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1338___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li397_li397_output_0_0_to_dffre_commonr2[28]_input_0_0  (
        .datain(\lut_$abc$22685$li397_li397_output_0_0 ),
        .dataout(\dffre_commonr2[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1471___input_0_4  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1471___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1469___input_0_4  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1469___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1465___input_0_4  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1465___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1477___input_0_2  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1477___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1343___input_0_3  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1343___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1339___input_0_3  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1339___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[28]_output_0_0_to_lut_$abc$44827$new_new_n1348___input_0_4  (
        .datain(\dffre_commonr2[28]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1348___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li398_li398_output_0_0_to_dffre_commonr2[29]_input_0_0  (
        .datain(\lut_$abc$22685$li398_li398_output_0_0 ),
        .dataout(\dffre_commonr2[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1474___input_0_2  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1474___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1476___input_0_0  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1476___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1477___input_0_0  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1477___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1345___input_0_1  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1345___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1349___input_0_1  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1349___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1342___input_0_0  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1342___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[29]_output_0_0_to_lut_$abc$44827$new_new_n1472___input_0_0  (
        .datain(\dffre_commonr2[29]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1472___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li399_li399_output_0_0_to_dffre_commonr2[30]_input_0_0  (
        .datain(\lut_$abc$22685$li399_li399_output_0_0 ),
        .dataout(\dffre_commonr2[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[30]_output_0_0_to_lut_$abc$44827$new_new_n1481___input_0_1  (
        .datain(\dffre_commonr2[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1481___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[30]_output_0_0_to_lut_$abc$44827$new_new_n1474___input_0_1  (
        .datain(\dffre_commonr2[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1474___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[30]_output_0_0_to_lut_$abc$44827$new_new_n1352___input_0_3  (
        .datain(\dffre_commonr2[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1352___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[30]_output_0_0_to_lut_$abc$44827$new_new_n1345___input_0_4  (
        .datain(\dffre_commonr2[30]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1345___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li400_li400_output_0_0_to_dffre_commonr2[31]_input_0_0  (
        .datain(\lut_$abc$22685$li400_li400_output_0_0 ),
        .dataout(\dffre_commonr2[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1361___input_0_0  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1361___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1358___input_0_4  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1358___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1355___input_0_4  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1355___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1486___input_0_1  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1486___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1351___input_0_1  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1351___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1480___input_0_1  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1480___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1487___input_0_1  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1487___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[31]_output_0_0_to_lut_$abc$44827$new_new_n1484___input_0_1  (
        .datain(\dffre_commonr2[31]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1484___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li401_li401_output_0_0_to_dffre_commonr2[32]_input_0_0  (
        .datain(\lut_$abc$22685$li401_li401_output_0_0 ),
        .dataout(\dffre_commonr2[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[32]_output_0_0_to_lut_$abc$44827$new_new_n1489___input_0_3  (
        .datain(\dffre_commonr2[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1489___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[32]_output_0_0_to_lut_$abc$44827$new_new_n1354___input_0_3  (
        .datain(\dffre_commonr2[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1354___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[32]_output_0_0_to_lut_$abc$44827$new_new_n1359___input_0_5  (
        .datain(\dffre_commonr2[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1359___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[32]_output_0_0_to_lut_$abc$44827$new_new_n1364___input_0_3  (
        .datain(\dffre_commonr2[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1364___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[32]_output_0_0_to_lut_$abc$44827$new_new_n1483___input_0_4  (
        .datain(\dffre_commonr2[32]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1483___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li402_li402_output_0_0_to_dffre_commonr2[33]_input_0_0  (
        .datain(\lut_$abc$22685$li402_li402_output_0_0 ),
        .dataout(\dffre_commonr2[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1368___input_0_3  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1368___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1363___input_0_3  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1363___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1490___input_0_1  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1490___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1494___input_0_1  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1494___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1359___input_0_1  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1359___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1367___input_0_3  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1367___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1492___input_0_1  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1492___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[33]_output_0_0_to_lut_$abc$44827$new_new_n1365___input_0_2  (
        .datain(\dffre_commonr2[33]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1365___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li403_li403_output_0_0_to_dffre_commonr2[34]_input_0_0  (
        .datain(\lut_$abc$22685$li403_li403_output_0_0 ),
        .dataout(\dffre_commonr2[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[34]_output_0_0_to_lut_$abc$44827$new_new_n1362___input_0_2  (
        .datain(\dffre_commonr2[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1362___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[34]_output_0_0_to_lut_$abc$44827$new_new_n1495___input_0_5  (
        .datain(\dffre_commonr2[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1495___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[34]_output_0_0_to_lut_$abc$44827$new_new_n1371___input_0_2  (
        .datain(\dffre_commonr2[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1371___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[34]_output_0_0_to_lut_$abc$44827$new_new_n1499___input_0_2  (
        .datain(\dffre_commonr2[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1499___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[34]_output_0_0_to_lut_$abc$44827$new_new_n1492___input_0_0  (
        .datain(\dffre_commonr2[34]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1492___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li404_li404_output_0_0_to_dffre_commonr2[35]_input_0_0  (
        .datain(\lut_$abc$22685$li404_li404_output_0_0 ),
        .dataout(\dffre_commonr2[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[35]_output_0_0_to_lut_$abc$44827$new_new_n1372___input_0_2  (
        .datain(\dffre_commonr2[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1372___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[35]_output_0_0_to_lut_$abc$44827$new_new_n1375___input_0_2  (
        .datain(\dffre_commonr2[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1375___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[35]_output_0_0_to_lut_$abc$44827$new_new_n1495___input_0_2  (
        .datain(\dffre_commonr2[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1495___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[35]_output_0_0_to_lut_$abc$44827$new_new_n1503___input_0_4  (
        .datain(\dffre_commonr2[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1503___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[35]_output_0_0_to_lut_$abc$44827$new_new_n1500___input_0_2  (
        .datain(\dffre_commonr2[35]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1500___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li405_li405_output_0_0_to_dffre_commonr2[36]_input_0_0  (
        .datain(\lut_$abc$22685$li405_li405_output_0_0 ),
        .dataout(\dffre_commonr2[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[36]_output_0_0_to_lut_$abc$44827$new_new_n1376___input_0_1  (
        .datain(\dffre_commonr2[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1376___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[36]_output_0_0_to_lut_$abc$44827$new_new_n1382___input_0_1  (
        .datain(\dffre_commonr2[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1382___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[36]_output_0_0_to_lut_$abc$44827$new_new_n1503___input_0_1  (
        .datain(\dffre_commonr2[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1503___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[36]_output_0_0_to_lut_$abc$44827$new_new_n1502___input_0_1  (
        .datain(\dffre_commonr2[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1502___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[36]_output_0_0_to_lut_$abc$44827$new_new_n1500___input_0_5  (
        .datain(\dffre_commonr2[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1500___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[36]_output_0_0_to_lut_$abc$44827$new_new_n1378___input_0_1  (
        .datain(\dffre_commonr2[36]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1378___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li406_li406_output_0_0_to_dffre_commonr2[37]_input_0_0  (
        .datain(\lut_$abc$22685$li406_li406_output_0_0 ),
        .dataout(\dffre_commonr2[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[37]_output_0_0_to_lut_$abc$44827$new_new_n1505___input_0_0  (
        .datain(\dffre_commonr2[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1505___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[37]_output_0_0_to_lut_$abc$44827$new_new_n1502___input_0_3  (
        .datain(\dffre_commonr2[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1502___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[37]_output_0_0_to_lut_$abc$44827$new_new_n1378___input_0_5  (
        .datain(\dffre_commonr2[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1378___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[37]_output_0_0_to_lut_$abc$44827$new_new_n1383___input_0_2  (
        .datain(\dffre_commonr2[37]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1383___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li407_li407_output_0_0_to_dffre_commonr2[38]_input_0_0  (
        .datain(\lut_$abc$22685$li407_li407_output_0_0 ),
        .dataout(\dffre_commonr2[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[38]_output_0_0_to_lut_$abc$44827$new_new_n1506___input_0_3  (
        .datain(\dffre_commonr2[38]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1506___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[38]_output_0_0_to_lut_$abc$44827$new_new_n1383___input_0_4  (
        .datain(\dffre_commonr2[38]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1383___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li408_li408_output_0_0_to_dffre_commonr2[0]_input_0_0  (
        .datain(\lut_$abc$22685$li408_li408_output_0_0 ),
        .dataout(\dffre_commonr2[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$44827$new_new_n1233___input_0_5  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1233___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$44827$new_new_n1389___input_0_5  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1389___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$44827$new_new_n1387___input_0_4  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1387___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$22685$li450_li450_input_0_4  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li450_li450_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$22685$li449_li449_input_0_4  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li449_li449_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$44827$new_new_n1753___input_0_3  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1753___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$22685$li410_li410_input_0_1  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li410_li410_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[0]_output_0_0_to_lut_$abc$22685$li411_li411_input_0_1  (
        .datain(\dffre_commonr2[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li411_li411_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li409_li409_output_0_0_to_dffre_commonr2[1]_input_0_0  (
        .datain(\lut_$abc$22685$li409_li409_output_0_0 ),
        .dataout(\dffre_commonr2[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[1]_output_0_0_to_lut_$abc$44827$new_new_n1233___input_0_4  (
        .datain(\dffre_commonr2[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1233___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[1]_output_0_0_to_lut_$abc$44827$new_new_n1389___input_0_4  (
        .datain(\dffre_commonr2[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1389___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[1]_output_0_0_to_lut_$abc$44827$new_new_n1387___input_0_1  (
        .datain(\dffre_commonr2[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1387___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[1]_output_0_0_to_lut_$abc$22685$li450_li450_input_0_2  (
        .datain(\dffre_commonr2[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li450_li450_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[1]_output_0_0_to_lut_$abc$44827$new_new_n1753___input_0_0  (
        .datain(\dffre_commonr2[1]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1753___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_commonr2[1]_output_0_0_to_lut_$abc$22685$li411_li411_input_0_2  (
        .datain(\dffre_commonr2[1]_output_0_0 ),
        .dataout(\lut_$abc$22685$li411_li411_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li410_li410_output_0_0_to_dffre_pi[0]_input_0_0  (
        .datain(\lut_$abc$22685$li410_li410_output_0_0 ),
        .dataout(\dffre_pi[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li411_li411_output_0_0_to_dffre_pi[1]_input_0_0  (
        .datain(\lut_$abc$22685$li411_li411_output_0_0 ),
        .dataout(\dffre_pi[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li412_li412_output_0_0_to_dffre_pi[2]_input_0_0  (
        .datain(\lut_$abc$22685$li412_li412_output_0_0 ),
        .dataout(\dffre_pi[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li413_li413_output_0_0_to_dffre_pi[3]_input_0_0  (
        .datain(\lut_$abc$22685$li413_li413_output_0_0 ),
        .dataout(\dffre_pi[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li414_li414_output_0_0_to_dffre_pi[4]_input_0_0  (
        .datain(\lut_$abc$22685$li414_li414_output_0_0 ),
        .dataout(\dffre_pi[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li415_li415_output_0_0_to_dffre_pi[5]_input_0_0  (
        .datain(\lut_$abc$22685$li415_li415_output_0_0 ),
        .dataout(\dffre_pi[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li416_li416_output_0_0_to_dffre_pi[6]_input_0_0  (
        .datain(\lut_$abc$22685$li416_li416_output_0_0 ),
        .dataout(\dffre_pi[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li417_li417_output_0_0_to_dffre_pi[7]_input_0_0  (
        .datain(\lut_$abc$22685$li417_li417_output_0_0 ),
        .dataout(\dffre_pi[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li418_li418_output_0_0_to_dffre_pi[8]_input_0_0  (
        .datain(\lut_$abc$22685$li418_li418_output_0_0 ),
        .dataout(\dffre_pi[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li419_li419_output_0_0_to_dffre_pi[9]_input_0_0  (
        .datain(\lut_$abc$22685$li419_li419_output_0_0 ),
        .dataout(\dffre_pi[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li420_li420_output_0_0_to_dffre_pi[10]_input_0_0  (
        .datain(\lut_$abc$22685$li420_li420_output_0_0 ),
        .dataout(\dffre_pi[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li421_li421_output_0_0_to_dffre_pi[11]_input_0_0  (
        .datain(\lut_$abc$22685$li421_li421_output_0_0 ),
        .dataout(\dffre_pi[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li422_li422_output_0_0_to_dffre_pi[12]_input_0_0  (
        .datain(\lut_$abc$22685$li422_li422_output_0_0 ),
        .dataout(\dffre_pi[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li423_li423_output_0_0_to_dffre_pi[13]_input_0_0  (
        .datain(\lut_$abc$22685$li423_li423_output_0_0 ),
        .dataout(\dffre_pi[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li424_li424_output_0_0_to_dffre_pi[14]_input_0_0  (
        .datain(\lut_$abc$22685$li424_li424_output_0_0 ),
        .dataout(\dffre_pi[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li425_li425_output_0_0_to_dffre_pi[15]_input_0_0  (
        .datain(\lut_$abc$22685$li425_li425_output_0_0 ),
        .dataout(\dffre_pi[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li426_li426_output_0_0_to_dffre_pi[16]_input_0_0  (
        .datain(\lut_$abc$22685$li426_li426_output_0_0 ),
        .dataout(\dffre_pi[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li427_li427_output_0_0_to_dffre_pi[17]_input_0_0  (
        .datain(\lut_$abc$22685$li427_li427_output_0_0 ),
        .dataout(\dffre_pi[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li428_li428_output_0_0_to_dffre_pi[18]_input_0_0  (
        .datain(\lut_$abc$22685$li428_li428_output_0_0 ),
        .dataout(\dffre_pi[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li429_li429_output_0_0_to_dffre_pi[19]_input_0_0  (
        .datain(\lut_$abc$22685$li429_li429_output_0_0 ),
        .dataout(\dffre_pi[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li430_li430_output_0_0_to_dffre_pi[20]_input_0_0  (
        .datain(\lut_$abc$22685$li430_li430_output_0_0 ),
        .dataout(\dffre_pi[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li431_li431_output_0_0_to_dffre_pi[21]_input_0_0  (
        .datain(\lut_$abc$22685$li431_li431_output_0_0 ),
        .dataout(\dffre_pi[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li432_li432_output_0_0_to_dffre_pi[22]_input_0_0  (
        .datain(\lut_$abc$22685$li432_li432_output_0_0 ),
        .dataout(\dffre_pi[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li433_li433_output_0_0_to_dffre_pi[23]_input_0_0  (
        .datain(\lut_$abc$22685$li433_li433_output_0_0 ),
        .dataout(\dffre_pi[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li434_li434_output_0_0_to_dffre_pi[24]_input_0_0  (
        .datain(\lut_$abc$22685$li434_li434_output_0_0 ),
        .dataout(\dffre_pi[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li435_li435_output_0_0_to_dffre_pi[25]_input_0_0  (
        .datain(\lut_$abc$22685$li435_li435_output_0_0 ),
        .dataout(\dffre_pi[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li436_li436_output_0_0_to_dffre_pi[26]_input_0_0  (
        .datain(\lut_$abc$22685$li436_li436_output_0_0 ),
        .dataout(\dffre_pi[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li437_li437_output_0_0_to_dffre_pi[27]_input_0_0  (
        .datain(\lut_$abc$22685$li437_li437_output_0_0 ),
        .dataout(\dffre_pi[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li438_li438_output_0_0_to_dffre_pi[28]_input_0_0  (
        .datain(\lut_$abc$22685$li438_li438_output_0_0 ),
        .dataout(\dffre_pi[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li439_li439_output_0_0_to_dffre_pi[29]_input_0_0  (
        .datain(\lut_$abc$22685$li439_li439_output_0_0 ),
        .dataout(\dffre_pi[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li440_li440_output_0_0_to_dffre_pi[30]_input_0_0  (
        .datain(\lut_$abc$22685$li440_li440_output_0_0 ),
        .dataout(\dffre_pi[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li441_li441_output_0_0_to_dffre_pi[31]_input_0_0  (
        .datain(\lut_$abc$22685$li441_li441_output_0_0 ),
        .dataout(\dffre_pi[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li442_li442_output_0_0_to_dffre_pi[32]_input_0_0  (
        .datain(\lut_$abc$22685$li442_li442_output_0_0 ),
        .dataout(\dffre_pi[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li443_li443_output_0_0_to_dffre_pi[33]_input_0_0  (
        .datain(\lut_$abc$22685$li443_li443_output_0_0 ),
        .dataout(\dffre_pi[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li444_li444_output_0_0_to_dffre_pi[34]_input_0_0  (
        .datain(\lut_$abc$22685$li444_li444_output_0_0 ),
        .dataout(\dffre_pi[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li445_li445_output_0_0_to_dffre_pi[35]_input_0_0  (
        .datain(\lut_$abc$22685$li445_li445_output_0_0 ),
        .dataout(\dffre_pi[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li446_li446_output_0_0_to_dffre_pi[36]_input_0_0  (
        .datain(\lut_$abc$22685$li446_li446_output_0_0 ),
        .dataout(\dffre_pi[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li447_li447_output_0_0_to_dffre_pi[37]_input_0_0  (
        .datain(\lut_$abc$22685$li447_li447_output_0_0 ),
        .dataout(\dffre_pi[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li448_li448_output_0_0_to_dffre_pi[38]_input_0_0  (
        .datain(\lut_$abc$22685$li448_li448_output_0_0 ),
        .dataout(\dffre_pi[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li449_li449_output_0_0_to_dffre_pr[0]_input_0_0  (
        .datain(\lut_$abc$22685$li449_li449_output_0_0 ),
        .dataout(\dffre_pr[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li450_li450_output_0_0_to_dffre_pr[1]_input_0_0  (
        .datain(\lut_$abc$22685$li450_li450_output_0_0 ),
        .dataout(\dffre_pr[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li451_li451_output_0_0_to_dffre_pr[2]_input_0_0  (
        .datain(\lut_$abc$22685$li451_li451_output_0_0 ),
        .dataout(\dffre_pr[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li452_li452_output_0_0_to_dffre_pr[3]_input_0_0  (
        .datain(\lut_$abc$22685$li452_li452_output_0_0 ),
        .dataout(\dffre_pr[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li453_li453_output_0_0_to_dffre_pr[4]_input_0_0  (
        .datain(\lut_$abc$22685$li453_li453_output_0_0 ),
        .dataout(\dffre_pr[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li454_li454_output_0_0_to_dffre_pr[5]_input_0_0  (
        .datain(\lut_$abc$22685$li454_li454_output_0_0 ),
        .dataout(\dffre_pr[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li455_li455_output_0_0_to_dffre_pr[6]_input_0_0  (
        .datain(\lut_$abc$22685$li455_li455_output_0_0 ),
        .dataout(\dffre_pr[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li456_li456_output_0_0_to_dffre_pr[7]_input_0_0  (
        .datain(\lut_$abc$22685$li456_li456_output_0_0 ),
        .dataout(\dffre_pr[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li457_li457_output_0_0_to_dffre_pr[8]_input_0_0  (
        .datain(\lut_$abc$22685$li457_li457_output_0_0 ),
        .dataout(\dffre_pr[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li458_li458_output_0_0_to_dffre_pr[9]_input_0_0  (
        .datain(\lut_$abc$22685$li458_li458_output_0_0 ),
        .dataout(\dffre_pr[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li459_li459_output_0_0_to_dffre_pr[10]_input_0_0  (
        .datain(\lut_$abc$22685$li459_li459_output_0_0 ),
        .dataout(\dffre_pr[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li460_li460_output_0_0_to_dffre_pr[11]_input_0_0  (
        .datain(\lut_$abc$22685$li460_li460_output_0_0 ),
        .dataout(\dffre_pr[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li461_li461_output_0_0_to_dffre_pr[12]_input_0_0  (
        .datain(\lut_$abc$22685$li461_li461_output_0_0 ),
        .dataout(\dffre_pr[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li462_li462_output_0_0_to_dffre_pr[13]_input_0_0  (
        .datain(\lut_$abc$22685$li462_li462_output_0_0 ),
        .dataout(\dffre_pr[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li463_li463_output_0_0_to_dffre_pr[14]_input_0_0  (
        .datain(\lut_$abc$22685$li463_li463_output_0_0 ),
        .dataout(\dffre_pr[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li464_li464_output_0_0_to_dffre_pr[15]_input_0_0  (
        .datain(\lut_$abc$22685$li464_li464_output_0_0 ),
        .dataout(\dffre_pr[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li465_li465_output_0_0_to_dffre_pr[16]_input_0_0  (
        .datain(\lut_$abc$22685$li465_li465_output_0_0 ),
        .dataout(\dffre_pr[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li466_li466_output_0_0_to_dffre_pr[17]_input_0_0  (
        .datain(\lut_$abc$22685$li466_li466_output_0_0 ),
        .dataout(\dffre_pr[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li467_li467_output_0_0_to_dffre_pr[18]_input_0_0  (
        .datain(\lut_$abc$22685$li467_li467_output_0_0 ),
        .dataout(\dffre_pr[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li468_li468_output_0_0_to_dffre_pr[19]_input_0_0  (
        .datain(\lut_$abc$22685$li468_li468_output_0_0 ),
        .dataout(\dffre_pr[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li469_li469_output_0_0_to_dffre_pr[20]_input_0_0  (
        .datain(\lut_$abc$22685$li469_li469_output_0_0 ),
        .dataout(\dffre_pr[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li470_li470_output_0_0_to_dffre_pr[21]_input_0_0  (
        .datain(\lut_$abc$22685$li470_li470_output_0_0 ),
        .dataout(\dffre_pr[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li471_li471_output_0_0_to_dffre_pr[22]_input_0_0  (
        .datain(\lut_$abc$22685$li471_li471_output_0_0 ),
        .dataout(\dffre_pr[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li472_li472_output_0_0_to_dffre_pr[23]_input_0_0  (
        .datain(\lut_$abc$22685$li472_li472_output_0_0 ),
        .dataout(\dffre_pr[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li473_li473_output_0_0_to_dffre_pr[24]_input_0_0  (
        .datain(\lut_$abc$22685$li473_li473_output_0_0 ),
        .dataout(\dffre_pr[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li474_li474_output_0_0_to_dffre_pr[25]_input_0_0  (
        .datain(\lut_$abc$22685$li474_li474_output_0_0 ),
        .dataout(\dffre_pr[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li475_li475_output_0_0_to_dffre_pr[26]_input_0_0  (
        .datain(\lut_$abc$22685$li475_li475_output_0_0 ),
        .dataout(\dffre_pr[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li476_li476_output_0_0_to_dffre_pr[27]_input_0_0  (
        .datain(\lut_$abc$22685$li476_li476_output_0_0 ),
        .dataout(\dffre_pr[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li477_li477_output_0_0_to_dffre_pr[28]_input_0_0  (
        .datain(\lut_$abc$22685$li477_li477_output_0_0 ),
        .dataout(\dffre_pr[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li478_li478_output_0_0_to_dffre_pr[29]_input_0_0  (
        .datain(\lut_$abc$22685$li478_li478_output_0_0 ),
        .dataout(\dffre_pr[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li479_li479_output_0_0_to_dffre_pr[30]_input_0_0  (
        .datain(\lut_$abc$22685$li479_li479_output_0_0 ),
        .dataout(\dffre_pr[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li480_li480_output_0_0_to_dffre_pr[31]_input_0_0  (
        .datain(\lut_$abc$22685$li480_li480_output_0_0 ),
        .dataout(\dffre_pr[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li481_li481_output_0_0_to_dffre_pr[32]_input_0_0  (
        .datain(\lut_$abc$22685$li481_li481_output_0_0 ),
        .dataout(\dffre_pr[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li482_li482_output_0_0_to_dffre_pr[33]_input_0_0  (
        .datain(\lut_$abc$22685$li482_li482_output_0_0 ),
        .dataout(\dffre_pr[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li483_li483_output_0_0_to_dffre_pr[34]_input_0_0  (
        .datain(\lut_$abc$22685$li483_li483_output_0_0 ),
        .dataout(\dffre_pr[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li484_li484_output_0_0_to_dffre_pr[35]_input_0_0  (
        .datain(\lut_$abc$22685$li484_li484_output_0_0 ),
        .dataout(\dffre_pr[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li485_li485_output_0_0_to_dffre_pr[36]_input_0_0  (
        .datain(\lut_$abc$22685$li485_li485_output_0_0 ),
        .dataout(\dffre_pr[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li486_li486_output_0_0_to_dffre_pr[37]_input_0_0  (
        .datain(\lut_$abc$22685$li486_li486_output_0_0 ),
        .dataout(\dffre_pr[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$22685$li487_li487_output_0_0_to_dffre_pr[38]_input_0_0  (
        .datain(\lut_$abc$22685$li487_li487_output_0_0 ),
        .dataout(\dffre_pr[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1159___output_0_0_to_lut_$abc$44827$new_new_n1160___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1159___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1160___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1159___output_0_0_to_lut_$abc$22685$li046_li046_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1159___output_0_0 ),
        .dataout(\lut_$abc$22685$li046_li046_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1159___output_0_0_to_lut_$abc$22685$li047_li047_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1159___output_0_0 ),
        .dataout(\lut_$abc$22685$li047_li047_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1160___output_0_0_to_lut_$abc$44827$new_new_n1161___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1160___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1161___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1160___output_0_0_to_lut_$abc$22685$li050_li050_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1160___output_0_0 ),
        .dataout(\lut_$abc$22685$li050_li050_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1160___output_0_0_to_lut_$abc$22685$li048_li048_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1160___output_0_0 ),
        .dataout(\lut_$abc$22685$li048_li048_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1160___output_0_0_to_lut_$abc$22685$li049_li049_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1160___output_0_0 ),
        .dataout(\lut_$abc$22685$li049_li049_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1161___output_0_0_to_lut_$abc$44827$new_new_n1162___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1161___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1162___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1161___output_0_0_to_lut_$abc$22685$li054_li054_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1161___output_0_0 ),
        .dataout(\lut_$abc$22685$li054_li054_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1161___output_0_0_to_lut_$abc$22685$li052_li052_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1161___output_0_0 ),
        .dataout(\lut_$abc$22685$li052_li052_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1161___output_0_0_to_lut_$abc$22685$li051_li051_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1161___output_0_0 ),
        .dataout(\lut_$abc$22685$li051_li051_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1161___output_0_0_to_lut_$abc$22685$li053_li053_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1161___output_0_0 ),
        .dataout(\lut_$abc$22685$li053_li053_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1161___output_0_0_to_lut_$abc$44827$new_new_n1656___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1161___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1656___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1162___output_0_0_to_lut_$abc$22685$li059_li059_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1162___output_0_0 ),
        .dataout(\lut_$abc$22685$li059_li059_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1162___output_0_0_to_lut_$abc$22685$li056_li056_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1162___output_0_0 ),
        .dataout(\lut_$abc$22685$li056_li056_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1162___output_0_0_to_lut_$abc$22685$li058_li058_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1162___output_0_0 ),
        .dataout(\lut_$abc$22685$li058_li058_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1162___output_0_0_to_lut_$abc$22685$li060_li060_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1162___output_0_0 ),
        .dataout(\lut_$abc$22685$li060_li060_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1162___output_0_0_to_lut_$abc$22685$li057_li057_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1162___output_0_0 ),
        .dataout(\lut_$abc$22685$li057_li057_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li059_li059_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li059_li059_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li056_li056_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li056_li056_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li058_li058_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li058_li058_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li060_li060_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li060_li060_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li040_li040_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li040_li040_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li041_li041_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li041_li041_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li054_li054_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li054_li054_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li043_li043_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li043_li043_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li042_li042_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li042_li042_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li050_li050_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li050_li050_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li048_li048_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li048_li048_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li052_li052_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li052_li052_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li051_li051_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li051_li051_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li049_li049_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li049_li049_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li045_li045_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li045_li045_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li053_li053_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li053_li053_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li044_li044_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li044_li044_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li046_li046_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li046_li046_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li047_li047_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li047_li047_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1164___output_0_0_to_lut_$abc$22685$li055_li055_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1164___output_0_0 ),
        .dataout(\lut_$abc$22685$li055_li055_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_3  (
        .datain(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0_to_lut_$abc$22685$li061_li061_input_0_3  (
        .datain(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0 ),
        .dataout(\lut_$abc$22685$li061_li061_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_1  (
        .datain(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0_to_lut_$abc$22685$li062_li062_input_0_1  (
        .datain(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0 ),
        .dataout(\lut_$abc$22685$li062_li062_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_1  (
        .datain(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0_to_lut_$abc$22685$li063_li063_input_0_1  (
        .datain(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0 ),
        .dataout(\lut_$abc$22685$li063_li063_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9_to_lut_$abc$44827$new_new_n1227___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 ),
        .dataout(\lut_$abc$44827$new_new_n1227___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9_to_lut_$abc$44827$new_new_n1228___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 ),
        .dataout(\lut_$abc$44827$new_new_n1228___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9_to_lut_$abc$44827$new_new_n1615___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 ),
        .dataout(\lut_$abc$44827$new_new_n1615___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9_to_lut_$abc$22685$li419_li419_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 ),
        .dataout(\lut_$abc$22685$li419_li419_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10_to_lut_$abc$44827$new_new_n1227___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 ),
        .dataout(\lut_$abc$44827$new_new_n1227___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10_to_lut_$abc$44827$new_new_n1228___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 ),
        .dataout(\lut_$abc$44827$new_new_n1228___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10_to_lut_$abc$22685$li421_li421_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 ),
        .dataout(\lut_$abc$22685$li421_li421_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10_to_lut_$abc$22685$li420_li420_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 ),
        .dataout(\lut_$abc$22685$li420_li420_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11_to_lut_$abc$44827$new_new_n1227___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 ),
        .dataout(\lut_$abc$44827$new_new_n1227___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11_to_lut_$abc$44827$new_new_n1228___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 ),
        .dataout(\lut_$abc$44827$new_new_n1228___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11_to_lut_$abc$22685$li421_li421_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 ),
        .dataout(\lut_$abc$22685$li421_li421_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1227___output_0_0_to_lut_$abc$44827$new_new_n1230___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1227___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1230___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1227___output_0_0_to_lut_$abc$22685$li422_li422_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1227___output_0_0 ),
        .dataout(\lut_$abc$22685$li422_li422_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1228___output_0_0_to_lut_$abc$44827$new_new_n1230___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1228___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1230___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1228___output_0_0_to_lut_$abc$22685$li422_li422_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1228___output_0_0 ),
        .dataout(\lut_$abc$22685$li422_li422_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1228___output_0_0_to_lut_$abc$44827$new_new_n1236___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1228___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1236___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7_to_lut_$abc$44827$new_new_n1229___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 ),
        .dataout(\lut_$abc$44827$new_new_n1229___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7_to_lut_$abc$44827$new_new_n1235___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 ),
        .dataout(\lut_$abc$44827$new_new_n1235___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7_to_lut_$abc$22685$li418_li418_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 ),
        .dataout(\lut_$abc$22685$li418_li418_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7_to_lut_$abc$22685$li417_li417_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 ),
        .dataout(\lut_$abc$22685$li417_li417_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8_to_lut_$abc$44827$new_new_n1229___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 ),
        .dataout(\lut_$abc$44827$new_new_n1229___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8_to_lut_$abc$44827$new_new_n1235___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 ),
        .dataout(\lut_$abc$44827$new_new_n1235___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8_to_lut_$abc$22685$li418_li418_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 ),
        .dataout(\lut_$abc$22685$li418_li418_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1229___output_0_0_to_lut_$abc$44827$new_new_n1230___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1229___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1230___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1229___output_0_0_to_lut_$abc$44827$new_new_n1612___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1229___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1612___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1238___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1238___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1230___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1230___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1289___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1289___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12_to_lut_$abc$22685$li423_li423_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ),
        .dataout(\lut_$abc$22685$li423_li423_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12_to_lut_$abc$22685$li422_li422_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ),
        .dataout(\lut_$abc$22685$li422_li422_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1230___output_0_0_to_lut_$abc$44827$new_new_n1237___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1230___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1237___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1230___output_0_0_to_lut_$abc$44827$new_new_n1303___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1230___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1303___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1230___output_0_0_to_lut_$abc$44827$new_new_n1316___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1230___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1316___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5_to_lut_$abc$44827$new_new_n1234___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 ),
        .dataout(\lut_$abc$44827$new_new_n1234___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5_to_lut_$abc$44827$new_new_n1231___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 ),
        .dataout(\lut_$abc$44827$new_new_n1231___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5_to_lut_$abc$22685$li416_li416_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 ),
        .dataout(\lut_$abc$22685$li416_li416_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5_to_lut_$abc$22685$li415_li415_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 ),
        .dataout(\lut_$abc$22685$li415_li415_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4_to_lut_$abc$44827$new_new_n1234___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 ),
        .dataout(\lut_$abc$44827$new_new_n1234___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4_to_lut_$abc$44827$new_new_n1231___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 ),
        .dataout(\lut_$abc$44827$new_new_n1231___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4_to_lut_$abc$44827$new_new_n1745___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 ),
        .dataout(\lut_$abc$44827$new_new_n1745___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4_to_lut_$abc$22685$li414_li414_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 ),
        .dataout(\lut_$abc$22685$li414_li414_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6_to_lut_$abc$44827$new_new_n1235___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 ),
        .dataout(\lut_$abc$44827$new_new_n1235___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6_to_lut_$abc$44827$new_new_n1231___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 ),
        .dataout(\lut_$abc$44827$new_new_n1231___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6_to_lut_$abc$44827$new_new_n1665___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 ),
        .dataout(\lut_$abc$44827$new_new_n1665___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6_to_lut_$abc$22685$li416_li416_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 ),
        .dataout(\lut_$abc$22685$li416_li416_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1231___output_0_0_to_lut_$abc$44827$new_new_n1236___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1231___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1236___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1231___output_0_0_to_lut_$abc$44827$new_new_n1612___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1231___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1612___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1231___output_0_0_to_lut_$abc$44827$new_new_n1665___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1231___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1665___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3_to_lut_$abc$44827$new_new_n1232___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ),
        .dataout(\lut_$abc$44827$new_new_n1232___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3_to_lut_$abc$44827$new_new_n1234___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ),
        .dataout(\lut_$abc$44827$new_new_n1234___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3_to_lut_$abc$44827$new_new_n1745___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ),
        .dataout(\lut_$abc$44827$new_new_n1745___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3_to_lut_$abc$22685$li414_li414_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ),
        .dataout(\lut_$abc$22685$li414_li414_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3_to_lut_$abc$22685$li413_li413_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ),
        .dataout(\lut_$abc$22685$li413_li413_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1232___output_0_0_to_lut_$abc$44827$new_new_n1236___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1232___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1236___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1232___output_0_0_to_lut_$abc$44827$new_new_n1612___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1232___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1612___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1232___output_0_0_to_lut_$abc$44827$new_new_n1665___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1232___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1665___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0_to_lut_$abc$44827$new_new_n1233___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1233___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0_to_lut_$abc$44827$new_new_n1753___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1753___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0_to_lut_$abc$22685$li410_li410_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li410_li410_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0_to_lut_$abc$22685$li411_li411_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li411_li411_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1_to_lut_$abc$44827$new_new_n1233___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 ),
        .dataout(\lut_$abc$44827$new_new_n1233___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1_to_lut_$abc$44827$new_new_n1753___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 ),
        .dataout(\lut_$abc$44827$new_new_n1753___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1_to_lut_$abc$22685$li411_li411_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 ),
        .dataout(\lut_$abc$22685$li411_li411_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2_to_lut_$abc$44827$new_new_n1233___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 ),
        .dataout(\lut_$abc$44827$new_new_n1233___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2_to_lut_$abc$44827$new_new_n1753___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 ),
        .dataout(\lut_$abc$44827$new_new_n1753___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1233___output_0_0_to_lut_$abc$44827$new_new_n1236___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1233___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1236___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1233___output_0_0_to_lut_$abc$44827$new_new_n1612___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1233___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1612___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1233___output_0_0_to_lut_$abc$44827$new_new_n1665___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1233___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1665___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1233___output_0_0_to_lut_$abc$44827$new_new_n1745___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1233___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1745___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1233___output_0_0_to_lut_$abc$22685$li414_li414_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1233___output_0_0 ),
        .dataout(\lut_$abc$22685$li414_li414_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1233___output_0_0_to_lut_$abc$22685$li413_li413_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1233___output_0_0 ),
        .dataout(\lut_$abc$22685$li413_li413_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1234___output_0_0_to_lut_$abc$44827$new_new_n1236___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1234___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1236___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1234___output_0_0_to_lut_$abc$44827$new_new_n1612___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1234___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1612___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1234___output_0_0_to_lut_$abc$44827$new_new_n1665___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1234___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1665___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1235___output_0_0_to_lut_$abc$44827$new_new_n1236___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1235___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1236___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1235___output_0_0_to_lut_$abc$44827$new_new_n1612___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1235___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1612___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1236___output_0_0_to_lut_$abc$44827$new_new_n1237___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1236___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1237___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1236___output_0_0_to_lut_$abc$44827$new_new_n1303___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1236___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1303___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1236___output_0_0_to_lut_$abc$44827$new_new_n1316___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1236___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1316___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1237___output_0_0_to_lut_$abc$44827$new_new_n1238___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1237___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1238___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1237___output_0_0_to_lut_$abc$44827$new_new_n1290___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1237___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1290___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1237___output_0_0_to_lut_$abc$44827$new_new_n1296___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1237___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1296___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1237___output_0_0_to_lut_$abc$22685$li423_li423_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1237___output_0_0 ),
        .dataout(\lut_$abc$22685$li423_li423_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13_to_lut_$abc$44827$new_new_n1238___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 ),
        .dataout(\lut_$abc$44827$new_new_n1238___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13_to_lut_$abc$44827$new_new_n1289___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 ),
        .dataout(\lut_$abc$44827$new_new_n1289___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13_to_lut_$abc$22685$li423_li423_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 ),
        .dataout(\lut_$abc$22685$li423_li423_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13_to_lut_$abc$44827$new_new_n1288___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 ),
        .dataout(\lut_$abc$44827$new_new_n1288___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1238___output_0_0_to_lut_$abc$22685$li425_li425_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1238___output_0_0 ),
        .dataout(\lut_$abc$22685$li425_li425_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1238___output_0_0_to_lut_$abc$22685$li424_li424_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1238___output_0_0 ),
        .dataout(\lut_$abc$22685$li424_li424_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14_to_lut_$abc$22685$li425_li425_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 ),
        .dataout(\lut_$abc$22685$li425_li425_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14_to_lut_$abc$22685$li424_li424_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 ),
        .dataout(\lut_$abc$22685$li424_li424_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14_to_lut_$abc$44827$new_new_n1289___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 ),
        .dataout(\lut_$abc$44827$new_new_n1289___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14_to_lut_$abc$44827$new_new_n1288___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 ),
        .dataout(\lut_$abc$44827$new_new_n1288___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15_to_lut_$abc$22685$li425_li425_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 ),
        .dataout(\lut_$abc$22685$li425_li425_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15_to_lut_$abc$44827$new_new_n1290___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 ),
        .dataout(\lut_$abc$44827$new_new_n1290___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15_to_lut_$abc$44827$new_new_n1293___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 ),
        .dataout(\lut_$abc$44827$new_new_n1293___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15_to_lut_$abc$44827$new_new_n1288___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 ),
        .dataout(\lut_$abc$44827$new_new_n1288___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1288___output_0_0_to_lut_$abc$44827$new_new_n1290___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1288___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1290___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1288___output_0_0_to_lut_$abc$44827$new_new_n1301___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1288___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1301___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1288___output_0_0_to_lut_$abc$44827$new_new_n1295___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1288___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1295___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1289___output_0_0_to_lut_$abc$44827$new_new_n1294___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1289___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1294___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1289___output_0_0_to_lut_$abc$44827$new_new_n1290___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1289___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1290___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1290___output_0_0_to_lut_$abc$22685$li427_li427_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1290___output_0_0 ),
        .dataout(\lut_$abc$22685$li427_li427_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1290___output_0_0_to_lut_$abc$22685$li426_li426_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1290___output_0_0 ),
        .dataout(\lut_$abc$22685$li426_li426_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16_to_lut_$abc$22685$li427_li427_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ),
        .dataout(\lut_$abc$22685$li427_li427_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16_to_lut_$abc$44827$new_new_n1293___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ),
        .dataout(\lut_$abc$44827$new_new_n1293___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16_to_lut_$abc$44827$new_new_n1301___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ),
        .dataout(\lut_$abc$44827$new_new_n1301___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16_to_lut_$abc$44827$new_new_n1295___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ),
        .dataout(\lut_$abc$44827$new_new_n1295___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16_to_lut_$abc$22685$li426_li426_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ),
        .dataout(\lut_$abc$22685$li426_li426_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17_to_lut_$abc$22685$li427_li427_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 ),
        .dataout(\lut_$abc$22685$li427_li427_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17_to_lut_$abc$44827$new_new_n1293___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 ),
        .dataout(\lut_$abc$44827$new_new_n1293___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17_to_lut_$abc$44827$new_new_n1301___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 ),
        .dataout(\lut_$abc$44827$new_new_n1301___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17_to_lut_$abc$44827$new_new_n1295___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 ),
        .dataout(\lut_$abc$44827$new_new_n1295___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1293___output_0_0_to_lut_$abc$44827$new_new_n1294___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1293___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1294___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1294___output_0_0_to_lut_$abc$44827$new_new_n1296___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1294___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1296___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1294___output_0_0_to_lut_$abc$44827$new_new_n1303___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1294___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1303___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1294___output_0_0_to_lut_$abc$44827$new_new_n1316___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1294___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1316___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1295___output_0_0_to_lut_$abc$44827$new_new_n1296___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1295___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1296___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1296___output_0_0_to_lut_$abc$22685$li429_li429_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1296___output_0_0 ),
        .dataout(\lut_$abc$22685$li429_li429_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1296___output_0_0_to_lut_$abc$22685$li428_li428_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1296___output_0_0 ),
        .dataout(\lut_$abc$22685$li428_li428_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18_to_lut_$abc$22685$li429_li429_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 ),
        .dataout(\lut_$abc$22685$li429_li429_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18_to_lut_$abc$22685$li428_li428_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 ),
        .dataout(\lut_$abc$22685$li428_li428_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18_to_lut_$abc$44827$new_new_n1300___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 ),
        .dataout(\lut_$abc$44827$new_new_n1300___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18_to_lut_$abc$44827$new_new_n1302___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 ),
        .dataout(\lut_$abc$44827$new_new_n1302___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1300___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1300___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1302___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1302___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1298___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1298___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1306___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1306___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1304___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1304___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1298___output_0_0_to_lut_$abc$22685$li429_li429_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1298___output_0_0 ),
        .dataout(\lut_$abc$22685$li429_li429_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1300___output_0_0_to_lut_$abc$44827$new_new_n1301___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1300___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1301___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1301___output_0_0_to_lut_$abc$44827$new_new_n1303___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1301___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1303___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1301___output_0_0_to_lut_$abc$44827$new_new_n1316___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1301___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1316___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1302___output_0_0_to_lut_$abc$44827$new_new_n1303___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1302___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1303___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1302___output_0_0_to_lut_$abc$44827$new_new_n1314___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1302___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1314___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1303___output_0_0_to_lut_$abc$44827$new_new_n1307___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1303___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1307___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1303___output_0_0_to_lut_$abc$22685$li430_li430_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1303___output_0_0 ),
        .dataout(\lut_$abc$22685$li430_li430_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1303___output_0_0_to_lut_$abc$44827$new_new_n1311___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1303___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1311___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20_to_lut_$abc$44827$new_new_n1308___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1308___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20_to_lut_$abc$44827$new_new_n1306___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1306___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20_to_lut_$abc$44827$new_new_n1304___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1304___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1304___output_0_0_to_lut_$abc$44827$new_new_n1307___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1304___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1307___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1304___output_0_0_to_lut_$abc$44827$new_new_n1314___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1304___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1314___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1304___output_0_0_to_lut_$abc$22685$li430_li430_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1304___output_0_0 ),
        .dataout(\lut_$abc$22685$li430_li430_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1304___output_0_0_to_lut_$abc$44827$new_new_n1311___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1304___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1311___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1306___output_0_0_to_lut_$abc$44827$new_new_n1307___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1306___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1307___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1306___output_0_0_to_lut_$abc$44827$new_new_n1315___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1306___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1315___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1306___output_0_0_to_lut_$abc$44827$new_new_n1311___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1306___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1311___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1307___output_0_0_to_lut_$abc$22685$li431_li431_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1307___output_0_0 ),
        .dataout(\lut_$abc$22685$li431_li431_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1308___output_0_0_to_lut_$abc$22685$li431_li431_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1308___output_0_0 ),
        .dataout(\lut_$abc$22685$li431_li431_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1308___output_0_0_to_lut_$abc$44827$new_new_n1314___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1308___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1314___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1308___output_0_0_to_lut_$abc$44827$new_new_n1315___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1308___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1315___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1308___output_0_0_to_lut_$abc$44827$new_new_n1311___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1308___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1311___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1309___output_0_0_to_lut_$abc$22685$li431_li431_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1309___output_0_0 ),
        .dataout(\lut_$abc$22685$li431_li431_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1309___output_0_0_to_lut_$abc$44827$new_new_n1314___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1309___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1314___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1309___output_0_0_to_lut_$abc$44827$new_new_n1311___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1309___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1311___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21_to_lut_$abc$22685$li431_li431_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ),
        .dataout(\lut_$abc$22685$li431_li431_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1314___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1314___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1315___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1315___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1312___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1312___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1311___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1311___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1311___output_0_0_to_lut_$abc$22685$li432_li432_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1311___output_0_0 ),
        .dataout(\lut_$abc$22685$li432_li432_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22_to_lut_$abc$44827$new_new_n1312___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1312___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22_to_lut_$abc$44827$new_new_n1318___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1318___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22_to_lut_$abc$44827$new_new_n1317___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1317___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1312___output_0_0_to_lut_$abc$44827$new_new_n1314___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1312___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1314___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1312___output_0_0_to_lut_$abc$44827$new_new_n1315___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1312___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1315___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1312___output_0_0_to_lut_$abc$22685$li432_li432_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1312___output_0_0 ),
        .dataout(\lut_$abc$22685$li432_li432_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1314___output_0_0_to_lut_$abc$44827$new_new_n1316___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1314___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1316___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1315___output_0_0_to_lut_$abc$44827$new_new_n1316___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1315___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1316___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$44827$new_new_n1370___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1370___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$44827$new_new_n1341___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1341___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$44827$new_new_n1350___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1350___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$44827$new_new_n1323___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1323___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$22685$li438_li438_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$22685$li438_li438_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$22685$li433_li433_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$22685$li433_li433_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1316___output_0_0_to_lut_$abc$22685$li434_li434_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1316___output_0_0 ),
        .dataout(\lut_$abc$22685$li434_li434_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1320___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1320___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1318___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1318___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1317___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1317___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1317___output_0_0_to_lut_$abc$44827$new_new_n1336___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1317___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1336___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1317___output_0_0_to_lut_$abc$44827$new_new_n1323___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1317___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1323___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1317___output_0_0_to_lut_$abc$22685$li433_li433_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1317___output_0_0 ),
        .dataout(\lut_$abc$22685$li433_li433_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1317___output_0_0_to_lut_$abc$22685$li434_li434_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1317___output_0_0 ),
        .dataout(\lut_$abc$22685$li434_li434_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1318___output_0_0_to_lut_$abc$44827$new_new_n1331___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1318___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1331___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1318___output_0_0_to_lut_$abc$44827$new_new_n1323___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1318___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1323___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1318___output_0_0_to_lut_$abc$22685$li433_li433_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1318___output_0_0 ),
        .dataout(\lut_$abc$22685$li433_li433_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1318___output_0_0_to_lut_$abc$22685$li434_li434_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1318___output_0_0 ),
        .dataout(\lut_$abc$22685$li434_li434_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1320___output_0_0_to_lut_$abc$44827$new_new_n1336___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1320___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1336___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1320___output_0_0_to_lut_$abc$44827$new_new_n1331___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1320___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1331___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1320___output_0_0_to_lut_$abc$44827$new_new_n1323___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1320___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1323___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1320___output_0_0_to_lut_$abc$22685$li434_li434_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1320___output_0_0 ),
        .dataout(\lut_$abc$22685$li434_li434_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1321___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1321___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1324___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1324___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1325___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1325___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1321___output_0_0_to_lut_$abc$44827$new_new_n1336___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1321___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1336___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1321___output_0_0_to_lut_$abc$44827$new_new_n1331___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1321___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1331___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1321___output_0_0_to_lut_$abc$44827$new_new_n1323___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1321___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1323___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1321___output_0_0_to_lut_$abc$22685$li434_li434_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1321___output_0_0 ),
        .dataout(\lut_$abc$22685$li434_li434_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1323___output_0_0_to_lut_$abc$22685$li437_li437_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1323___output_0_0 ),
        .dataout(\lut_$abc$22685$li437_li437_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1323___output_0_0_to_lut_$abc$22685$li435_li435_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1323___output_0_0 ),
        .dataout(\lut_$abc$22685$li435_li435_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1323___output_0_0_to_lut_$abc$22685$li436_li436_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1323___output_0_0 ),
        .dataout(\lut_$abc$22685$li436_li436_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1324___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1324___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1332___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1332___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1325___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1325___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1327___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1327___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1324___output_0_0_to_lut_$abc$44827$new_new_n1331___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1324___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1331___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1324___output_0_0_to_lut_$abc$22685$li435_li435_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1324___output_0_0 ),
        .dataout(\lut_$abc$22685$li435_li435_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1324___output_0_0_to_lut_$abc$22685$li436_li436_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1324___output_0_0 ),
        .dataout(\lut_$abc$22685$li436_li436_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1325___output_0_0_to_lut_$abc$44827$new_new_n1335___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1325___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1335___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1325___output_0_0_to_lut_$abc$44827$new_new_n1331___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1325___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1331___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1325___output_0_0_to_lut_$abc$22685$li435_li435_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1325___output_0_0 ),
        .dataout(\lut_$abc$22685$li435_li435_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1325___output_0_0_to_lut_$abc$22685$li436_li436_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1325___output_0_0 ),
        .dataout(\lut_$abc$22685$li436_li436_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1325___output_0_0_to_lut_$abc$44827$new_new_n1333___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1325___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1333___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1335___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1335___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1337___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1337___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1327___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1327___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1330___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1330___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1333___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1333___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1327___output_0_0_to_lut_$abc$44827$new_new_n1331___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1327___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1331___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1327___output_0_0_to_lut_$abc$22685$li436_li436_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1327___output_0_0 ),
        .dataout(\lut_$abc$22685$li436_li436_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27_to_lut_$abc$44827$new_new_n1329___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1329___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27_to_lut_$abc$44827$new_new_n1348___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1348___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27_to_lut_$abc$44827$new_new_n1338___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1338___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1329___output_0_0_to_lut_$abc$44827$new_new_n1335___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1329___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1335___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1329___output_0_0_to_lut_$abc$44827$new_new_n1337___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1329___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1337___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1329___output_0_0_to_lut_$abc$44827$new_new_n1330___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1329___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1330___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1330___output_0_0_to_lut_$abc$22685$li437_li437_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1330___output_0_0 ),
        .dataout(\lut_$abc$22685$li437_li437_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1331___output_0_0_to_lut_$abc$44827$new_new_n1337___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1331___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1337___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1331___output_0_0_to_lut_$abc$22685$li437_li437_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1331___output_0_0 ),
        .dataout(\lut_$abc$22685$li437_li437_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1332___output_0_0_to_lut_$abc$44827$new_new_n1335___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1332___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1335___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1332___output_0_0_to_lut_$abc$44827$new_new_n1337___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1332___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1337___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1332___output_0_0_to_lut_$abc$44827$new_new_n1333___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1332___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1333___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1333___output_0_0_to_lut_$abc$22685$li437_li437_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1333___output_0_0 ),
        .dataout(\lut_$abc$22685$li437_li437_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1335___output_0_0_to_lut_$abc$44827$new_new_n1336___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1335___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1336___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1336___output_0_0_to_lut_$abc$44827$new_new_n1370___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1336___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1370___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1336___output_0_0_to_lut_$abc$44827$new_new_n1341___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1336___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1341___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1336___output_0_0_to_lut_$abc$44827$new_new_n1350___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1336___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1350___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1336___output_0_0_to_lut_$abc$22685$li438_li438_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1336___output_0_0 ),
        .dataout(\lut_$abc$22685$li438_li438_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1337___output_0_0_to_lut_$abc$44827$new_new_n1370___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1337___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1370___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1337___output_0_0_to_lut_$abc$44827$new_new_n1341___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1337___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1341___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1337___output_0_0_to_lut_$abc$44827$new_new_n1350___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1337___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1350___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1337___output_0_0_to_lut_$abc$22685$li438_li438_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1337___output_0_0 ),
        .dataout(\lut_$abc$22685$li438_li438_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1338___output_0_0_to_lut_$abc$44827$new_new_n1341___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1338___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1341___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1338___output_0_0_to_lut_$abc$22685$li438_li438_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1338___output_0_0 ),
        .dataout(\lut_$abc$22685$li438_li438_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1338___output_0_0_to_lut_$abc$44827$new_new_n1347___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1338___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1347___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1343___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1343___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1339___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1339___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1348___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1348___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1339___output_0_0_to_lut_$abc$44827$new_new_n1341___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1339___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1341___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1339___output_0_0_to_lut_$abc$22685$li438_li438_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1339___output_0_0 ),
        .dataout(\lut_$abc$22685$li438_li438_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1339___output_0_0_to_lut_$abc$44827$new_new_n1347___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1339___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1347___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1341___output_0_0_to_lut_$abc$22685$li440_li440_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1341___output_0_0 ),
        .dataout(\lut_$abc$22685$li440_li440_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1341___output_0_0_to_lut_$abc$22685$li439_li439_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1341___output_0_0 ),
        .dataout(\lut_$abc$22685$li439_li439_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1345___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1345___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1349___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1349___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1342___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1342___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1342___output_0_0_to_lut_$abc$22685$li440_li440_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1342___output_0_0 ),
        .dataout(\lut_$abc$22685$li440_li440_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1342___output_0_0_to_lut_$abc$22685$li439_li439_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1342___output_0_0 ),
        .dataout(\lut_$abc$22685$li439_li439_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1342___output_0_0_to_lut_$abc$44827$new_new_n1347___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1342___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1347___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1343___output_0_0_to_lut_$abc$22685$li440_li440_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1343___output_0_0 ),
        .dataout(\lut_$abc$22685$li440_li440_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1343___output_0_0_to_lut_$abc$22685$li439_li439_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1343___output_0_0 ),
        .dataout(\lut_$abc$22685$li439_li439_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1343___output_0_0_to_lut_$abc$44827$new_new_n1349___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1343___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1349___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1343___output_0_0_to_lut_$abc$44827$new_new_n1347___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1343___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1347___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30_to_lut_$abc$44827$new_new_n1352___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1352___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30_to_lut_$abc$44827$new_new_n1345___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1345___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1345___output_0_0_to_lut_$abc$22685$li440_li440_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1345___output_0_0 ),
        .dataout(\lut_$abc$22685$li440_li440_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1345___output_0_0_to_lut_$abc$44827$new_new_n1349___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1345___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1349___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1345___output_0_0_to_lut_$abc$44827$new_new_n1347___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1345___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1347___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1347___output_0_0_to_lut_$abc$44827$new_new_n1370___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1347___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1370___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1347___output_0_0_to_lut_$abc$44827$new_new_n1350___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1347___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1350___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1348___output_0_0_to_lut_$abc$44827$new_new_n1349___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1348___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1349___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1349___output_0_0_to_lut_$abc$44827$new_new_n1369___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1349___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1369___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1349___output_0_0_to_lut_$abc$44827$new_new_n1350___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1349___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1350___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1350___output_0_0_to_lut_$abc$22685$li444_li444_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1350___output_0_0 ),
        .dataout(\lut_$abc$22685$li444_li444_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1350___output_0_0_to_lut_$abc$22685$li442_li442_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1350___output_0_0 ),
        .dataout(\lut_$abc$22685$li442_li442_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1350___output_0_0_to_lut_$abc$22685$li441_li441_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1350___output_0_0 ),
        .dataout(\lut_$abc$22685$li441_li441_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1350___output_0_0_to_lut_$abc$22685$li443_li443_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1350___output_0_0 ),
        .dataout(\lut_$abc$22685$li443_li443_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1361___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1361___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1358___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1358___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1355___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1355___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1351___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1351___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1351___output_0_0_to_lut_$abc$22685$li442_li442_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1351___output_0_0 ),
        .dataout(\lut_$abc$22685$li442_li442_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1351___output_0_0_to_lut_$abc$22685$li441_li441_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1351___output_0_0 ),
        .dataout(\lut_$abc$22685$li441_li441_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1351___output_0_0_to_lut_$abc$44827$new_new_n1357___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1351___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1357___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1352___output_0_0_to_lut_$abc$44827$new_new_n1361___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1352___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1361___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1352___output_0_0_to_lut_$abc$44827$new_new_n1358___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1352___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1358___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1352___output_0_0_to_lut_$abc$22685$li442_li442_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1352___output_0_0 ),
        .dataout(\lut_$abc$22685$li442_li442_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1352___output_0_0_to_lut_$abc$22685$li441_li441_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1352___output_0_0 ),
        .dataout(\lut_$abc$22685$li441_li441_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1352___output_0_0_to_lut_$abc$44827$new_new_n1357___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1352___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1357___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32_to_lut_$abc$44827$new_new_n1354___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1354___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32_to_lut_$abc$44827$new_new_n1359___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1359___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32_to_lut_$abc$44827$new_new_n1364___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1364___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1354___output_0_0_to_lut_$abc$44827$new_new_n1361___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1354___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1361___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1354___output_0_0_to_lut_$abc$44827$new_new_n1358___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1354___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1358___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1354___output_0_0_to_lut_$abc$44827$new_new_n1355___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1354___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1355___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1355___output_0_0_to_lut_$abc$22685$li442_li442_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1355___output_0_0 ),
        .dataout(\lut_$abc$22685$li442_li442_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1355___output_0_0_to_lut_$abc$44827$new_new_n1357___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1355___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1357___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1357___output_0_0_to_lut_$abc$22685$li443_li443_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1357___output_0_0 ),
        .dataout(\lut_$abc$22685$li443_li443_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1358___output_0_0_to_lut_$abc$44827$new_new_n1369___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1358___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1369___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1358___output_0_0_to_lut_$abc$22685$li444_li444_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1358___output_0_0 ),
        .dataout(\lut_$abc$22685$li444_li444_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1358___output_0_0_to_lut_$abc$22685$li443_li443_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1358___output_0_0 ),
        .dataout(\lut_$abc$22685$li443_li443_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1368___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1368___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1363___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1363___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1359___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1359___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1367___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1367___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1365___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1365___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1359___output_0_0_to_lut_$abc$44827$new_new_n1361___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1359___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1361___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1359___output_0_0_to_lut_$abc$22685$li443_li443_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1359___output_0_0 ),
        .dataout(\lut_$abc$22685$li443_li443_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1361___output_0_0_to_lut_$abc$22685$li444_li444_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1361___output_0_0 ),
        .dataout(\lut_$abc$22685$li444_li444_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1361___output_0_0_to_lut_$abc$44827$new_new_n1367___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1361___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1367___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34_to_lut_$abc$44827$new_new_n1362___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1362___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34_to_lut_$abc$44827$new_new_n1371___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1371___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1362___output_0_0_to_lut_$abc$44827$new_new_n1368___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1362___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1368___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1362___output_0_0_to_lut_$abc$44827$new_new_n1363___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1362___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1363___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1362___output_0_0_to_lut_$abc$44827$new_new_n1367___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1362___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1367___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1363___output_0_0_to_lut_$abc$22685$li444_li444_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1363___output_0_0 ),
        .dataout(\lut_$abc$22685$li444_li444_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1364___output_0_0_to_lut_$abc$44827$new_new_n1368___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1364___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1368___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1364___output_0_0_to_lut_$abc$44827$new_new_n1367___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1364___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1367___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1364___output_0_0_to_lut_$abc$44827$new_new_n1365___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1364___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1365___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1365___output_0_0_to_lut_$abc$22685$li444_li444_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1365___output_0_0 ),
        .dataout(\lut_$abc$22685$li444_li444_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1367___output_0_0_to_lut_$abc$44827$new_new_n1370___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1367___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1370___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1368___output_0_0_to_lut_$abc$44827$new_new_n1369___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1368___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1369___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1369___output_0_0_to_lut_$abc$44827$new_new_n1370___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1369___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1370___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1370___output_0_0_to_lut_$abc$22685$li447_li447_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1370___output_0_0 ),
        .dataout(\lut_$abc$22685$li447_li447_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1370___output_0_0_to_lut_$abc$22685$li446_li446_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1370___output_0_0 ),
        .dataout(\lut_$abc$22685$li446_li446_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1370___output_0_0_to_lut_$abc$22685$li448_li448_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1370___output_0_0 ),
        .dataout(\lut_$abc$22685$li448_li448_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1370___output_0_0_to_lut_$abc$22685$li445_li445_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1370___output_0_0 ),
        .dataout(\lut_$abc$22685$li445_li445_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1371___output_0_0_to_lut_$abc$44827$new_new_n1379___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1371___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1379___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1371___output_0_0_to_lut_$abc$44827$new_new_n1373___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1371___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1373___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1371___output_0_0_to_lut_$abc$22685$li446_li446_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1371___output_0_0 ),
        .dataout(\lut_$abc$22685$li446_li446_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1371___output_0_0_to_lut_$abc$44827$new_new_n1381___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1371___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1381___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35_to_lut_$abc$44827$new_new_n1372___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1372___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35_to_lut_$abc$44827$new_new_n1375___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1375___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1372___output_0_0_to_lut_$abc$44827$new_new_n1379___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1372___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1379___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1372___output_0_0_to_lut_$abc$44827$new_new_n1373___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1372___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1373___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1372___output_0_0_to_lut_$abc$22685$li446_li446_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1372___output_0_0 ),
        .dataout(\lut_$abc$22685$li446_li446_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1372___output_0_0_to_lut_$abc$44827$new_new_n1381___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1372___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1381___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1373___output_0_0_to_lut_$abc$22685$li447_li447_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1373___output_0_0 ),
        .dataout(\lut_$abc$22685$li447_li447_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1373___output_0_0_to_lut_$abc$22685$li448_li448_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1373___output_0_0 ),
        .dataout(\lut_$abc$22685$li448_li448_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1373___output_0_0_to_lut_$abc$22685$li445_li445_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1373___output_0_0 ),
        .dataout(\lut_$abc$22685$li445_li445_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1375___output_0_0_to_lut_$abc$22685$li447_li447_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1375___output_0_0 ),
        .dataout(\lut_$abc$22685$li447_li447_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1375___output_0_0_to_lut_$abc$44827$new_new_n1379___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1375___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1379___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1375___output_0_0_to_lut_$abc$22685$li446_li446_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1375___output_0_0 ),
        .dataout(\lut_$abc$22685$li446_li446_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1375___output_0_0_to_lut_$abc$44827$new_new_n1381___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1375___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1381___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1375___output_0_0_to_lut_$abc$44827$new_new_n1382___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1375___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1382___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36_to_lut_$abc$44827$new_new_n1376___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1376___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36_to_lut_$abc$44827$new_new_n1382___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1382___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36_to_lut_$abc$44827$new_new_n1378___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1378___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1376___output_0_0_to_lut_$abc$22685$li447_li447_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1376___output_0_0 ),
        .dataout(\lut_$abc$22685$li447_li447_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1376___output_0_0_to_lut_$abc$44827$new_new_n1379___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1376___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1379___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1376___output_0_0_to_lut_$abc$22685$li446_li446_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1376___output_0_0 ),
        .dataout(\lut_$abc$22685$li446_li446_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1376___output_0_0_to_lut_$abc$44827$new_new_n1381___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1376___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1381___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37_to_lut_$abc$44827$new_new_n1378___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37 ),
        .dataout(\lut_$abc$44827$new_new_n1378___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37_to_lut_$abc$44827$new_new_n1383___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37 ),
        .dataout(\lut_$abc$44827$new_new_n1383___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1378___output_0_0_to_lut_$abc$22685$li447_li447_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1378___output_0_0 ),
        .dataout(\lut_$abc$22685$li447_li447_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1378___output_0_0_to_lut_$abc$44827$new_new_n1379___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1378___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1379___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1378___output_0_0_to_lut_$abc$44827$new_new_n1381___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1378___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1381___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1378___output_0_0_to_lut_$abc$44827$new_new_n1382___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1378___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1382___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1379___output_0_0_to_lut_$abc$22685$li447_li447_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1379___output_0_0 ),
        .dataout(\lut_$abc$22685$li447_li447_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1381___output_0_0_to_lut_$abc$22685$li448_li448_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1381___output_0_0 ),
        .dataout(\lut_$abc$22685$li448_li448_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1382___output_0_0_to_lut_$abc$22685$li448_li448_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1382___output_0_0 ),
        .dataout(\lut_$abc$22685$li448_li448_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1383___output_0_0_to_lut_$abc$22685$li448_li448_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1383___output_0_0 ),
        .dataout(\lut_$abc$22685$li448_li448_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0_to_lut_$abc$44827$new_new_n1389___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1389___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0_to_lut_$abc$44827$new_new_n1387___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1387___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0_to_lut_$abc$22685$li450_li450_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li450_li450_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0_to_lut_$abc$22685$li449_li449_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li449_li449_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1_to_lut_$abc$44827$new_new_n1389___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 ),
        .dataout(\lut_$abc$44827$new_new_n1389___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1_to_lut_$abc$44827$new_new_n1387___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 ),
        .dataout(\lut_$abc$44827$new_new_n1387___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1_to_lut_$abc$22685$li450_li450_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 ),
        .dataout(\lut_$abc$22685$li450_li450_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2_to_lut_$abc$44827$new_new_n1389___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 ),
        .dataout(\lut_$abc$44827$new_new_n1389___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2_to_lut_$abc$44827$new_new_n1387___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 ),
        .dataout(\lut_$abc$44827$new_new_n1387___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1387___output_0_0_to_lut_$abc$22685$li451_li451_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1387___output_0_0 ),
        .dataout(\lut_$abc$22685$li451_li451_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1389___output_0_0_to_lut_$abc$44827$new_new_n1408___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1389___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1408___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1389___output_0_0_to_lut_$abc$44827$new_new_n1392___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1389___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1392___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1389___output_0_0_to_lut_$abc$22685$li452_li452_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1389___output_0_0 ),
        .dataout(\lut_$abc$22685$li452_li452_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1389___output_0_0_to_lut_$abc$22685$li453_li453_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1389___output_0_0 ),
        .dataout(\lut_$abc$22685$li453_li453_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3_to_lut_$abc$44827$new_new_n1392___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ),
        .dataout(\lut_$abc$44827$new_new_n1392___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3_to_lut_$abc$44827$new_new_n1405___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ),
        .dataout(\lut_$abc$44827$new_new_n1405___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3_to_lut_$abc$44827$new_new_n1407___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ),
        .dataout(\lut_$abc$44827$new_new_n1407___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3_to_lut_$abc$22685$li452_li452_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ),
        .dataout(\lut_$abc$22685$li452_li452_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3_to_lut_$abc$22685$li453_li453_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ),
        .dataout(\lut_$abc$22685$li453_li453_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4_to_lut_$abc$44827$new_new_n1392___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 ),
        .dataout(\lut_$abc$44827$new_new_n1392___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4_to_lut_$abc$44827$new_new_n1405___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 ),
        .dataout(\lut_$abc$44827$new_new_n1405___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4_to_lut_$abc$44827$new_new_n1407___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 ),
        .dataout(\lut_$abc$44827$new_new_n1407___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4_to_lut_$abc$22685$li453_li453_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 ),
        .dataout(\lut_$abc$22685$li453_li453_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1392___output_0_0_to_lut_$abc$44827$new_new_n1399___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1392___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1399___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1392___output_0_0_to_lut_$abc$44827$new_new_n1395___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1392___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1395___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1392___output_0_0_to_lut_$abc$22685$li455_li455_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1392___output_0_0 ),
        .dataout(\lut_$abc$22685$li455_li455_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1392___output_0_0_to_lut_$abc$22685$li454_li454_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1392___output_0_0 ),
        .dataout(\lut_$abc$22685$li454_li454_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5_to_lut_$abc$44827$new_new_n1397___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ),
        .dataout(\lut_$abc$44827$new_new_n1397___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5_to_lut_$abc$44827$new_new_n1398___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ),
        .dataout(\lut_$abc$44827$new_new_n1398___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5_to_lut_$abc$44827$new_new_n1395___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ),
        .dataout(\lut_$abc$44827$new_new_n1395___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5_to_lut_$abc$22685$li455_li455_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ),
        .dataout(\lut_$abc$22685$li455_li455_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5_to_lut_$abc$22685$li454_li454_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ),
        .dataout(\lut_$abc$22685$li454_li454_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6_to_lut_$abc$44827$new_new_n1397___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 ),
        .dataout(\lut_$abc$44827$new_new_n1397___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6_to_lut_$abc$44827$new_new_n1398___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 ),
        .dataout(\lut_$abc$44827$new_new_n1398___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6_to_lut_$abc$44827$new_new_n1395___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 ),
        .dataout(\lut_$abc$44827$new_new_n1395___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6_to_lut_$abc$22685$li455_li455_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 ),
        .dataout(\lut_$abc$22685$li455_li455_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1395___output_0_0_to_lut_$abc$22685$li456_li456_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1395___output_0_0 ),
        .dataout(\lut_$abc$22685$li456_li456_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7_to_lut_$abc$44827$new_new_n1397___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 ),
        .dataout(\lut_$abc$44827$new_new_n1397___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7_to_lut_$abc$44827$new_new_n1398___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 ),
        .dataout(\lut_$abc$44827$new_new_n1398___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7_to_lut_$abc$22685$li456_li456_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 ),
        .dataout(\lut_$abc$22685$li456_li456_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1397___output_0_0_to_lut_$abc$44827$new_new_n1408___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1397___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1408___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1397___output_0_0_to_lut_$abc$44827$new_new_n1399___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1397___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1399___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1398___output_0_0_to_lut_$abc$44827$new_new_n1410___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1398___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1410___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1398___output_0_0_to_lut_$abc$44827$new_new_n1399___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1398___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1399___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1398___output_0_0_to_lut_$abc$44827$new_new_n1422___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1398___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1422___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1399___output_0_0_to_lut_$abc$44827$new_new_n1402___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1399___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1402___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1399___output_0_0_to_lut_$abc$22685$li457_li457_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1399___output_0_0 ),
        .dataout(\lut_$abc$22685$li457_li457_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1399___output_0_0_to_lut_$abc$22685$li458_li458_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1399___output_0_0 ),
        .dataout(\lut_$abc$22685$li458_li458_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8_to_lut_$abc$44827$new_new_n1410___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ),
        .dataout(\lut_$abc$44827$new_new_n1410___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8_to_lut_$abc$44827$new_new_n1407___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ),
        .dataout(\lut_$abc$44827$new_new_n1407___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8_to_lut_$abc$44827$new_new_n1402___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ),
        .dataout(\lut_$abc$44827$new_new_n1402___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8_to_lut_$abc$44827$new_new_n1422___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ),
        .dataout(\lut_$abc$44827$new_new_n1422___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8_to_lut_$abc$22685$li457_li457_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ),
        .dataout(\lut_$abc$22685$li457_li457_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8_to_lut_$abc$22685$li458_li458_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ),
        .dataout(\lut_$abc$22685$li458_li458_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9_to_lut_$abc$44827$new_new_n1406___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 ),
        .dataout(\lut_$abc$44827$new_new_n1406___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9_to_lut_$abc$44827$new_new_n1402___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 ),
        .dataout(\lut_$abc$44827$new_new_n1402___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9_to_lut_$abc$44827$new_new_n1409___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 ),
        .dataout(\lut_$abc$44827$new_new_n1409___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9_to_lut_$abc$22685$li458_li458_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 ),
        .dataout(\lut_$abc$22685$li458_li458_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1402___output_0_0_to_lut_$abc$22685$li460_li460_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1402___output_0_0 ),
        .dataout(\lut_$abc$22685$li460_li460_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1402___output_0_0_to_lut_$abc$22685$li459_li459_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1402___output_0_0 ),
        .dataout(\lut_$abc$22685$li459_li459_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10_to_lut_$abc$44827$new_new_n1406___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 ),
        .dataout(\lut_$abc$44827$new_new_n1406___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10_to_lut_$abc$22685$li460_li460_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 ),
        .dataout(\lut_$abc$22685$li460_li460_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10_to_lut_$abc$22685$li459_li459_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 ),
        .dataout(\lut_$abc$22685$li459_li459_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10_to_lut_$abc$44827$new_new_n1409___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 ),
        .dataout(\lut_$abc$44827$new_new_n1409___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11_to_lut_$abc$44827$new_new_n1406___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 ),
        .dataout(\lut_$abc$44827$new_new_n1406___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11_to_lut_$abc$22685$li460_li460_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 ),
        .dataout(\lut_$abc$22685$li460_li460_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11_to_lut_$abc$44827$new_new_n1409___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 ),
        .dataout(\lut_$abc$44827$new_new_n1409___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1405___output_0_0_to_lut_$abc$44827$new_new_n1408___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1405___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1408___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1406___output_0_0_to_lut_$abc$44827$new_new_n1410___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1406___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1410___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1406___output_0_0_to_lut_$abc$44827$new_new_n1408___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1406___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1408___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1406___output_0_0_to_lut_$abc$44827$new_new_n1422___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1406___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1422___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1407___output_0_0_to_lut_$abc$44827$new_new_n1408___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1407___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1408___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1408___output_0_0_to_lut_$abc$44827$new_new_n1444___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1408___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1444___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1408___output_0_0_to_lut_$abc$44827$new_new_n1425___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1408___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1425___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1408___output_0_0_to_lut_$abc$44827$new_new_n1410___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1408___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1410___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1409___output_0_0_to_lut_$abc$44827$new_new_n1410___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1409___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1410___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1409___output_0_0_to_lut_$abc$44827$new_new_n1422___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1409___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1422___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1410___output_0_0_to_lut_$abc$44827$new_new_n1419___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1410___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1419___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1410___output_0_0_to_lut_$abc$44827$new_new_n1414___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1410___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1414___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1410___output_0_0_to_lut_$abc$22685$li462_li462_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1410___output_0_0 ),
        .dataout(\lut_$abc$22685$li462_li462_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1410___output_0_0_to_lut_$abc$22685$li461_li461_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1410___output_0_0 ),
        .dataout(\lut_$abc$22685$li461_li461_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1424___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1424___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1419___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1419___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1411___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1411___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12_to_lut_$abc$44827$new_new_n1414___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ),
        .dataout(\lut_$abc$44827$new_new_n1414___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12_to_lut_$abc$22685$li462_li462_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ),
        .dataout(\lut_$abc$22685$li462_li462_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1411___output_0_0_to_lut_$abc$44827$new_new_n1422___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1411___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1422___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1411___output_0_0_to_lut_$abc$22685$li461_li461_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1411___output_0_0 ),
        .dataout(\lut_$abc$22685$li461_li461_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13_to_lut_$abc$44827$new_new_n1418___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 ),
        .dataout(\lut_$abc$44827$new_new_n1418___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13_to_lut_$abc$44827$new_new_n1417___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 ),
        .dataout(\lut_$abc$44827$new_new_n1417___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13_to_lut_$abc$44827$new_new_n1414___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 ),
        .dataout(\lut_$abc$44827$new_new_n1414___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13_to_lut_$abc$22685$li462_li462_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 ),
        .dataout(\lut_$abc$22685$li462_li462_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1414___output_0_0_to_lut_$abc$22685$li464_li464_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1414___output_0_0 ),
        .dataout(\lut_$abc$22685$li464_li464_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1414___output_0_0_to_lut_$abc$22685$li463_li463_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1414___output_0_0 ),
        .dataout(\lut_$abc$22685$li463_li463_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14_to_lut_$abc$44827$new_new_n1418___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 ),
        .dataout(\lut_$abc$44827$new_new_n1418___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14_to_lut_$abc$44827$new_new_n1417___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 ),
        .dataout(\lut_$abc$44827$new_new_n1417___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14_to_lut_$abc$22685$li464_li464_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 ),
        .dataout(\lut_$abc$22685$li464_li464_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14_to_lut_$abc$22685$li463_li463_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 ),
        .dataout(\lut_$abc$22685$li463_li463_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15_to_lut_$abc$44827$new_new_n1418___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 ),
        .dataout(\lut_$abc$44827$new_new_n1418___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15_to_lut_$abc$44827$new_new_n1417___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 ),
        .dataout(\lut_$abc$44827$new_new_n1417___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15_to_lut_$abc$22685$li464_li464_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 ),
        .dataout(\lut_$abc$22685$li464_li464_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1417___output_0_0_to_lut_$abc$44827$new_new_n1442___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1417___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1442___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1417___output_0_0_to_lut_$abc$44827$new_new_n1419___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1417___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1419___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1417___output_0_0_to_lut_$abc$44827$new_new_n1423___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1417___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1423___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1418___output_0_0_to_lut_$abc$44827$new_new_n1441___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1418___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1441___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1418___output_0_0_to_lut_$abc$44827$new_new_n1419___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1418___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1419___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1418___output_0_0_to_lut_$abc$44827$new_new_n1425___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1418___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1425___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1419___output_0_0_to_lut_$abc$22685$li466_li466_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1419___output_0_0 ),
        .dataout(\lut_$abc$22685$li466_li466_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1419___output_0_0_to_lut_$abc$22685$li465_li465_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1419___output_0_0 ),
        .dataout(\lut_$abc$22685$li465_li465_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16_to_lut_$abc$44827$new_new_n1424___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ),
        .dataout(\lut_$abc$44827$new_new_n1424___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16_to_lut_$abc$44827$new_new_n1442___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ),
        .dataout(\lut_$abc$44827$new_new_n1442___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16_to_lut_$abc$22685$li466_li466_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ),
        .dataout(\lut_$abc$22685$li466_li466_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16_to_lut_$abc$22685$li465_li465_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ),
        .dataout(\lut_$abc$22685$li465_li465_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16_to_lut_$abc$44827$new_new_n1423___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ),
        .dataout(\lut_$abc$44827$new_new_n1423___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17_to_lut_$abc$44827$new_new_n1424___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 ),
        .dataout(\lut_$abc$44827$new_new_n1424___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17_to_lut_$abc$44827$new_new_n1442___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 ),
        .dataout(\lut_$abc$44827$new_new_n1442___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17_to_lut_$abc$22685$li466_li466_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 ),
        .dataout(\lut_$abc$22685$li466_li466_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17_to_lut_$abc$44827$new_new_n1423___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 ),
        .dataout(\lut_$abc$44827$new_new_n1423___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1422___output_0_0_to_lut_$abc$44827$new_new_n1444___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1422___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1444___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1422___output_0_0_to_lut_$abc$44827$new_new_n1425___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1422___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1425___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1423___output_0_0_to_lut_$abc$44827$new_new_n1425___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1423___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1425___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1424___output_0_0_to_lut_$abc$44827$new_new_n1441___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1424___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1441___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1424___output_0_0_to_lut_$abc$44827$new_new_n1425___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1424___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1425___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1425___output_0_0_to_lut_$abc$44827$new_new_n1435___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1425___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1435___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1425___output_0_0_to_lut_$abc$44827$new_new_n1427___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1425___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1427___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1425___output_0_0_to_lut_$abc$22685$li469_li469_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1425___output_0_0 ),
        .dataout(\lut_$abc$22685$li469_li469_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1425___output_0_0_to_lut_$abc$22685$li467_li467_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1425___output_0_0 ),
        .dataout(\lut_$abc$22685$li467_li467_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18_to_lut_$abc$44827$new_new_n1427___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 ),
        .dataout(\lut_$abc$44827$new_new_n1427___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18_to_lut_$abc$44827$new_new_n1430___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 ),
        .dataout(\lut_$abc$44827$new_new_n1430___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18_to_lut_$abc$44827$new_new_n1431___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 ),
        .dataout(\lut_$abc$44827$new_new_n1431___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18_to_lut_$abc$22685$li467_li467_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 ),
        .dataout(\lut_$abc$22685$li467_li467_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1427___output_0_0_to_lut_$abc$22685$li468_li468_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1427___output_0_0 ),
        .dataout(\lut_$abc$22685$li468_li468_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19_to_lut_$abc$22685$li468_li468_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ),
        .dataout(\lut_$abc$22685$li468_li468_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1430___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1430___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1431___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1431___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1434___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1434___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19_to_lut_$abc$44827$new_new_n1429___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ),
        .dataout(\lut_$abc$44827$new_new_n1429___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20_to_lut_$abc$44827$new_new_n1434___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1434___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20_to_lut_$abc$44827$new_new_n1437___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1437___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20_to_lut_$abc$44827$new_new_n1429___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1429___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1429___output_0_0_to_lut_$abc$44827$new_new_n1433___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1429___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1433___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1429___output_0_0_to_lut_$abc$44827$new_new_n1441___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1429___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1441___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1429___output_0_0_to_lut_$abc$22685$li469_li469_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1429___output_0_0 ),
        .dataout(\lut_$abc$22685$li469_li469_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1430___output_0_0_to_lut_$abc$44827$new_new_n1442___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1430___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1442___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1430___output_0_0_to_lut_$abc$44827$new_new_n1435___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1430___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1435___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1430___output_0_0_to_lut_$abc$22685$li469_li469_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1430___output_0_0 ),
        .dataout(\lut_$abc$22685$li469_li469_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1431___output_0_0_to_lut_$abc$44827$new_new_n1433___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1431___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1433___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1431___output_0_0_to_lut_$abc$44827$new_new_n1441___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1431___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1441___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1431___output_0_0_to_lut_$abc$22685$li469_li469_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1431___output_0_0 ),
        .dataout(\lut_$abc$22685$li469_li469_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1433___output_0_0_to_lut_$abc$44827$new_new_n1444___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1433___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1444___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1433___output_0_0_to_lut_$abc$44827$new_new_n1435___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1433___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1435___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1434___output_0_0_to_lut_$abc$44827$new_new_n1435___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1434___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1435___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1434___output_0_0_to_lut_$abc$44827$new_new_n1443___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1434___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1443___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1435___output_0_0_to_lut_$abc$22685$li471_li471_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1435___output_0_0 ),
        .dataout(\lut_$abc$22685$li471_li471_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1435___output_0_0_to_lut_$abc$22685$li470_li470_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1435___output_0_0 ),
        .dataout(\lut_$abc$22685$li470_li470_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1436___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1436___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1445___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1445___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21_to_lut_$abc$44827$new_new_n1439___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1439___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1436___output_0_0_to_lut_$abc$22685$li471_li471_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1436___output_0_0 ),
        .dataout(\lut_$abc$22685$li471_li471_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1436___output_0_0_to_lut_$abc$44827$new_new_n1443___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1436___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1443___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1436___output_0_0_to_lut_$abc$22685$li470_li470_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1436___output_0_0 ),
        .dataout(\lut_$abc$22685$li470_li470_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1437___output_0_0_to_lut_$abc$22685$li471_li471_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1437___output_0_0 ),
        .dataout(\lut_$abc$22685$li471_li471_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1437___output_0_0_to_lut_$abc$44827$new_new_n1445___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1437___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1445___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1437___output_0_0_to_lut_$abc$44827$new_new_n1443___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1437___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1443___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1437___output_0_0_to_lut_$abc$22685$li470_li470_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1437___output_0_0 ),
        .dataout(\lut_$abc$22685$li470_li470_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22_to_lut_$abc$44827$new_new_n1439___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1439___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22_to_lut_$abc$44827$new_new_n1456___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1456___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22_to_lut_$abc$44827$new_new_n1447___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1447___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1439___output_0_0_to_lut_$abc$22685$li471_li471_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1439___output_0_0 ),
        .dataout(\lut_$abc$22685$li471_li471_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1439___output_0_0_to_lut_$abc$44827$new_new_n1445___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1439___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1445___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1439___output_0_0_to_lut_$abc$44827$new_new_n1443___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1439___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1443___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1441___output_0_0_to_lut_$abc$44827$new_new_n1444___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1441___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1444___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1442___output_0_0_to_lut_$abc$44827$new_new_n1444___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1442___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1444___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1443___output_0_0_to_lut_$abc$44827$new_new_n1444___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1443___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1444___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$44827$new_new_n1498___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1498___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$44827$new_new_n1488___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1488___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$44827$new_new_n1479___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1479___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$44827$new_new_n1470___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1470___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$44827$new_new_n1461___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1461___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$22685$li473_li473_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$22685$li473_li473_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$22685$li475_li475_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$22685$li475_li475_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$44827$new_new_n1452___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1452___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1444___output_0_0_to_lut_$abc$22685$li472_li472_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1444___output_0_0 ),
        .dataout(\lut_$abc$22685$li472_li472_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1445___output_0_0_to_lut_$abc$22685$li473_li473_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1445___output_0_0 ),
        .dataout(\lut_$abc$22685$li473_li473_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1445___output_0_0_to_lut_$abc$44827$new_new_n1455___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1445___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1455___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1445___output_0_0_to_lut_$abc$44827$new_new_n1452___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1445___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1452___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1445___output_0_0_to_lut_$abc$22685$li472_li472_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1445___output_0_0 ),
        .dataout(\lut_$abc$22685$li472_li472_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1449___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1449___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1456___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1456___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1446___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1446___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23_to_lut_$abc$44827$new_new_n1451___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1451___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1446___output_0_0_to_lut_$abc$22685$li473_li473_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1446___output_0_0 ),
        .dataout(\lut_$abc$22685$li473_li473_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1446___output_0_0_to_lut_$abc$44827$new_new_n1455___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1446___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1455___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1446___output_0_0_to_lut_$abc$44827$new_new_n1452___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1446___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1452___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1446___output_0_0_to_lut_$abc$22685$li472_li472_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1446___output_0_0 ),
        .dataout(\lut_$abc$22685$li472_li472_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1447___output_0_0_to_lut_$abc$22685$li473_li473_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1447___output_0_0 ),
        .dataout(\lut_$abc$22685$li473_li473_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1447___output_0_0_to_lut_$abc$44827$new_new_n1455___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1447___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1455___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1447___output_0_0_to_lut_$abc$44827$new_new_n1452___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1447___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1452___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1447___output_0_0_to_lut_$abc$22685$li472_li472_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1447___output_0_0 ),
        .dataout(\lut_$abc$22685$li472_li472_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1453___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1453___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1449___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1449___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1457___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1457___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24_to_lut_$abc$44827$new_new_n1451___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1451___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1449___output_0_0_to_lut_$abc$22685$li473_li473_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1449___output_0_0 ),
        .dataout(\lut_$abc$22685$li473_li473_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1449___output_0_0_to_lut_$abc$44827$new_new_n1457___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1449___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1457___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1449___output_0_0_to_lut_$abc$44827$new_new_n1452___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1449___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1452___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1451___output_0_0_to_lut_$abc$44827$new_new_n1455___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1451___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1455___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1451___output_0_0_to_lut_$abc$44827$new_new_n1452___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1451___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1452___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1452___output_0_0_to_lut_$abc$22685$li474_li474_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1452___output_0_0 ),
        .dataout(\lut_$abc$22685$li474_li474_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1460___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1460___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1453___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1453___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25_to_lut_$abc$44827$new_new_n1458___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1458___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1453___output_0_0_to_lut_$abc$44827$new_new_n1457___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1453___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1457___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1453___output_0_0_to_lut_$abc$44827$new_new_n1455___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1453___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1455___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1453___output_0_0_to_lut_$abc$22685$li474_li474_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1453___output_0_0 ),
        .dataout(\lut_$abc$22685$li474_li474_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1455___output_0_0_to_lut_$abc$44827$new_new_n1498___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1455___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1498___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1455___output_0_0_to_lut_$abc$44827$new_new_n1488___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1455___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1488___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1455___output_0_0_to_lut_$abc$44827$new_new_n1479___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1455___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1479___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1455___output_0_0_to_lut_$abc$44827$new_new_n1470___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1455___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1470___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1455___output_0_0_to_lut_$abc$44827$new_new_n1461___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1455___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1461___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1455___output_0_0_to_lut_$abc$22685$li475_li475_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1455___output_0_0 ),
        .dataout(\lut_$abc$22685$li475_li475_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1456___output_0_0_to_lut_$abc$44827$new_new_n1457___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1456___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1457___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1457___output_0_0_to_lut_$abc$44827$new_new_n1467___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1457___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1467___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1457___output_0_0_to_lut_$abc$44827$new_new_n1461___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1457___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1461___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1457___output_0_0_to_lut_$abc$22685$li475_li475_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1457___output_0_0 ),
        .dataout(\lut_$abc$22685$li475_li475_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1462___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1462___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1460___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1460___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26_to_lut_$abc$44827$new_new_n1458___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1458___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1458___output_0_0_to_lut_$abc$44827$new_new_n1467___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1458___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1467___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1458___output_0_0_to_lut_$abc$44827$new_new_n1461___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1458___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1461___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1458___output_0_0_to_lut_$abc$22685$li475_li475_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1458___output_0_0 ),
        .dataout(\lut_$abc$22685$li475_li475_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1460___output_0_0_to_lut_$abc$44827$new_new_n1468___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1460___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1468___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1460___output_0_0_to_lut_$abc$44827$new_new_n1461___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1460___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1461___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1460___output_0_0_to_lut_$abc$44827$new_new_n1478___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1460___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1478___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1461___output_0_0_to_lut_$abc$22685$li477_li477_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1461___output_0_0 ),
        .dataout(\lut_$abc$22685$li477_li477_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1461___output_0_0_to_lut_$abc$22685$li476_li476_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1461___output_0_0 ),
        .dataout(\lut_$abc$22685$li476_li476_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1462___output_0_0_to_lut_$abc$44827$new_new_n1467___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1462___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1467___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1462___output_0_0_to_lut_$abc$44827$new_new_n1468___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1462___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1468___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1462___output_0_0_to_lut_$abc$22685$li477_li477_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1462___output_0_0 ),
        .dataout(\lut_$abc$22685$li477_li477_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1462___output_0_0_to_lut_$abc$22685$li476_li476_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1462___output_0_0 ),
        .dataout(\lut_$abc$22685$li476_li476_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1462___output_0_0_to_lut_$abc$44827$new_new_n1478___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1462___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1478___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27_to_lut_$abc$44827$new_new_n1469___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1469___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27_to_lut_$abc$44827$new_new_n1465___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1465___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27_to_lut_$abc$44827$new_new_n1463___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1463___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1463___output_0_0_to_lut_$abc$44827$new_new_n1467___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1463___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1467___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1463___output_0_0_to_lut_$abc$44827$new_new_n1468___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1463___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1468___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1463___output_0_0_to_lut_$abc$22685$li477_li477_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1463___output_0_0 ),
        .dataout(\lut_$abc$22685$li477_li477_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1463___output_0_0_to_lut_$abc$22685$li476_li476_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1463___output_0_0 ),
        .dataout(\lut_$abc$22685$li476_li476_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1463___output_0_0_to_lut_$abc$44827$new_new_n1478___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1463___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1478___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1471___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1471___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1469___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1469___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1465___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1465___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28_to_lut_$abc$44827$new_new_n1477___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1477___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1465___output_0_0_to_lut_$abc$44827$new_new_n1468___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1465___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1468___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1465___output_0_0_to_lut_$abc$22685$li477_li477_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1465___output_0_0 ),
        .dataout(\lut_$abc$22685$li477_li477_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1465___output_0_0_to_lut_$abc$44827$new_new_n1478___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1465___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1478___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1467___output_0_0_to_lut_$abc$44827$new_new_n1498___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1467___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1498___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1467___output_0_0_to_lut_$abc$44827$new_new_n1488___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1467___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1488___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1467___output_0_0_to_lut_$abc$44827$new_new_n1479___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1467___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1479___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1467___output_0_0_to_lut_$abc$44827$new_new_n1470___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1467___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1470___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1468___output_0_0_to_lut_$abc$44827$new_new_n1470___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1468___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1470___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1469___output_0_0_to_lut_$abc$44827$new_new_n1470___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1469___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1470___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1469___output_0_0_to_lut_$abc$44827$new_new_n1476___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1469___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1476___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1470___output_0_0_to_lut_$abc$22685$li479_li479_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1470___output_0_0 ),
        .dataout(\lut_$abc$22685$li479_li479_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1470___output_0_0_to_lut_$abc$22685$li478_li478_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1470___output_0_0 ),
        .dataout(\lut_$abc$22685$li478_li478_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1471___output_0_0_to_lut_$abc$22685$li479_li479_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1471___output_0_0 ),
        .dataout(\lut_$abc$22685$li479_li479_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1471___output_0_0_to_lut_$abc$22685$li478_li478_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1471___output_0_0 ),
        .dataout(\lut_$abc$22685$li478_li478_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1471___output_0_0_to_lut_$abc$44827$new_new_n1476___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1471___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1476___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1474___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1474___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1476___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1476___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1477___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1477___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29_to_lut_$abc$44827$new_new_n1472___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1472___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1472___output_0_0_to_lut_$abc$22685$li479_li479_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1472___output_0_0 ),
        .dataout(\lut_$abc$22685$li479_li479_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1472___output_0_0_to_lut_$abc$22685$li478_li478_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1472___output_0_0 ),
        .dataout(\lut_$abc$22685$li478_li478_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30_to_lut_$abc$44827$new_new_n1481___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1481___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30_to_lut_$abc$44827$new_new_n1474___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1474___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1474___output_0_0_to_lut_$abc$22685$li479_li479_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1474___output_0_0 ),
        .dataout(\lut_$abc$22685$li479_li479_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1474___output_0_0_to_lut_$abc$44827$new_new_n1476___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1474___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1476___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1474___output_0_0_to_lut_$abc$44827$new_new_n1478___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1474___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1478___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1476___output_0_0_to_lut_$abc$44827$new_new_n1479___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1476___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1479___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1476___output_0_0_to_lut_$abc$44827$new_new_n1486___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1476___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1486___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1477___output_0_0_to_lut_$abc$44827$new_new_n1478___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1477___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1478___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1478___output_0_0_to_lut_$abc$44827$new_new_n1479___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1478___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1479___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1478___output_0_0_to_lut_$abc$44827$new_new_n1487___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1478___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1487___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1479___output_0_0_to_lut_$abc$22685$li481_li481_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1479___output_0_0 ),
        .dataout(\lut_$abc$22685$li481_li481_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1479___output_0_0_to_lut_$abc$22685$li480_li480_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1479___output_0_0 ),
        .dataout(\lut_$abc$22685$li480_li480_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1486___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1486___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1480___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1480___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1487___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1487___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31_to_lut_$abc$44827$new_new_n1484___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1484___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1480___output_0_0_to_lut_$abc$22685$li481_li481_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1480___output_0_0 ),
        .dataout(\lut_$abc$22685$li481_li481_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1480___output_0_0_to_lut_$abc$22685$li480_li480_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1480___output_0_0 ),
        .dataout(\lut_$abc$22685$li480_li480_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1481___output_0_0_to_lut_$abc$22685$li481_li481_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1481___output_0_0 ),
        .dataout(\lut_$abc$22685$li481_li481_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1481___output_0_0_to_lut_$abc$22685$li480_li480_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1481___output_0_0 ),
        .dataout(\lut_$abc$22685$li480_li480_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1481___output_0_0_to_lut_$abc$44827$new_new_n1486___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1481___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1486___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1481___output_0_0_to_lut_$abc$44827$new_new_n1487___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1481___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1487___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32_to_lut_$abc$44827$new_new_n1489___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1489___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32_to_lut_$abc$44827$new_new_n1483___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1483___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1483___output_0_0_to_lut_$abc$44827$new_new_n1486___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1483___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1486___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1483___output_0_0_to_lut_$abc$44827$new_new_n1487___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1483___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1487___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1483___output_0_0_to_lut_$abc$44827$new_new_n1484___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1483___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1484___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1484___output_0_0_to_lut_$abc$22685$li481_li481_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1484___output_0_0 ),
        .dataout(\lut_$abc$22685$li481_li481_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1486___output_0_0_to_lut_$abc$44827$new_new_n1498___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1486___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1498___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1486___output_0_0_to_lut_$abc$44827$new_new_n1488___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1486___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1488___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1487___output_0_0_to_lut_$abc$44827$new_new_n1498___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1487___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1498___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1487___output_0_0_to_lut_$abc$44827$new_new_n1488___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1487___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1488___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1488___output_0_0_to_lut_$abc$22685$li484_li484_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1488___output_0_0 ),
        .dataout(\lut_$abc$22685$li484_li484_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1488___output_0_0_to_lut_$abc$22685$li482_li482_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1488___output_0_0 ),
        .dataout(\lut_$abc$22685$li482_li482_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1488___output_0_0_to_lut_$abc$22685$li483_li483_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1488___output_0_0 ),
        .dataout(\lut_$abc$22685$li483_li483_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1489___output_0_0_to_lut_$abc$22685$li483_li483_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1489___output_0_0 ),
        .dataout(\lut_$abc$22685$li483_li483_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1489___output_0_0_to_lut_$abc$44827$new_new_n1490___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1489___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1490___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1489___output_0_0_to_lut_$abc$44827$new_new_n1494___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1489___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1494___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1490___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1490___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1494___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1494___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33_to_lut_$abc$44827$new_new_n1492___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1492___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1490___output_0_0_to_lut_$abc$44827$new_new_n1497___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1490___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1497___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1490___output_0_0_to_lut_$abc$22685$li484_li484_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1490___output_0_0 ),
        .dataout(\lut_$abc$22685$li484_li484_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1490___output_0_0_to_lut_$abc$22685$li482_li482_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1490___output_0_0 ),
        .dataout(\lut_$abc$22685$li482_li482_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1490___output_0_0_to_lut_$abc$22685$li483_li483_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1490___output_0_0 ),
        .dataout(\lut_$abc$22685$li483_li483_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34_to_lut_$abc$44827$new_new_n1495___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1495___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34_to_lut_$abc$44827$new_new_n1499___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1499___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34_to_lut_$abc$44827$new_new_n1492___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1492___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1492___output_0_0_to_lut_$abc$44827$new_new_n1497___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1492___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1497___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1492___output_0_0_to_lut_$abc$22685$li484_li484_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1492___output_0_0 ),
        .dataout(\lut_$abc$22685$li484_li484_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1492___output_0_0_to_lut_$abc$22685$li483_li483_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1492___output_0_0 ),
        .dataout(\lut_$abc$22685$li483_li483_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1492___output_0_0_to_lut_$abc$44827$new_new_n1494___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1492___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1494___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1494___output_0_0_to_lut_$abc$22685$li484_li484_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1494___output_0_0 ),
        .dataout(\lut_$abc$22685$li484_li484_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1494___output_0_0_to_lut_$abc$44827$new_new_n1499___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1494___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1499___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35_to_lut_$abc$44827$new_new_n1495___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1495___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35_to_lut_$abc$44827$new_new_n1503___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1503___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35_to_lut_$abc$44827$new_new_n1500___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1500___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1495___output_0_0_to_lut_$abc$44827$new_new_n1497___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1495___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1497___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1495___output_0_0_to_lut_$abc$22685$li484_li484_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1495___output_0_0 ),
        .dataout(\lut_$abc$22685$li484_li484_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1495___output_0_0_to_lut_$abc$44827$new_new_n1499___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1495___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1499___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1497___output_0_0_to_lut_$abc$44827$new_new_n1498___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1497___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1498___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1498___output_0_0_to_lut_$abc$22685$li486_li486_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1498___output_0_0 ),
        .dataout(\lut_$abc$22685$li486_li486_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1498___output_0_0_to_lut_$abc$22685$li485_li485_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1498___output_0_0 ),
        .dataout(\lut_$abc$22685$li485_li485_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1498___output_0_0_to_lut_$abc$22685$li487_li487_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1498___output_0_0 ),
        .dataout(\lut_$abc$22685$li487_li487_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1499___output_0_0_to_lut_$abc$22685$li486_li486_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1499___output_0_0 ),
        .dataout(\lut_$abc$22685$li486_li486_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1499___output_0_0_to_lut_$abc$22685$li485_li485_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1499___output_0_0 ),
        .dataout(\lut_$abc$22685$li485_li485_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1499___output_0_0_to_lut_$abc$22685$li487_li487_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1499___output_0_0 ),
        .dataout(\lut_$abc$22685$li487_li487_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36_to_lut_$abc$44827$new_new_n1503___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1503___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36_to_lut_$abc$44827$new_new_n1502___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1502___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36_to_lut_$abc$44827$new_new_n1500___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1500___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1500___output_0_0_to_lut_$abc$22685$li486_li486_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1500___output_0_0 ),
        .dataout(\lut_$abc$22685$li486_li486_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1500___output_0_0_to_lut_$abc$22685$li485_li485_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1500___output_0_0 ),
        .dataout(\lut_$abc$22685$li485_li485_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1500___output_0_0_to_lut_$abc$22685$li487_li487_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1500___output_0_0 ),
        .dataout(\lut_$abc$22685$li487_li487_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37_to_lut_$abc$44827$new_new_n1505___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37 ),
        .dataout(\lut_$abc$44827$new_new_n1505___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37_to_lut_$abc$44827$new_new_n1502___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37 ),
        .dataout(\lut_$abc$44827$new_new_n1502___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1502___output_0_0_to_lut_$abc$44827$new_new_n1505___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1502___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1505___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1502___output_0_0_to_lut_$abc$22685$li486_li486_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1502___output_0_0 ),
        .dataout(\lut_$abc$22685$li486_li486_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1502___output_0_0_to_lut_$abc$22685$li487_li487_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1502___output_0_0 ),
        .dataout(\lut_$abc$22685$li487_li487_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1503___output_0_0_to_lut_$abc$44827$new_new_n1505___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1503___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1505___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1503___output_0_0_to_lut_$abc$22685$li486_li486_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1503___output_0_0 ),
        .dataout(\lut_$abc$22685$li486_li486_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1505___output_0_0_to_lut_$abc$44827$new_new_n1506___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1505___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1506___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1506___output_0_0_to_lut_$abc$22685$li487_li487_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1506___output_0_0 ),
        .dataout(\lut_$abc$22685$li487_li487_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_input_0_4  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_input_0_3  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_input_0_3  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_input_0_1  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_input_0_4  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_input_0_3  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_input_0_4  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_input_0_4  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_input_0_1  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_input_0_4  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_input_0_2  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_input_0_2  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_19  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_19 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li038_li038_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li038_li038_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li032_li032_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li032_li032_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li035_li035_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li035_li035_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li036_li036_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li036_li036_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li037_li037_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li037_li037_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li039_li039_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li039_li039_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li034_li034_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li034_li034_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li033_li033_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li033_li033_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li028_li028_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li028_li028_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li029_li029_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li029_li029_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li031_li031_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li031_li031_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li030_li030_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li030_li030_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li027_li027_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li027_li027_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li025_li025_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li025_li025_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li026_li026_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li026_li026_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li019_li019_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li019_li019_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li020_li020_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li020_li020_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li021_li021_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li021_li021_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li022_li022_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li022_li022_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li023_li023_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li023_li023_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1600___output_0_0_to_lut_$abc$22685$li024_li024_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1600___output_0_0 ),
        .dataout(\lut_$abc$22685$li024_li024_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1601___output_0_0_to_lut_$abc$44827$new_new_n1603___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1601___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1603___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1601___output_0_0_to_lut_$abc$22685$li027_li027_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1601___output_0_0 ),
        .dataout(\lut_$abc$22685$li027_li027_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1601___output_0_0_to_lut_$abc$22685$li025_li025_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1601___output_0_0 ),
        .dataout(\lut_$abc$22685$li025_li025_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1601___output_0_0_to_lut_$abc$22685$li026_li026_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1601___output_0_0 ),
        .dataout(\lut_$abc$22685$li026_li026_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1601___output_0_0_to_lut_$abc$22685$li024_li024_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1601___output_0_0 ),
        .dataout(\lut_$abc$22685$li024_li024_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1603___output_0_0_to_lut_$abc$44827$new_new_n1604___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1603___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1604___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1603___output_0_0_to_lut_$abc$22685$li028_li028_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1603___output_0_0 ),
        .dataout(\lut_$abc$22685$li028_li028_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1603___output_0_0_to_lut_$abc$22685$li029_li029_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1603___output_0_0 ),
        .dataout(\lut_$abc$22685$li029_li029_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1603___output_0_0_to_lut_$abc$22685$li031_li031_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1603___output_0_0 ),
        .dataout(\lut_$abc$22685$li031_li031_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1603___output_0_0_to_lut_$abc$22685$li030_li030_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1603___output_0_0 ),
        .dataout(\lut_$abc$22685$li030_li030_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1604___output_0_0_to_lut_$abc$44827$new_new_n1704___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1604___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1704___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1604___output_0_0_to_lut_$abc$22685$li032_li032_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1604___output_0_0 ),
        .dataout(\lut_$abc$22685$li032_li032_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1604___output_0_0_to_lut_$abc$22685$li034_li034_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1604___output_0_0 ),
        .dataout(\lut_$abc$22685$li034_li034_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1604___output_0_0_to_lut_$abc$22685$li033_li033_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1604___output_0_0 ),
        .dataout(\lut_$abc$22685$li033_li033_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_14_to_lut_$abc$22685$li346_li346_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_14 ),
        .dataout(\lut_$abc$22685$li346_li346_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20_to_lut_$abc$44827$new_new_n1607___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1607___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20_to_lut_$abc$22685$li353_li353_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 ),
        .dataout(\lut_$abc$22685$li353_li353_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20_to_lut_$abc$22685$li352_li352_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 ),
        .dataout(\lut_$abc$22685$li352_li352_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20_to_lut_$abc$44827$new_new_n1662___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 ),
        .dataout(\lut_$abc$44827$new_new_n1662___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22_to_lut_$abc$44827$new_new_n1607___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1607___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22_to_lut_$abc$44827$new_new_n1662___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 ),
        .dataout(\lut_$abc$44827$new_new_n1662___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21_to_lut_$abc$44827$new_new_n1607___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1607___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21_to_lut_$abc$22685$li353_li353_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 ),
        .dataout(\lut_$abc$22685$li353_li353_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21_to_lut_$abc$44827$new_new_n1662___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 ),
        .dataout(\lut_$abc$44827$new_new_n1662___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1607___output_0_0_to_lut_$abc$44827$new_new_n1608___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1607___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1608___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1607___output_0_0_to_lut_$abc$22685$li355_li355_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1607___output_0_0 ),
        .dataout(\lut_$abc$22685$li355_li355_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1607___output_0_0_to_lut_$abc$22685$li356_li356_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1607___output_0_0 ),
        .dataout(\lut_$abc$22685$li356_li356_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23_to_lut_$abc$44827$new_new_n1608___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 ),
        .dataout(\lut_$abc$44827$new_new_n1608___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23_to_lut_$abc$22685$li355_li355_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 ),
        .dataout(\lut_$abc$22685$li355_li355_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23_to_lut_$abc$22685$li356_li356_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 ),
        .dataout(\lut_$abc$22685$li356_li356_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24_to_lut_$abc$44827$new_new_n1608___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 ),
        .dataout(\lut_$abc$44827$new_new_n1608___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24_to_lut_$abc$22685$li356_li356_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 ),
        .dataout(\lut_$abc$22685$li356_li356_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1608___output_0_0_to_lut_$abc$44827$new_new_n1639___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1608___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1639___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1608___output_0_0_to_lut_$abc$44827$new_new_n1628___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1608___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1628___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1608___output_0_0_to_lut_$abc$44827$new_new_n1609___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1608___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1609___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1608___output_0_0_to_lut_$abc$22685$li358_li358_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1608___output_0_0 ),
        .dataout(\lut_$abc$22685$li358_li358_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1608___output_0_0_to_lut_$abc$22685$li357_li357_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1608___output_0_0 ),
        .dataout(\lut_$abc$22685$li357_li357_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25_to_lut_$abc$44827$new_new_n1639___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1639___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25_to_lut_$abc$44827$new_new_n1628___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1628___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25_to_lut_$abc$44827$new_new_n1609___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ),
        .dataout(\lut_$abc$44827$new_new_n1609___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25_to_lut_$abc$22685$li358_li358_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ),
        .dataout(\lut_$abc$22685$li358_li358_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25_to_lut_$abc$22685$li357_li357_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ),
        .dataout(\lut_$abc$22685$li357_li357_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26_to_lut_$abc$44827$new_new_n1625___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1625___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26_to_lut_$abc$44827$new_new_n1626___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1626___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26_to_lut_$abc$44827$new_new_n1609___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 ),
        .dataout(\lut_$abc$44827$new_new_n1609___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26_to_lut_$abc$22685$li358_li358_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 ),
        .dataout(\lut_$abc$22685$li358_li358_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1609___output_0_0_to_lut_$abc$44827$new_new_n1610___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1609___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1610___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1609___output_0_0_to_lut_$abc$22685$li360_li360_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1609___output_0_0 ),
        .dataout(\lut_$abc$22685$li360_li360_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1609___output_0_0_to_lut_$abc$22685$li359_li359_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1609___output_0_0 ),
        .dataout(\lut_$abc$22685$li359_li359_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27_to_lut_$abc$44827$new_new_n1610___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1610___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27_to_lut_$abc$44827$new_new_n1624___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1624___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27_to_lut_$abc$44827$new_new_n1626___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ),
        .dataout(\lut_$abc$44827$new_new_n1626___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27_to_lut_$abc$22685$li360_li360_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ),
        .dataout(\lut_$abc$22685$li360_li360_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27_to_lut_$abc$22685$li359_li359_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ),
        .dataout(\lut_$abc$22685$li359_li359_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28_to_lut_$abc$44827$new_new_n1610___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1610___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28_to_lut_$abc$44827$new_new_n1624___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1624___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28_to_lut_$abc$44827$new_new_n1626___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 ),
        .dataout(\lut_$abc$44827$new_new_n1626___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28_to_lut_$abc$22685$li360_li360_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 ),
        .dataout(\lut_$abc$22685$li360_li360_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1610___output_0_0_to_lut_$abc$22685$li362_li362_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1610___output_0_0 ),
        .dataout(\lut_$abc$22685$li362_li362_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1610___output_0_0_to_lut_$abc$22685$li361_li361_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1610___output_0_0 ),
        .dataout(\lut_$abc$22685$li361_li361_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29_to_lut_$abc$22685$li362_li362_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ),
        .dataout(\lut_$abc$22685$li362_li362_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29_to_lut_$abc$22685$li361_li361_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ),
        .dataout(\lut_$abc$22685$li361_li361_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29_to_lut_$abc$44827$new_new_n1624___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1624___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29_to_lut_$abc$44827$new_new_n1637___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1637___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29_to_lut_$abc$44827$new_new_n1627___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ),
        .dataout(\lut_$abc$44827$new_new_n1627___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1612___output_0_0_to_lut_$abc$44827$new_new_n1615___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1612___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1615___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1612___output_0_0_to_lut_$abc$22685$li419_li419_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1612___output_0_0 ),
        .dataout(\lut_$abc$22685$li419_li419_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1615___output_0_0_to_lut_$abc$22685$li422_li422_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1615___output_0_0 ),
        .dataout(\lut_$abc$22685$li422_li422_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1615___output_0_0_to_lut_$abc$22685$li421_li421_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1615___output_0_0 ),
        .dataout(\lut_$abc$22685$li421_li421_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1615___output_0_0_to_lut_$abc$22685$li420_li420_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1615___output_0_0 ),
        .dataout(\lut_$abc$22685$li420_li420_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_15_to_lut_$abc$22685$li347_li347_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_15 ),
        .dataout(\lut_$abc$22685$li347_li347_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li016_li016_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li016_li016_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li015_li015_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li015_li015_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li009_li009_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li009_li009_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li008_li008_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li008_li008_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li007_li007_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li007_li007_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li014_li014_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li014_li014_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li012_li012_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li012_li012_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li011_li011_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li011_li011_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li010_li010_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li010_li010_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li000_li000_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li000_li000_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li002_li002_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li002_li002_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li001_li001_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li001_li001_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li006_li006_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li006_li006_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li005_li005_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li005_li005_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li004_li004_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li004_li004_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1618___output_0_0_to_lut_$abc$22685$li003_li003_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1618___output_0_0 ),
        .dataout(\lut_$abc$22685$li003_li003_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1624___output_0_0_to_lut_$abc$44827$new_new_n1625___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1624___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1625___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30_to_lut_$abc$22685$li362_li362_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 ),
        .dataout(\lut_$abc$22685$li362_li362_input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30_to_lut_$abc$44827$new_new_n1625___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1625___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30_to_lut_$abc$44827$new_new_n1637___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1637___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30_to_lut_$abc$44827$new_new_n1627___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 ),
        .dataout(\lut_$abc$44827$new_new_n1627___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1625___output_0_0_to_lut_$abc$44827$new_new_n1639___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1625___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1639___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1625___output_0_0_to_lut_$abc$44827$new_new_n1628___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1625___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1628___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1626___output_0_0_to_lut_$abc$44827$new_new_n1637___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1626___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1637___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1626___output_0_0_to_lut_$abc$44827$new_new_n1627___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1626___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1627___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1627___output_0_0_to_lut_$abc$44827$new_new_n1628___input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1627___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1628___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1628___output_0_0_to_lut_$abc$22685$li363_li363_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1628___output_0_0 ),
        .dataout(\lut_$abc$22685$li363_li363_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1628___output_0_0_to_lut_$abc$44827$new_new_n1629___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1628___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1629___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1628___output_0_0_to_lut_$abc$22685$li364_li364_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1628___output_0_0 ),
        .dataout(\lut_$abc$22685$li364_li364_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31_to_lut_$abc$22685$li363_li363_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ),
        .dataout(\lut_$abc$22685$li363_li363_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31_to_lut_$abc$44827$new_new_n1636___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1636___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31_to_lut_$abc$44827$new_new_n1638___input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1638___input_0_5 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31_to_lut_$abc$44827$new_new_n1629___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ),
        .dataout(\lut_$abc$44827$new_new_n1629___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31_to_lut_$abc$22685$li364_li364_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ),
        .dataout(\lut_$abc$22685$li364_li364_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32_to_lut_$abc$44827$new_new_n1636___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1636___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32_to_lut_$abc$44827$new_new_n1638___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1638___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32_to_lut_$abc$44827$new_new_n1629___input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 ),
        .dataout(\lut_$abc$44827$new_new_n1629___input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32_to_lut_$abc$22685$li364_li364_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 ),
        .dataout(\lut_$abc$22685$li364_li364_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1629___output_0_0_to_lut_$abc$22685$li365_li365_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1629___output_0_0 ),
        .dataout(\lut_$abc$22685$li365_li365_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33_to_lut_$abc$44827$new_new_n1636___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1636___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33_to_lut_$abc$44827$new_new_n1638___input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 ),
        .dataout(\lut_$abc$44827$new_new_n1638___input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33_to_lut_$abc$22685$li365_li365_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 ),
        .dataout(\lut_$abc$22685$li365_li365_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_16_to_lut_$abc$22685$li348_li348_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_16 ),
        .dataout(\lut_$abc$22685$li348_li348_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_17_to_lut_$abc$22685$li349_li349_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_17 ),
        .dataout(\lut_$abc$22685$li349_li349_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1636___output_0_0_to_lut_$abc$44827$new_new_n1637___input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1636___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1637___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1637___output_0_0_to_lut_$abc$44827$new_new_n1639___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1637___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1639___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1638___output_0_0_to_lut_$abc$44827$new_new_n1639___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1638___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1639___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1639___output_0_0_to_lut_$abc$44827$new_new_n1649___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1639___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1649___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1639___output_0_0_to_lut_$abc$22685$li367_li367_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1639___output_0_0 ),
        .dataout(\lut_$abc$22685$li367_li367_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1639___output_0_0_to_lut_$abc$22685$li366_li366_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1639___output_0_0 ),
        .dataout(\lut_$abc$22685$li366_li366_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1639___output_0_0_to_lut_$abc$22685$li368_li368_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1639___output_0_0 ),
        .dataout(\lut_$abc$22685$li368_li368_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35_to_lut_$abc$44827$new_new_n1648___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1648___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35_to_lut_$abc$44827$new_new_n1647___input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 ),
        .dataout(\lut_$abc$44827$new_new_n1647___input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35_to_lut_$abc$22685$li367_li367_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 ),
        .dataout(\lut_$abc$22685$li367_li367_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34_to_lut_$abc$44827$new_new_n1648___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1648___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34_to_lut_$abc$44827$new_new_n1647___input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 ),
        .dataout(\lut_$abc$44827$new_new_n1647___input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34_to_lut_$abc$22685$li367_li367_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 ),
        .dataout(\lut_$abc$22685$li367_li367_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34_to_lut_$abc$22685$li366_li366_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 ),
        .dataout(\lut_$abc$22685$li366_li366_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_17  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_18_to_lut_$abc$22685$li350_li350_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_18 ),
        .dataout(\lut_$abc$22685$li350_li350_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_19_to_lut_$abc$22685$li351_li351_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_19 ),
        .dataout(\lut_$abc$22685$li351_li351_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1647___output_0_0_to_lut_$abc$44827$new_new_n1649___input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1647___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1649___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1647___output_0_0_to_lut_$abc$22685$li368_li368_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1647___output_0_0 ),
        .dataout(\lut_$abc$22685$li368_li368_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1648___output_0_0_to_lut_$abc$44827$new_new_n1649___input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1648___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1649___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1648___output_0_0_to_lut_$abc$22685$li368_li368_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1648___output_0_0 ),
        .dataout(\lut_$abc$22685$li368_li368_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36_to_lut_$abc$44827$new_new_n1649___input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 ),
        .dataout(\lut_$abc$44827$new_new_n1649___input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36_to_lut_$abc$22685$li368_li368_input_0_5  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 ),
        .dataout(\lut_$abc$22685$li368_li368_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1649___output_0_0_to_lut_$abc$22685$li369_li369_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1649___output_0_0 ),
        .dataout(\lut_$abc$22685$li369_li369_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1649___output_0_0_to_lut_$abc$22685$li370_li370_input_0_1  (
        .datain(\lut_$abc$44827$new_new_n1649___output_0_0 ),
        .dataout(\lut_$abc$22685$li370_li370_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37_to_lut_$abc$22685$li369_li369_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37 ),
        .dataout(\lut_$abc$22685$li369_li369_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37_to_lut_$abc$22685$li370_li370_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37 ),
        .dataout(\lut_$abc$22685$li370_li370_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_17  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1656___output_0_0_to_lut_$abc$22685$li055_li055_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1656___output_0_0 ),
        .dataout(\lut_$abc$22685$li055_li055_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1660___output_0_0_to_lut_$abc$44827$new_new_n1674___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1660___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1674___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1660___output_0_0_to_lut_$abc$22685$li006_li006_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1660___output_0_0 ),
        .dataout(\lut_$abc$22685$li006_li006_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1660___output_0_0_to_lut_$abc$22685$li005_li005_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1660___output_0_0 ),
        .dataout(\lut_$abc$22685$li005_li005_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1662___output_0_0_to_lut_$abc$22685$li354_li354_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1662___output_0_0 ),
        .dataout(\lut_$abc$22685$li354_li354_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1665___output_0_0_to_lut_$abc$22685$li418_li418_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1665___output_0_0 ),
        .dataout(\lut_$abc$22685$li418_li418_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1665___output_0_0_to_lut_$abc$22685$li417_li417_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1665___output_0_0 ),
        .dataout(\lut_$abc$22685$li417_li417_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1674___output_0_0_to_lut_$abc$44827$new_new_n1690___input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1674___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1690___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1674___output_0_0_to_lut_$abc$22685$li009_li009_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1674___output_0_0 ),
        .dataout(\lut_$abc$22685$li009_li009_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1674___output_0_0_to_lut_$abc$22685$li008_li008_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1674___output_0_0 ),
        .dataout(\lut_$abc$22685$li008_li008_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1674___output_0_0_to_lut_$abc$22685$li007_li007_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1674___output_0_0 ),
        .dataout(\lut_$abc$22685$li007_li007_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1674___output_0_0_to_lut_$abc$22685$li010_li010_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1674___output_0_0 ),
        .dataout(\lut_$abc$22685$li010_li010_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1690___output_0_0_to_lut_$abc$44827$new_new_n1691___input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1690___output_0_0 ),
        .dataout(\lut_$abc$44827$new_new_n1691___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1690___output_0_0_to_lut_$abc$22685$li014_li014_input_0_5  (
        .datain(\lut_$abc$44827$new_new_n1690___output_0_0 ),
        .dataout(\lut_$abc$22685$li014_li014_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1690___output_0_0_to_lut_$abc$22685$li012_li012_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1690___output_0_0 ),
        .dataout(\lut_$abc$22685$li012_li012_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1690___output_0_0_to_lut_$abc$22685$li011_li011_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1690___output_0_0 ),
        .dataout(\lut_$abc$22685$li011_li011_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1690___output_0_0_to_lut_$abc$22685$li013_li013_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1690___output_0_0 ),
        .dataout(\lut_$abc$22685$li013_li013_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1691___output_0_0_to_lut_$abc$22685$li017_li017_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1691___output_0_0 ),
        .dataout(\lut_$abc$22685$li017_li017_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1691___output_0_0_to_lut_$abc$22685$li016_li016_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1691___output_0_0 ),
        .dataout(\lut_$abc$22685$li016_li016_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1691___output_0_0_to_lut_$abc$22685$li015_li015_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1691___output_0_0 ),
        .dataout(\lut_$abc$22685$li015_li015_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1691___output_0_0_to_lut_$abc$22685$li018_li018_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1691___output_0_0 ),
        .dataout(\lut_$abc$22685$li018_li018_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1704___output_0_0_to_lut_$abc$22685$li038_li038_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1704___output_0_0 ),
        .dataout(\lut_$abc$22685$li038_li038_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1704___output_0_0_to_lut_$abc$22685$li035_li035_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1704___output_0_0 ),
        .dataout(\lut_$abc$22685$li035_li035_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1704___output_0_0_to_lut_$abc$22685$li036_li036_input_0_3  (
        .datain(\lut_$abc$44827$new_new_n1704___output_0_0 ),
        .dataout(\lut_$abc$22685$li036_li036_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1704___output_0_0_to_lut_$abc$22685$li037_li037_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1704___output_0_0 ),
        .dataout(\lut_$abc$22685$li037_li037_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1704___output_0_0_to_lut_$abc$22685$li039_li039_input_0_0  (
        .datain(\lut_$abc$44827$new_new_n1704___output_0_0 ),
        .dataout(\lut_$abc$22685$li039_li039_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1741___output_0_0_to_lut_$abc$22685$li045_li045_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1741___output_0_0 ),
        .dataout(\lut_$abc$22685$li045_li045_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1745___output_0_0_to_lut_$abc$22685$li416_li416_input_0_4  (
        .datain(\lut_$abc$44827$new_new_n1745___output_0_0 ),
        .dataout(\lut_$abc$22685$li416_li416_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1745___output_0_0_to_lut_$abc$22685$li415_li415_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1745___output_0_0 ),
        .dataout(\lut_$abc$22685$li415_li415_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$44827$new_new_n1753___output_0_0_to_lut_$abc$22685$li412_li412_input_0_2  (
        .datain(\lut_$abc$44827$new_new_n1753___output_0_0 ),
        .dataout(\lut_$abc$22685$li412_li412_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_13_to_lut_$abc$22685$li345_li345_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_13 ),
        .dataout(\lut_$abc$22685$li345_li345_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_12_to_lut_$abc$22685$li344_li344_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_12 ),
        .dataout(\lut_$abc$22685$li344_li344_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_11_to_lut_$abc$22685$li343_li343_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_11 ),
        .dataout(\lut_$abc$22685$li343_li343_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_10_to_lut_$abc$22685$li342_li342_input_0_3  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_10 ),
        .dataout(\lut_$abc$22685$li342_li342_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_9_to_lut_$abc$22685$li341_li341_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_9 ),
        .dataout(\lut_$abc$22685$li341_li341_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_8_to_lut_$abc$22685$li340_li340_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_8 ),
        .dataout(\lut_$abc$22685$li340_li340_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_7_to_lut_$abc$22685$li339_li339_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_7 ),
        .dataout(\lut_$abc$22685$li339_li339_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_6_to_lut_$abc$22685$li338_li338_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_6 ),
        .dataout(\lut_$abc$22685$li338_li338_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_5_to_lut_$abc$22685$li337_li337_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_5 ),
        .dataout(\lut_$abc$22685$li337_li337_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_4_to_lut_$abc$22685$li336_li336_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_4 ),
        .dataout(\lut_$abc$22685$li336_li336_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_3_to_lut_$abc$22685$li335_li335_input_0_0  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_3 ),
        .dataout(\lut_$abc$22685$li335_li335_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_2_to_lut_$abc$22685$li334_li334_input_0_4  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_2 ),
        .dataout(\lut_$abc$22685$li334_li334_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_1_to_lut_$abc$22685$li333_li333_input_0_1  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_1 ),
        .dataout(\lut_$abc$22685$li333_li333_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_0_to_lut_$abc$22685$li332_li332_input_0_2  (
        .datain(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_0 ),
        .dataout(\lut_$abc$22685$li332_li332_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_1_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_1_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_10  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_11  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_12  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_13  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_14  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_15  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_16  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_5  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_6  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_7  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_8  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_9  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_1_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_1_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_10  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_11  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_12  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_13  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_14  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_15  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_16  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_17  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_18  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_18 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_5  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_6  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_7  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_8  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_9  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_1_0_to_adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_1_0 ),
        .dataout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_10  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_11  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_12  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_13  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_14  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_15  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_16  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_5  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_6  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_7  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_8  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_0_0_to_RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_9  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_9 )
    );


    //Cell instances
    RS_DSP_MULT_REGIN_REGOUT #(
        .MODE_BITS(80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT_REGIN_REGOUT_mult0[0]  (
        .a({
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_19 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_18 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_0 
         }),
        .clk(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_clock_0_0 ),
        .feedback({
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_0 
         }),
        .lreset(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_5_0 ),
        .unsigned_a(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_3_0 ),
        .z({
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_19 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_18 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_0 
         })
    );

    RS_DSP_MULT_REGIN_REGOUT #(
        .MODE_BITS(80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]  (
        .a({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_19 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_18 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_0 
         }),
        .clk(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_clock_0_0 ),
        .feedback({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_0 
         }),
        .lreset(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_5_0 ),
        .unsigned_a(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_3_0 ),
        .z({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 
         })
    );

    RS_DSP_MULT_REGIN_REGOUT #(
        .MODE_BITS(80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]  (
        .a({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_19 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_18 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_0 
         }),
        .clk(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_clock_0_0 ),
        .feedback({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_0 
         }),
        .lreset(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_5_0 ),
        .unsigned_a(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_3_0 ),
        .z({
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 ,
            \RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 
         })
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[7]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[8]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[9]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[10]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[12]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[13]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[14]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[7]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[8]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[9]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[10]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[11]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[12]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[13]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[14]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]  (
        .cin(1'b0),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_output_1_0 ),
        .sumout()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[0]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[1]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[2]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[3]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_2 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[4]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[5]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[6]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]  (
        .cin(1'b0),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_output_1_0 ),
        .sumout()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[0]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[1]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[2]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[3]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[4]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[5]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[6]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]  (
        .cin(1'b0),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_output_1_0 ),
        .sumout()
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[15]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[16]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[17]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.S[18]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co  (
        .cin(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_2_0 ),
        .g(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_1_0 ),
        .p(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_0_0 ),
        .cout(),
        .sumout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li079_li079  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li079_li079_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li079_li079_input_0_0 
         }),
        .out(\lut_$abc$22685$li079_li079_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[15]  (
        .C(\dffre_ai_d[15]_clock_0_0 ),
        .D(\dffre_ai_d[15]_input_0_0 ),
        .E(\dffre_ai_d[15]_input_2_0 ),
        .R(\dffre_ai_d[15]_input_1_0 ),
        .Q(\dffre_ai_d[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li159_li159  (
        .in({
            1'b0,
            \lut_$abc$22685$li159_li159_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li159_li159_input_0_0 
         }),
        .out(\lut_$abc$22685$li159_li159_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[15]  (
        .C(\dffre_ar_d[15]_clock_0_0 ),
        .D(\dffre_ar_d[15]_input_0_0 ),
        .E(\dffre_ar_d[15]_input_2_0 ),
        .R(\dffre_ar_d[15]_input_1_0 ),
        .Q(\dffre_ar_d[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000001101)
    ) \lut_$abc$22685$li061_li061  (
        .in({
            1'b0,
            \lut_$abc$22685$li061_li061_input_0_3 ,
            \lut_$abc$22685$li061_li061_input_0_2 ,
            \lut_$abc$22685$li061_li061_input_0_1 ,
            \lut_$abc$22685$li061_li061_input_0_0 
         }),
        .out(\lut_$abc$22685$li061_li061_output_0_0 )
    );

    dffre #(
    ) \dffre_addcommon[20]  (
        .C(\dffre_addcommon[20]_clock_0_0 ),
        .D(\dffre_addcommon[20]_input_0_0 ),
        .E(\dffre_addcommon[20]_input_2_0 ),
        .R(\dffre_addcommon[20]_input_1_0 ),
        .Q(\dffre_addcommon[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li160_li160  (
        .in({
            1'b0,
            \lut_$abc$22685$li160_li160_input_0_3 ,
            \lut_$abc$22685$li160_li160_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li160_li160_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[16]  (
        .C(\dffre_ar_d[16]_clock_0_0 ),
        .D(\dffre_ar_d[16]_input_0_0 ),
        .E(\dffre_ar_d[16]_input_2_0 ),
        .R(\dffre_ar_d[16]_input_1_0 ),
        .Q(\dffre_ar_d[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li080_li080  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li080_li080_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li080_li080_input_0_0 
         }),
        .out(\lut_$abc$22685$li080_li080_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[16]  (
        .C(\dffre_ai_d[16]_clock_0_0 ),
        .D(\dffre_ai_d[16]_input_0_0 ),
        .E(\dffre_ai_d[16]_input_2_0 ),
        .R(\dffre_ai_d[16]_input_1_0 ),
        .Q(\dffre_ai_d[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[15]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.S[16]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co  (
        .cin(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_2_0 ),
        .g(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_1_0 ),
        .p(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_0_0 ),
        .cout(),
        .sumout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001110000000000000001)
    ) \lut_$abc$22685$li063_li063  (
        .in({
            \lut_$abc$22685$li063_li063_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li063_li063_input_0_2 ,
            \lut_$abc$22685$li063_li063_input_0_1 ,
            \lut_$abc$22685$li063_li063_input_0_0 
         }),
        .out(\lut_$abc$22685$li063_li063_output_0_0 )
    );

    dffre #(
    ) \dffre_addr[18]  (
        .C(\dffre_addr[18]_clock_0_0 ),
        .D(\dffre_addr[18]_input_0_0 ),
        .E(\dffre_addr[18]_input_2_0 ),
        .R(\dffre_addr[18]_input_1_0 ),
        .Q(\dffre_addr[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li329_li329  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li329_li329_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li329_li329_input_0_0 
         }),
        .out(\lut_$abc$22685$li329_li329_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[15]  (
        .C(\dffre_br_ddd[15]_clock_0_0 ),
        .D(\dffre_br_ddd[15]_input_0_0 ),
        .E(\dffre_br_ddd[15]_input_2_0 ),
        .R(\dffre_br_ddd[15]_input_1_0 ),
        .Q(\dffre_br_ddd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[15]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li276_li276  (
        .in({
            \lut_$abc$22685$li276_li276_input_0_4 ,
            \lut_$abc$22685$li276_li276_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li276_li276_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[16]  (
        .C(\dffre_bi_ddd[16]_clock_0_0 ),
        .D(\dffre_bi_ddd[16]_input_0_0 ),
        .E(\dffre_bi_ddd[16]_input_2_0 ),
        .R(\dffre_bi_ddd[16]_input_1_0 ),
        .Q(\dffre_bi_ddd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li330_li330  (
        .in({
            \lut_$abc$22685$li330_li330_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li330_li330_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li330_li330_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[16]  (
        .C(\dffre_br_ddd[16]_clock_0_0 ),
        .D(\dffre_br_ddd[16]_input_0_0 ),
        .E(\dffre_br_ddd[16]_input_2_0 ),
        .R(\dffre_br_ddd[16]_input_1_0 ),
        .Q(\dffre_br_ddd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li275_li275  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li275_li275_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li275_li275_input_0_0 
         }),
        .out(\lut_$abc$22685$li275_li275_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[15]  (
        .C(\dffre_bi_ddd[15]_clock_0_0 ),
        .D(\dffre_bi_ddd[15]_input_0_0 ),
        .E(\dffre_bi_ddd[15]_input_2_0 ),
        .R(\dffre_bi_ddd[15]_input_1_0 ),
        .Q(\dffre_bi_ddd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[16]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$44827$new_new_n1600__  (
        .in({
            \lut_$abc$44827$new_new_n1600___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1600___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1600___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li312_li312  (
        .in({
            \lut_$abc$22685$li312_li312_input_0_4 ,
            \lut_$abc$22685$li312_li312_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li312_li312_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[16]  (
        .C(\dffre_br_dd[16]_clock_0_0 ),
        .D(\dffre_br_dd[16]_input_0_0 ),
        .E(\dffre_br_dd[16]_input_2_0 ),
        .R(\dffre_br_dd[16]_input_1_0 ),
        .Q(\dffre_br_dd[16]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co  (
        .cin(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_2_0 ),
        .g(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_1_0 ),
        .p(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_0_0 ),
        .cout(),
        .sumout(\adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000010000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010100010000000000010000)
    ) \lut_$abc$22685$li062_li062  (
        .in({
            \lut_$abc$22685$li062_li062_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li062_li062_input_0_2 ,
            \lut_$abc$22685$li062_li062_input_0_1 ,
            \lut_$abc$22685$li062_li062_input_0_0 
         }),
        .out(\lut_$abc$22685$li062_li062_output_0_0 )
    );

    dffre #(
    ) \dffre_addi[18]  (
        .C(\dffre_addi[18]_clock_0_0 ),
        .D(\dffre_addi[18]_input_0_0 ),
        .E(\dffre_addi[18]_input_2_0 ),
        .R(\dffre_addi[18]_input_1_0 ),
        .Q(\dffre_addi[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$44827$new_new_n1161__  (
        .in({
            \lut_$abc$44827$new_new_n1161___input_0_4 ,
            \lut_$abc$44827$new_new_n1161___input_0_3 ,
            \lut_$abc$44827$new_new_n1161___input_0_2 ,
            \lut_$abc$44827$new_new_n1161___input_0_1 ,
            \lut_$abc$44827$new_new_n1161___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1161___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000001)
    ) \lut_$abc$44827$new_new_n1159__  (
        .in({
            \lut_$abc$44827$new_new_n1159___input_0_5 ,
            \lut_$abc$44827$new_new_n1159___input_0_4 ,
            \lut_$abc$44827$new_new_n1159___input_0_3 ,
            \lut_$abc$44827$new_new_n1159___input_0_2 ,
            \lut_$abc$44827$new_new_n1159___input_0_1 ,
            \lut_$abc$44827$new_new_n1159___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1159___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1160__  (
        .in({
            \lut_$abc$44827$new_new_n1160___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1160___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1160___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1160___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li129_li129  (
        .in({
            1'b0,
            \lut_$abc$22685$li129_li129_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li129_li129_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li129_li129_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[5]  (
        .C(\dffre_ai_dddd[5]_clock_0_0 ),
        .D(\dffre_ai_dddd[5]_input_0_0 ),
        .E(\dffre_ai_dddd[5]_input_2_0 ),
        .R(\dffre_ai_dddd[5]_input_1_0 ),
        .Q(\dffre_ai_dddd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li128_li128  (
        .in({
            \lut_$abc$22685$li128_li128_input_0_4 ,
            \lut_$abc$22685$li128_li128_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li128_li128_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[4]  (
        .C(\dffre_ai_dddd[4]_clock_0_0 ),
        .D(\dffre_ai_dddd[4]_input_0_0 ),
        .E(\dffre_ai_dddd[4]_input_2_0 ),
        .R(\dffre_ai_dddd[4]_input_1_0 ),
        .Q(\dffre_ai_dddd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li127_li127  (
        .in({
            \lut_$abc$22685$li127_li127_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li127_li127_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li127_li127_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[3]  (
        .C(\dffre_ai_dddd[3]_clock_0_0 ),
        .D(\dffre_ai_dddd[3]_input_0_0 ),
        .E(\dffre_ai_dddd[3]_input_2_0 ),
        .R(\dffre_ai_dddd[3]_input_1_0 ),
        .Q(\dffre_ai_dddd[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100000000000011110000000000011110000000000000111100000000)
    ) \lut_$abc$22685$li038_li038  (
        .in({
            \lut_$abc$22685$li038_li038_input_0_5 ,
            \lut_$abc$22685$li038_li038_input_0_4 ,
            \lut_$abc$22685$li038_li038_input_0_3 ,
            \lut_$abc$22685$li038_li038_input_0_2 ,
            \lut_$abc$22685$li038_li038_input_0_1 ,
            \lut_$abc$22685$li038_li038_input_0_0 
         }),
        .out(\lut_$abc$22685$li038_li038_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[37]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1704__  (
        .in({
            \lut_$abc$44827$new_new_n1704___input_0_4 ,
            \lut_$abc$44827$new_new_n1704___input_0_3 ,
            \lut_$abc$44827$new_new_n1704___input_0_2 ,
            \lut_$abc$44827$new_new_n1704___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1704___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000000000000000000010)
    ) \lut_$abc$22685$li032_li032  (
        .in({
            \lut_$abc$22685$li032_li032_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li032_li032_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li032_li032_input_0_0 
         }),
        .out(\lut_$abc$22685$li032_li032_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[31]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000100)
    ) \lut_$abc$22685$li035_li035  (
        .in({
            \lut_$abc$22685$li035_li035_input_0_4 ,
            \lut_$abc$22685$li035_li035_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li035_li035_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li035_li035_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[34]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000001000100000000000100)
    ) \lut_$abc$22685$li036_li036  (
        .in({
            \lut_$abc$22685$li036_li036_input_0_4 ,
            \lut_$abc$22685$li036_li036_input_0_3 ,
            \lut_$abc$22685$li036_li036_input_0_2 ,
            \lut_$abc$22685$li036_li036_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li036_li036_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[35]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110011001110010000000000000000)
    ) \lut_$abc$22685$li037_li037  (
        .in({
            \lut_$abc$22685$li037_li037_input_0_4 ,
            \lut_$abc$22685$li037_li037_input_0_3 ,
            \lut_$abc$22685$li037_li037_input_0_2 ,
            \lut_$abc$22685$li037_li037_input_0_1 ,
            \lut_$abc$22685$li037_li037_input_0_0 
         }),
        .out(\lut_$abc$22685$li037_li037_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[36]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011001100110011001100110011000100)
    ) \lut_$abc$22685$li039_li039  (
        .in({
            \lut_$abc$22685$li039_li039_input_0_5 ,
            \lut_$abc$22685$li039_li039_input_0_4 ,
            \lut_$abc$22685$li039_li039_input_0_3 ,
            \lut_$abc$22685$li039_li039_input_0_2 ,
            \lut_$abc$22685$li039_li039_input_0_1 ,
            \lut_$abc$22685$li039_li039_input_0_0 
         }),
        .out(\lut_$abc$22685$li039_li039_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[38]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1603__  (
        .in({
            \lut_$abc$44827$new_new_n1603___input_0_4 ,
            \lut_$abc$44827$new_new_n1603___input_0_3 ,
            \lut_$abc$44827$new_new_n1603___input_0_2 ,
            \lut_$abc$44827$new_new_n1603___input_0_1 ,
            \lut_$abc$44827$new_new_n1603___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1603___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1604__  (
        .in({
            \lut_$abc$44827$new_new_n1604___input_0_4 ,
            \lut_$abc$44827$new_new_n1604___input_0_3 ,
            \lut_$abc$44827$new_new_n1604___input_0_2 ,
            \lut_$abc$44827$new_new_n1604___input_0_1 ,
            \lut_$abc$44827$new_new_n1604___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1604___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$44827$new_new_n1601__  (
        .in({
            \lut_$abc$44827$new_new_n1601___input_0_4 ,
            \lut_$abc$44827$new_new_n1601___input_0_3 ,
            \lut_$abc$44827$new_new_n1601___input_0_2 ,
            \lut_$abc$44827$new_new_n1601___input_0_1 ,
            \lut_$abc$44827$new_new_n1601___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1601___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000110011001110010000000000001000)
    ) \lut_$abc$22685$li017_li017  (
        .in({
            \lut_$abc$22685$li017_li017_input_0_5 ,
            \lut_$abc$22685$li017_li017_input_0_4 ,
            \lut_$abc$22685$li017_li017_input_0_3 ,
            \lut_$abc$22685$li017_li017_input_0_2 ,
            \lut_$abc$22685$li017_li017_input_0_1 ,
            \lut_$abc$22685$li017_li017_input_0_0 
         }),
        .out(\lut_$abc$22685$li017_li017_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$44827$new_new_n1691__  (
        .in({
            \lut_$abc$44827$new_new_n1691___input_0_4 ,
            \lut_$abc$44827$new_new_n1691___input_0_3 ,
            \lut_$abc$44827$new_new_n1691___input_0_2 ,
            \lut_$abc$44827$new_new_n1691___input_0_1 ,
            \lut_$abc$44827$new_new_n1691___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1691___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000000000100100000000)
    ) \lut_$abc$22685$li016_li016  (
        .in({
            \lut_$abc$22685$li016_li016_input_0_4 ,
            \lut_$abc$22685$li016_li016_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li016_li016_input_0_1 ,
            \lut_$abc$22685$li016_li016_input_0_0 
         }),
        .out(\lut_$abc$22685$li016_li016_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000100000000)
    ) \lut_$abc$22685$li015_li015  (
        .in({
            \lut_$abc$22685$li015_li015_input_0_4 ,
            \lut_$abc$22685$li015_li015_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li015_li015_input_0_0 
         }),
        .out(\lut_$abc$22685$li015_li015_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000110000000000000011000000000000001100000000000000010000)
    ) \lut_$abc$22685$li018_li018  (
        .in({
            \lut_$abc$22685$li018_li018_input_0_5 ,
            \lut_$abc$22685$li018_li018_input_0_4 ,
            \lut_$abc$22685$li018_li018_input_0_3 ,
            \lut_$abc$22685$li018_li018_input_0_2 ,
            \lut_$abc$22685$li018_li018_input_0_1 ,
            \lut_$abc$22685$li018_li018_input_0_0 
         }),
        .out(\lut_$abc$22685$li018_li018_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000100000000000000000)
    ) \lut_$abc$44827$new_new_n1690__  (
        .in({
            \lut_$abc$44827$new_new_n1690___input_0_5 ,
            \lut_$abc$44827$new_new_n1690___input_0_4 ,
            \lut_$abc$44827$new_new_n1690___input_0_3 ,
            \lut_$abc$44827$new_new_n1690___input_0_2 ,
            \lut_$abc$44827$new_new_n1690___input_0_1 ,
            \lut_$abc$44827$new_new_n1690___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1690___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$44827$new_new_n1660__  (
        .in({
            \lut_$abc$44827$new_new_n1660___input_0_4 ,
            \lut_$abc$44827$new_new_n1660___input_0_3 ,
            \lut_$abc$44827$new_new_n1660___input_0_2 ,
            \lut_$abc$44827$new_new_n1660___input_0_1 ,
            \lut_$abc$44827$new_new_n1660___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1660___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1674__  (
        .in({
            \lut_$abc$44827$new_new_n1674___input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1674___input_0_1 ,
            \lut_$abc$44827$new_new_n1674___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1674___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li246_li246  (
        .in({
            1'b0,
            \lut_$abc$22685$li246_li246_input_0_3 ,
            \lut_$abc$22685$li246_li246_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li246_li246_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[4]  (
        .C(\dffre_bi_dd[4]_clock_0_0 ),
        .D(\dffre_bi_dd[4]_input_0_0 ),
        .E(\dffre_bi_dd[4]_input_2_0 ),
        .R(\dffre_bi_dd[4]_input_1_0 ),
        .Q(\dffre_bi_dd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li245_li245  (
        .in({
            1'b0,
            \lut_$abc$22685$li245_li245_input_0_3 ,
            \lut_$abc$22685$li245_li245_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li245_li245_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[3]  (
        .C(\dffre_bi_dd[3]_clock_0_0 ),
        .D(\dffre_bi_dd[3]_input_0_0 ),
        .E(\dffre_bi_dd[3]_input_2_0 ),
        .R(\dffre_bi_dd[3]_input_1_0 ),
        .Q(\dffre_bi_dd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li244_li244  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li244_li244_input_0_2 ,
            \lut_$abc$22685$li244_li244_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li244_li244_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[2]  (
        .C(\dffre_bi_dd[2]_clock_0_0 ),
        .D(\dffre_bi_dd[2]_input_0_0 ),
        .E(\dffre_bi_dd[2]_input_2_0 ),
        .R(\dffre_bi_dd[2]_input_1_0 ),
        .Q(\dffre_bi_dd[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000100010101010101010101010101010100010)
    ) \lut_$abc$22685$li059_li059  (
        .in({
            \lut_$abc$22685$li059_li059_input_0_5 ,
            \lut_$abc$22685$li059_li059_input_0_4 ,
            \lut_$abc$22685$li059_li059_input_0_3 ,
            \lut_$abc$22685$li059_li059_input_0_2 ,
            \lut_$abc$22685$li059_li059_input_0_1 ,
            \lut_$abc$22685$li059_li059_input_0_0 
         }),
        .out(\lut_$abc$22685$li059_li059_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[37]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000010)
    ) \lut_$abc$44827$new_new_n1162__  (
        .in({
            \lut_$abc$44827$new_new_n1162___input_0_5 ,
            \lut_$abc$44827$new_new_n1162___input_0_4 ,
            \lut_$abc$44827$new_new_n1162___input_0_3 ,
            \lut_$abc$44827$new_new_n1162___input_0_2 ,
            \lut_$abc$44827$new_new_n1162___input_0_1 ,
            \lut_$abc$44827$new_new_n1162___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1162___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000000010000)
    ) \lut_$abc$22685$li056_li056  (
        .in({
            1'b0,
            \lut_$abc$22685$li056_li056_input_0_3 ,
            \lut_$abc$22685$li056_li056_input_0_2 ,
            \lut_$abc$22685$li056_li056_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li056_li056_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[34]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000010100000101000010010000)
    ) \lut_$abc$22685$li058_li058  (
        .in({
            \lut_$abc$22685$li058_li058_input_0_4 ,
            \lut_$abc$22685$li058_li058_input_0_3 ,
            \lut_$abc$22685$li058_li058_input_0_2 ,
            \lut_$abc$22685$li058_li058_input_0_1 ,
            \lut_$abc$22685$li058_li058_input_0_0 
         }),
        .out(\lut_$abc$22685$li058_li058_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[36]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000010000000000010100)
    ) \lut_$abc$44827$new_new_n1362__  (
        .in({
            \lut_$abc$44827$new_new_n1362___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1362___input_0_2 ,
            \lut_$abc$44827$new_new_n1362___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1362___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li403_li403  (
        .in({
            1'b0,
            \lut_$abc$22685$li403_li403_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li403_li403_input_0_0 
         }),
        .out(\lut_$abc$22685$li403_li403_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[34]  (
        .C(\dffre_commonr2[34]_clock_0_0 ),
        .D(\dffre_commonr2[34]_input_0_0 ),
        .E(\dffre_commonr2[34]_input_2_0 ),
        .R(\dffre_commonr2[34]_input_1_0 ),
        .Q(\dffre_commonr2[34]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011110000000000001111000000000000111100000000000010110000)
    ) \lut_$abc$22685$li060_li060  (
        .in({
            \lut_$abc$22685$li060_li060_input_0_5 ,
            \lut_$abc$22685$li060_li060_input_0_4 ,
            \lut_$abc$22685$li060_li060_input_0_3 ,
            \lut_$abc$22685$li060_li060_input_0_2 ,
            \lut_$abc$22685$li060_li060_input_0_1 ,
            \lut_$abc$22685$li060_li060_input_0_0 
         }),
        .out(\lut_$abc$22685$li060_li060_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[38]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li402_li402  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li402_li402_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li402_li402_input_0_0 
         }),
        .out(\lut_$abc$22685$li402_li402_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[33]  (
        .C(\dffre_commonr2[33]_clock_0_0 ),
        .D(\dffre_commonr2[33]_input_0_0 ),
        .E(\dffre_commonr2[33]_input_2_0 ),
        .R(\dffre_commonr2[33]_input_1_0 ),
        .Q(\dffre_commonr2[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1369__  (
        .in({
            \lut_$abc$44827$new_new_n1369___input_0_4 ,
            \lut_$abc$44827$new_new_n1369___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1369___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1369___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001011001011110010111110111111)
    ) \lut_$abc$44827$new_new_n1368__  (
        .in({
            \lut_$abc$44827$new_new_n1368___input_0_4 ,
            \lut_$abc$44827$new_new_n1368___input_0_3 ,
            \lut_$abc$44827$new_new_n1368___input_0_2 ,
            \lut_$abc$44827$new_new_n1368___input_0_1 ,
            \lut_$abc$44827$new_new_n1368___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1368___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000010000010100000100000101)
    ) \lut_$abc$44827$new_new_n1363__  (
        .in({
            \lut_$abc$44827$new_new_n1363___input_0_4 ,
            \lut_$abc$44827$new_new_n1363___input_0_3 ,
            \lut_$abc$44827$new_new_n1363___input_0_2 ,
            \lut_$abc$44827$new_new_n1363___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1363___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101000000000000011110000111100001010000010000000111100001111)
    ) \lut_$abc$44827$new_new_n1370__  (
        .in({
            \lut_$abc$44827$new_new_n1370___input_0_5 ,
            \lut_$abc$44827$new_new_n1370___input_0_4 ,
            \lut_$abc$44827$new_new_n1370___input_0_3 ,
            \lut_$abc$44827$new_new_n1370___input_0_2 ,
            \lut_$abc$44827$new_new_n1370___input_0_1 ,
            \lut_$abc$44827$new_new_n1370___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1370___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101000001001000010010000010100000101000001100000011000001010)
    ) \lut_$abc$22685$li425_li425  (
        .in({
            \lut_$abc$22685$li425_li425_input_0_5 ,
            \lut_$abc$22685$li425_li425_input_0_4 ,
            \lut_$abc$22685$li425_li425_input_0_3 ,
            \lut_$abc$22685$li425_li425_input_0_2 ,
            \lut_$abc$22685$li425_li425_input_0_1 ,
            \lut_$abc$22685$li425_li425_input_0_0 
         }),
        .out(\lut_$abc$22685$li425_li425_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[15]  (
        .C(\dffre_pi[15]_clock_0_0 ),
        .D(\dffre_pi[15]_input_0_0 ),
        .E(\dffre_pi[15]_input_2_0 ),
        .R(\dffre_pi[15]_input_1_0 ),
        .Q(\dffre_pi[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101111101011100000101000001000)
    ) \lut_$abc$44827$new_new_n1238__  (
        .in({
            \lut_$abc$44827$new_new_n1238___input_0_4 ,
            \lut_$abc$44827$new_new_n1238___input_0_3 ,
            \lut_$abc$44827$new_new_n1238___input_0_2 ,
            \lut_$abc$44827$new_new_n1238___input_0_1 ,
            \lut_$abc$44827$new_new_n1238___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1238___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100100000110)
    ) \lut_$abc$22685$li424_li424  (
        .in({
            1'b0,
            \lut_$abc$22685$li424_li424_input_0_3 ,
            \lut_$abc$22685$li424_li424_input_0_2 ,
            \lut_$abc$22685$li424_li424_input_0_1 ,
            \lut_$abc$22685$li424_li424_input_0_0 
         }),
        .out(\lut_$abc$22685$li424_li424_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[14]  (
        .C(\dffre_pi[14]_clock_0_0 ),
        .D(\dffre_pi[14]_input_0_0 ),
        .E(\dffre_pi[14]_input_2_0 ),
        .R(\dffre_pi[14]_input_1_0 ),
        .Q(\dffre_pi[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li383_li383  (
        .in({
            \lut_$abc$22685$li383_li383_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li383_li383_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li383_li383_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[14]  (
        .C(\dffre_commonr2[14]_clock_0_0 ),
        .D(\dffre_commonr2[14]_input_0_0 ),
        .E(\dffre_commonr2[14]_input_2_0 ),
        .R(\dffre_commonr2[14]_input_1_0 ),
        .Q(\dffre_commonr2[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$44827$new_new_n1237__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1237___input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1237___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1237___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut_$abc$44827$new_new_n1294__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1294___input_0_2 ,
            \lut_$abc$44827$new_new_n1294___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1294___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000111100000001000001010000)
    ) \lut_$abc$44827$new_new_n1230__  (
        .in({
            \lut_$abc$44827$new_new_n1230___input_0_4 ,
            \lut_$abc$44827$new_new_n1230___input_0_3 ,
            \lut_$abc$44827$new_new_n1230___input_0_2 ,
            \lut_$abc$44827$new_new_n1230___input_0_1 ,
            \lut_$abc$44827$new_new_n1230___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1230___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110000000001110111011101110)
    ) \lut_$abc$44827$new_new_n1290__  (
        .in({
            \lut_$abc$44827$new_new_n1290___input_0_4 ,
            \lut_$abc$44827$new_new_n1290___input_0_3 ,
            \lut_$abc$44827$new_new_n1290___input_0_2 ,
            \lut_$abc$44827$new_new_n1290___input_0_1 ,
            \lut_$abc$44827$new_new_n1290___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1290___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001010001010101010101)
    ) \lut_$abc$44827$new_new_n1229__  (
        .in({
            \lut_$abc$44827$new_new_n1229___input_0_4 ,
            \lut_$abc$44827$new_new_n1229___input_0_3 ,
            \lut_$abc$44827$new_new_n1229___input_0_2 ,
            \lut_$abc$44827$new_new_n1229___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1229___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000101000100001000101000100000010000010000000010000010000000)
    ) \lut_$abc$44827$new_new_n1289__  (
        .in({
            \lut_$abc$44827$new_new_n1289___input_0_5 ,
            \lut_$abc$44827$new_new_n1289___input_0_4 ,
            \lut_$abc$44827$new_new_n1289___input_0_3 ,
            \lut_$abc$44827$new_new_n1289___input_0_2 ,
            \lut_$abc$44827$new_new_n1289___input_0_1 ,
            \lut_$abc$44827$new_new_n1289___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1289___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000101010011001010100000000000000000101011001101010)
    ) \lut_$abc$22685$li427_li427  (
        .in({
            \lut_$abc$22685$li427_li427_input_0_5 ,
            \lut_$abc$22685$li427_li427_input_0_4 ,
            \lut_$abc$22685$li427_li427_input_0_3 ,
            \lut_$abc$22685$li427_li427_input_0_2 ,
            \lut_$abc$22685$li427_li427_input_0_1 ,
            \lut_$abc$22685$li427_li427_input_0_0 
         }),
        .out(\lut_$abc$22685$li427_li427_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[17]  (
        .C(\dffre_pi[17]_clock_0_0 ),
        .D(\dffre_pi[17]_input_0_0 ),
        .E(\dffre_pi[17]_input_2_0 ),
        .R(\dffre_pi[17]_input_1_0 ),
        .Q(\dffre_pi[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li386_li386  (
        .in({
            \lut_$abc$22685$li386_li386_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li386_li386_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li386_li386_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[17]  (
        .C(\dffre_commonr2[17]_clock_0_0 ),
        .D(\dffre_commonr2[17]_input_0_0 ),
        .E(\dffre_commonr2[17]_input_2_0 ),
        .R(\dffre_commonr2[17]_input_1_0 ),
        .Q(\dffre_commonr2[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li385_li385  (
        .in({
            \lut_$abc$22685$li385_li385_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li385_li385_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li385_li385_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[16]  (
        .C(\dffre_commonr2[16]_clock_0_0 ),
        .D(\dffre_commonr2[16]_input_0_0 ),
        .E(\dffre_commonr2[16]_input_2_0 ),
        .R(\dffre_commonr2[16]_input_1_0 ),
        .Q(\dffre_commonr2[16]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000101000100000100000100000000100010100010000010000010000000)
    ) \lut_$abc$44827$new_new_n1293__  (
        .in({
            \lut_$abc$44827$new_new_n1293___input_0_5 ,
            \lut_$abc$44827$new_new_n1293___input_0_4 ,
            \lut_$abc$44827$new_new_n1293___input_0_3 ,
            \lut_$abc$44827$new_new_n1293___input_0_2 ,
            \lut_$abc$44827$new_new_n1293___input_0_1 ,
            \lut_$abc$44827$new_new_n1293___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1293___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li384_li384  (
        .in({
            \lut_$abc$22685$li384_li384_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li384_li384_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li384_li384_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[15]  (
        .C(\dffre_commonr2[15]_clock_0_0 ),
        .D(\dffre_commonr2[15]_input_0_0 ),
        .E(\dffre_commonr2[15]_input_2_0 ),
        .R(\dffre_commonr2[15]_input_1_0 ),
        .Q(\dffre_commonr2[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$44827$new_new_n1433__  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1433___input_0_1 ,
            \lut_$abc$44827$new_new_n1433___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1433___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101010110101010010100001010000001000100100010000100000010000000)
    ) \lut_$abc$44827$new_new_n1424__  (
        .in({
            \lut_$abc$44827$new_new_n1424___input_0_5 ,
            \lut_$abc$44827$new_new_n1424___input_0_4 ,
            \lut_$abc$44827$new_new_n1424___input_0_3 ,
            \lut_$abc$44827$new_new_n1424___input_0_2 ,
            \lut_$abc$44827$new_new_n1424___input_0_1 ,
            \lut_$abc$44827$new_new_n1424___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1424___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1441__  (
        .in({
            \lut_$abc$44827$new_new_n1441___input_0_4 ,
            \lut_$abc$44827$new_new_n1441___input_0_3 ,
            \lut_$abc$44827$new_new_n1441___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1441___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1441___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010001000000000101010101010101000001010000010100000101000001010)
    ) \lut_$abc$44827$new_new_n1444__  (
        .in({
            \lut_$abc$44827$new_new_n1444___input_0_5 ,
            \lut_$abc$44827$new_new_n1444___input_0_4 ,
            \lut_$abc$44827$new_new_n1444___input_0_3 ,
            \lut_$abc$44827$new_new_n1444___input_0_2 ,
            \lut_$abc$44827$new_new_n1444___input_0_1 ,
            \lut_$abc$44827$new_new_n1444___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1444___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000010101000000010111111101010111)
    ) \lut_$abc$44827$new_new_n1442__  (
        .in({
            \lut_$abc$44827$new_new_n1442___input_0_5 ,
            \lut_$abc$44827$new_new_n1442___input_0_4 ,
            \lut_$abc$44827$new_new_n1442___input_0_3 ,
            \lut_$abc$44827$new_new_n1442___input_0_2 ,
            \lut_$abc$44827$new_new_n1442___input_0_1 ,
            \lut_$abc$44827$new_new_n1442___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1442___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000010010110010110100000000000000000010110110110100)
    ) \lut_$abc$22685$li429_li429  (
        .in({
            \lut_$abc$22685$li429_li429_input_0_5 ,
            \lut_$abc$22685$li429_li429_input_0_4 ,
            \lut_$abc$22685$li429_li429_input_0_3 ,
            \lut_$abc$22685$li429_li429_input_0_2 ,
            \lut_$abc$22685$li429_li429_input_0_1 ,
            \lut_$abc$22685$li429_li429_input_0_0 
         }),
        .out(\lut_$abc$22685$li429_li429_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[19]  (
        .C(\dffre_pi[19]_clock_0_0 ),
        .D(\dffre_pi[19]_input_0_0 ),
        .E(\dffre_pi[19]_input_2_0 ),
        .R(\dffre_pi[19]_input_1_0 ),
        .Q(\dffre_pi[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011000100)
    ) \lut_$abc$44827$new_new_n1296__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1296___input_0_2 ,
            \lut_$abc$44827$new_new_n1296___input_0_1 ,
            \lut_$abc$44827$new_new_n1296___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1296___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut_$abc$22685$li040_li040  (
        .in({
            \lut_$abc$22685$li040_li040_input_0_4 ,
            \lut_$abc$22685$li040_li040_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li040_li040_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[18]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001001000001100000011000001001)
    ) \lut_$abc$22685$li428_li428  (
        .in({
            \lut_$abc$22685$li428_li428_input_0_4 ,
            \lut_$abc$22685$li428_li428_input_0_3 ,
            \lut_$abc$22685$li428_li428_input_0_2 ,
            \lut_$abc$22685$li428_li428_input_0_1 ,
            \lut_$abc$22685$li428_li428_input_0_0 
         }),
        .out(\lut_$abc$22685$li428_li428_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[18]  (
        .C(\dffre_pi[18]_clock_0_0 ),
        .D(\dffre_pi[18]_input_0_0 ),
        .E(\dffre_pi[18]_input_2_0 ),
        .R(\dffre_pi[18]_input_1_0 ),
        .Q(\dffre_pi[18]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100001010100010101001010100010000000010000000100000010000000)
    ) \lut_$abc$44827$new_new_n1300__  (
        .in({
            \lut_$abc$44827$new_new_n1300___input_0_5 ,
            \lut_$abc$44827$new_new_n1300___input_0_4 ,
            \lut_$abc$44827$new_new_n1300___input_0_3 ,
            \lut_$abc$44827$new_new_n1300___input_0_2 ,
            \lut_$abc$44827$new_new_n1300___input_0_1 ,
            \lut_$abc$44827$new_new_n1300___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1300___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000001000001110000000100000111000000010000011100000111)
    ) \lut_$abc$44827$new_new_n1301__  (
        .in({
            \lut_$abc$44827$new_new_n1301___input_0_5 ,
            \lut_$abc$44827$new_new_n1301___input_0_4 ,
            \lut_$abc$44827$new_new_n1301___input_0_3 ,
            \lut_$abc$44827$new_new_n1301___input_0_2 ,
            \lut_$abc$44827$new_new_n1301___input_0_1 ,
            \lut_$abc$44827$new_new_n1301___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1301___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li387_li387  (
        .in({
            \lut_$abc$22685$li387_li387_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li387_li387_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li387_li387_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[18]  (
        .C(\dffre_commonr2[18]_clock_0_0 ),
        .D(\dffre_commonr2[18]_input_0_0 ),
        .E(\dffre_commonr2[18]_input_2_0 ),
        .R(\dffre_commonr2[18]_input_1_0 ),
        .Q(\dffre_commonr2[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000001000)
    ) \lut_$abc$22685$li041_li041  (
        .in({
            1'b0,
            \lut_$abc$22685$li041_li041_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li041_li041_input_0_1 ,
            \lut_$abc$22685$li041_li041_input_0_0 
         }),
        .out(\lut_$abc$22685$li041_li041_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[19]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000011001100110000010011001100101100110011011111001100110011111)
    ) \lut_$abc$44827$new_new_n1302__  (
        .in({
            \lut_$abc$44827$new_new_n1302___input_0_5 ,
            \lut_$abc$44827$new_new_n1302___input_0_4 ,
            \lut_$abc$44827$new_new_n1302___input_0_3 ,
            \lut_$abc$44827$new_new_n1302___input_0_2 ,
            \lut_$abc$44827$new_new_n1302___input_0_1 ,
            \lut_$abc$44827$new_new_n1302___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1302___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000101010101010000000001010101)
    ) \lut_$abc$44827$new_new_n1303__  (
        .in({
            \lut_$abc$44827$new_new_n1303___input_0_4 ,
            \lut_$abc$44827$new_new_n1303___input_0_3 ,
            \lut_$abc$44827$new_new_n1303___input_0_2 ,
            \lut_$abc$44827$new_new_n1303___input_0_1 ,
            \lut_$abc$44827$new_new_n1303___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1303___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000010011001100010001001100110010001000110011001000110011001100)
    ) \lut_$abc$22685$li447_li447  (
        .in({
            \lut_$abc$22685$li447_li447_input_0_5 ,
            \lut_$abc$22685$li447_li447_input_0_4 ,
            \lut_$abc$22685$li447_li447_input_0_3 ,
            \lut_$abc$22685$li447_li447_input_0_2 ,
            \lut_$abc$22685$li447_li447_input_0_1 ,
            \lut_$abc$22685$li447_li447_input_0_0 
         }),
        .out(\lut_$abc$22685$li447_li447_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[37]  (
        .C(\dffre_pi[37]_clock_0_0 ),
        .D(\dffre_pi[37]_input_0_0 ),
        .E(\dffre_pi[37]_input_2_0 ),
        .R(\dffre_pi[37]_input_1_0 ),
        .Q(\dffre_pi[37]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000101011101110010100000000000000001010011101110101)
    ) \lut_$abc$44827$new_new_n1379__  (
        .in({
            \lut_$abc$44827$new_new_n1379___input_0_5 ,
            \lut_$abc$44827$new_new_n1379___input_0_4 ,
            \lut_$abc$44827$new_new_n1379___input_0_3 ,
            \lut_$abc$44827$new_new_n1379___input_0_2 ,
            \lut_$abc$44827$new_new_n1379___input_0_1 ,
            \lut_$abc$44827$new_new_n1379___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1379___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001001)
    ) \lut_$abc$44827$new_new_n1373__  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1373___input_0_1 ,
            \lut_$abc$44827$new_new_n1373___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1373___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000010000000100010000)
    ) \lut_$abc$44827$new_new_n1372__  (
        .in({
            \lut_$abc$44827$new_new_n1372___input_0_4 ,
            \lut_$abc$44827$new_new_n1372___input_0_3 ,
            \lut_$abc$44827$new_new_n1372___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1372___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li404_li404  (
        .in({
            \lut_$abc$22685$li404_li404_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li404_li404_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li404_li404_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[35]  (
        .C(\dffre_commonr2[35]_clock_0_0 ),
        .D(\dffre_commonr2[35]_input_0_0 ),
        .E(\dffre_commonr2[35]_input_2_0 ),
        .R(\dffre_commonr2[35]_input_1_0 ),
        .Q(\dffre_commonr2[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010011)
    ) \lut_$abc$44827$new_new_n1375__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1375___input_0_3 ,
            \lut_$abc$44827$new_new_n1375___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1375___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1375___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000100000110100000010)
    ) \lut_$abc$22685$li057_li057  (
        .in({
            \lut_$abc$22685$li057_li057_input_0_4 ,
            \lut_$abc$22685$li057_li057_input_0_3 ,
            \lut_$abc$22685$li057_li057_input_0_2 ,
            \lut_$abc$22685$li057_li057_input_0_1 ,
            \lut_$abc$22685$li057_li057_input_0_0 
         }),
        .out(\lut_$abc$22685$li057_li057_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[35]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110000100011110000111101110000110000111011110000111100010000111)
    ) \lut_$abc$44827$new_new_n1495__  (
        .in({
            \lut_$abc$44827$new_new_n1495___input_0_5 ,
            \lut_$abc$44827$new_new_n1495___input_0_4 ,
            \lut_$abc$44827$new_new_n1495___input_0_3 ,
            \lut_$abc$44827$new_new_n1495___input_0_2 ,
            \lut_$abc$44827$new_new_n1495___input_0_1 ,
            \lut_$abc$44827$new_new_n1495___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1495___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$44827$new_new_n1497__  (
        .in({
            \lut_$abc$44827$new_new_n1497___input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1497___input_0_1 ,
            \lut_$abc$44827$new_new_n1497___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1497___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li141_li141  (
        .in({
            1'b0,
            \lut_$abc$22685$li141_li141_input_0_3 ,
            \lut_$abc$22685$li141_li141_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li141_li141_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[17]  (
        .C(\dffre_ai_dddd[17]_clock_0_0 ),
        .D(\dffre_ai_dddd[17]_input_0_0 ),
        .E(\dffre_ai_dddd[17]_input_2_0 ),
        .R(\dffre_ai_dddd[17]_input_1_0 ),
        .Q(\dffre_ai_dddd[17]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010111111111111000000000000000000000000111111110000000000000000)
    ) \lut_$abc$44827$new_new_n1498__  (
        .in({
            \lut_$abc$44827$new_new_n1498___input_0_5 ,
            \lut_$abc$44827$new_new_n1498___input_0_4 ,
            \lut_$abc$44827$new_new_n1498___input_0_3 ,
            \lut_$abc$44827$new_new_n1498___input_0_2 ,
            \lut_$abc$44827$new_new_n1498___input_0_1 ,
            \lut_$abc$44827$new_new_n1498___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1498___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011000011011010010110100100111100)
    ) \lut_$abc$22685$li446_li446  (
        .in({
            \lut_$abc$22685$li446_li446_input_0_5 ,
            \lut_$abc$22685$li446_li446_input_0_4 ,
            \lut_$abc$22685$li446_li446_input_0_3 ,
            \lut_$abc$22685$li446_li446_input_0_2 ,
            \lut_$abc$22685$li446_li446_input_0_1 ,
            \lut_$abc$22685$li446_li446_input_0_0 
         }),
        .out(\lut_$abc$22685$li446_li446_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[36]  (
        .C(\dffre_pi[36]_clock_0_0 ),
        .D(\dffre_pi[36]_input_0_0 ),
        .E(\dffre_pi[36]_input_2_0 ),
        .R(\dffre_pi[36]_input_1_0 ),
        .Q(\dffre_pi[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010111)
    ) \lut_$abc$44827$new_new_n1371__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1371___input_0_2 ,
            \lut_$abc$44827$new_new_n1371___input_0_1 ,
            \lut_$abc$44827$new_new_n1371___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1371___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li405_li405  (
        .in({
            \lut_$abc$22685$li405_li405_input_0_4 ,
            \lut_$abc$22685$li405_li405_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li405_li405_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[36]  (
        .C(\dffre_commonr2[36]_clock_0_0 ),
        .D(\dffre_commonr2[36]_input_0_0 ),
        .E(\dffre_commonr2[36]_input_2_0 ),
        .R(\dffre_commonr2[36]_input_1_0 ),
        .Q(\dffre_commonr2[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10111011101100000000000000000000)
    ) \lut_$abc$44827$new_new_n1381__  (
        .in({
            \lut_$abc$44827$new_new_n1381___input_0_4 ,
            \lut_$abc$44827$new_new_n1381___input_0_3 ,
            \lut_$abc$44827$new_new_n1381___input_0_2 ,
            \lut_$abc$44827$new_new_n1381___input_0_1 ,
            \lut_$abc$44827$new_new_n1381___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1381___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000010000001111000011000000111100001011000000000000001100000000)
    ) \lut_$abc$22685$li448_li448  (
        .in({
            \lut_$abc$22685$li448_li448_input_0_5 ,
            \lut_$abc$22685$li448_li448_input_0_4 ,
            \lut_$abc$22685$li448_li448_input_0_3 ,
            \lut_$abc$22685$li448_li448_input_0_2 ,
            \lut_$abc$22685$li448_li448_input_0_1 ,
            \lut_$abc$22685$li448_li448_input_0_0 
         }),
        .out(\lut_$abc$22685$li448_li448_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[38]  (
        .C(\dffre_pi[38]_clock_0_0 ),
        .D(\dffre_pi[38]_input_0_0 ),
        .E(\dffre_pi[38]_input_2_0 ),
        .R(\dffre_pi[38]_input_1_0 ),
        .Q(\dffre_pi[38]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001010001000001)
    ) \lut_$abc$44827$new_new_n1376__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1376___input_0_3 ,
            \lut_$abc$44827$new_new_n1376___input_0_2 ,
            \lut_$abc$44827$new_new_n1376___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1376___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11010111011111011111110011000000)
    ) \lut_$abc$44827$new_new_n1382__  (
        .in({
            \lut_$abc$44827$new_new_n1382___input_0_4 ,
            \lut_$abc$44827$new_new_n1382___input_0_3 ,
            \lut_$abc$44827$new_new_n1382___input_0_2 ,
            \lut_$abc$44827$new_new_n1382___input_0_1 ,
            \lut_$abc$44827$new_new_n1382___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1382___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010100000101000011110000000000010000010100000111000011)
    ) \lut_$abc$44827$new_new_n1503__  (
        .in({
            \lut_$abc$44827$new_new_n1503___input_0_5 ,
            \lut_$abc$44827$new_new_n1503___input_0_4 ,
            \lut_$abc$44827$new_new_n1503___input_0_3 ,
            \lut_$abc$44827$new_new_n1503___input_0_2 ,
            \lut_$abc$44827$new_new_n1503___input_0_1 ,
            \lut_$abc$44827$new_new_n1503___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1503___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100100101100101101101110110010)
    ) \lut_$abc$44827$new_new_n1505__  (
        .in({
            \lut_$abc$44827$new_new_n1505___input_0_4 ,
            \lut_$abc$44827$new_new_n1505___input_0_3 ,
            \lut_$abc$44827$new_new_n1505___input_0_2 ,
            \lut_$abc$44827$new_new_n1505___input_0_1 ,
            \lut_$abc$44827$new_new_n1505___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1505___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000010000000100010000)
    ) \lut_$abc$44827$new_new_n1506__  (
        .in({
            \lut_$abc$44827$new_new_n1506___input_0_4 ,
            \lut_$abc$44827$new_new_n1506___input_0_3 ,
            \lut_$abc$44827$new_new_n1506___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1506___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li406_li406  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li406_li406_input_0_1 ,
            \lut_$abc$22685$li406_li406_input_0_0 
         }),
        .out(\lut_$abc$22685$li406_li406_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[37]  (
        .C(\dffre_commonr2[37]_clock_0_0 ),
        .D(\dffre_commonr2[37]_input_0_0 ),
        .E(\dffre_commonr2[37]_input_2_0 ),
        .R(\dffre_commonr2[37]_input_1_0 ),
        .Q(\dffre_commonr2[37]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000000001100100011001100110011001100110000000000000000)
    ) \lut_$abc$22685$li484_li484  (
        .in({
            \lut_$abc$22685$li484_li484_input_0_5 ,
            \lut_$abc$22685$li484_li484_input_0_4 ,
            \lut_$abc$22685$li484_li484_input_0_3 ,
            \lut_$abc$22685$li484_li484_input_0_2 ,
            \lut_$abc$22685$li484_li484_input_0_1 ,
            \lut_$abc$22685$li484_li484_input_0_0 
         }),
        .out(\lut_$abc$22685$li484_li484_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[35]  (
        .C(\dffre_pr[35]_clock_0_0 ),
        .D(\dffre_pr[35]_input_0_0 ),
        .E(\dffre_pr[35]_input_2_0 ),
        .R(\dffre_pr[35]_input_1_0 ),
        .Q(\dffre_pr[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001100010011000100010001000100)
    ) \lut_$abc$44827$new_new_n1488__  (
        .in({
            \lut_$abc$44827$new_new_n1488___input_0_4 ,
            \lut_$abc$44827$new_new_n1488___input_0_3 ,
            \lut_$abc$44827$new_new_n1488___input_0_2 ,
            \lut_$abc$44827$new_new_n1488___input_0_1 ,
            \lut_$abc$44827$new_new_n1488___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1488___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_$abc$22685$li482_li482  (
        .in({
            \lut_$abc$22685$li482_li482_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li482_li482_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li482_li482_input_0_0 
         }),
        .out(\lut_$abc$22685$li482_li482_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[33]  (
        .C(\dffre_pr[33]_clock_0_0 ),
        .D(\dffre_pr[33]_input_0_0 ),
        .E(\dffre_pr[33]_input_2_0 ),
        .R(\dffre_pr[33]_input_1_0 ),
        .Q(\dffre_pr[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001100100100111001)
    ) \lut_$abc$22685$li483_li483  (
        .in({
            \lut_$abc$22685$li483_li483_input_0_4 ,
            \lut_$abc$22685$li483_li483_input_0_3 ,
            \lut_$abc$22685$li483_li483_input_0_2 ,
            \lut_$abc$22685$li483_li483_input_0_1 ,
            \lut_$abc$22685$li483_li483_input_0_0 
         }),
        .out(\lut_$abc$22685$li483_li483_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[34]  (
        .C(\dffre_pr[34]_clock_0_0 ),
        .D(\dffre_pr[34]_input_0_0 ),
        .E(\dffre_pr[34]_input_2_0 ),
        .R(\dffre_pr[34]_input_1_0 ),
        .Q(\dffre_pr[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000010010000100100000110)
    ) \lut_$abc$44827$new_new_n1490__  (
        .in({
            \lut_$abc$44827$new_new_n1490___input_0_4 ,
            \lut_$abc$44827$new_new_n1490___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1490___input_0_1 ,
            \lut_$abc$44827$new_new_n1490___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1490___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110001111101110110000110010111)
    ) \lut_$abc$44827$new_new_n1494__  (
        .in({
            \lut_$abc$44827$new_new_n1494___input_0_4 ,
            \lut_$abc$44827$new_new_n1494___input_0_3 ,
            \lut_$abc$44827$new_new_n1494___input_0_2 ,
            \lut_$abc$44827$new_new_n1494___input_0_1 ,
            \lut_$abc$44827$new_new_n1494___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1494___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li401_li401  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li401_li401_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li401_li401_input_0_0 
         }),
        .out(\lut_$abc$22685$li401_li401_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[32]  (
        .C(\dffre_commonr2[32]_clock_0_0 ),
        .D(\dffre_commonr2[32]_input_0_0 ),
        .E(\dffre_commonr2[32]_input_2_0 ),
        .R(\dffre_commonr2[32]_input_1_0 ),
        .Q(\dffre_commonr2[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000101)
    ) \lut_$abc$44827$new_new_n1489__  (
        .in({
            \lut_$abc$44827$new_new_n1489___input_0_4 ,
            \lut_$abc$44827$new_new_n1489___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1489___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1489___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100010001000100010001010000010)
    ) \lut_$abc$22685$li034_li034  (
        .in({
            \lut_$abc$22685$li034_li034_input_0_4 ,
            \lut_$abc$22685$li034_li034_input_0_3 ,
            \lut_$abc$22685$li034_li034_input_0_2 ,
            \lut_$abc$22685$li034_li034_input_0_1 ,
            \lut_$abc$22685$li034_li034_input_0_0 
         }),
        .out(\lut_$abc$22685$li034_li034_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[33]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000100010000000000010)
    ) \lut_$abc$22685$li033_li033  (
        .in({
            \lut_$abc$22685$li033_li033_input_0_4 ,
            \lut_$abc$22685$li033_li033_input_0_3 ,
            \lut_$abc$22685$li033_li033_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li033_li033_input_0_0 
         }),
        .out(\lut_$abc$22685$li033_li033_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[32]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101000100000000000000000)
    ) \lut_$abc$44827$new_new_n1467__  (
        .in({
            \lut_$abc$44827$new_new_n1467___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1467___input_0_2 ,
            \lut_$abc$44827$new_new_n1467___input_0_1 ,
            \lut_$abc$44827$new_new_n1467___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1467___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11000100110011000000000011001100)
    ) \lut_$abc$44827$new_new_n1479__  (
        .in({
            \lut_$abc$44827$new_new_n1479___input_0_4 ,
            \lut_$abc$44827$new_new_n1479___input_0_3 ,
            \lut_$abc$44827$new_new_n1479___input_0_2 ,
            \lut_$abc$44827$new_new_n1479___input_0_1 ,
            \lut_$abc$44827$new_new_n1479___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1479___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011111111000000000000000000000000010011000000000010110011)
    ) \lut_$abc$22685$li444_li444  (
        .in({
            \lut_$abc$22685$li444_li444_input_0_5 ,
            \lut_$abc$22685$li444_li444_input_0_4 ,
            \lut_$abc$22685$li444_li444_input_0_3 ,
            \lut_$abc$22685$li444_li444_input_0_2 ,
            \lut_$abc$22685$li444_li444_input_0_1 ,
            \lut_$abc$22685$li444_li444_input_0_0 
         }),
        .out(\lut_$abc$22685$li444_li444_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[34]  (
        .C(\dffre_pi[34]_clock_0_0 ),
        .D(\dffre_pi[34]_input_0_0 ),
        .E(\dffre_pi[34]_input_2_0 ),
        .R(\dffre_pi[34]_input_1_0 ),
        .Q(\dffre_pi[34]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111100000000000111111100000000011100000000000001111100000000000)
    ) \lut_$abc$44827$new_new_n1361__  (
        .in({
            \lut_$abc$44827$new_new_n1361___input_0_5 ,
            \lut_$abc$44827$new_new_n1361___input_0_4 ,
            \lut_$abc$44827$new_new_n1361___input_0_3 ,
            \lut_$abc$44827$new_new_n1361___input_0_2 ,
            \lut_$abc$44827$new_new_n1361___input_0_1 ,
            \lut_$abc$44827$new_new_n1361___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1361___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001011001011110010111110111111)
    ) \lut_$abc$44827$new_new_n1358__  (
        .in({
            \lut_$abc$44827$new_new_n1358___input_0_4 ,
            \lut_$abc$44827$new_new_n1358___input_0_3 ,
            \lut_$abc$44827$new_new_n1358___input_0_2 ,
            \lut_$abc$44827$new_new_n1358___input_0_1 ,
            \lut_$abc$44827$new_new_n1358___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1358___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000010000010100000100000101)
    ) \lut_$abc$44827$new_new_n1355__  (
        .in({
            \lut_$abc$44827$new_new_n1355___input_0_4 ,
            \lut_$abc$44827$new_new_n1355___input_0_3 ,
            \lut_$abc$44827$new_new_n1355___input_0_2 ,
            \lut_$abc$44827$new_new_n1355___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1355___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000010000000100010000)
    ) \lut_$abc$44827$new_new_n1354__  (
        .in({
            \lut_$abc$44827$new_new_n1354___input_0_4 ,
            \lut_$abc$44827$new_new_n1354___input_0_3 ,
            \lut_$abc$44827$new_new_n1354___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1354___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110011010011001011010011001011001101001100101101001100101100110)
    ) \lut_$abc$44827$new_new_n1359__  (
        .in({
            \lut_$abc$44827$new_new_n1359___input_0_5 ,
            \lut_$abc$44827$new_new_n1359___input_0_4 ,
            \lut_$abc$44827$new_new_n1359___input_0_3 ,
            \lut_$abc$44827$new_new_n1359___input_0_2 ,
            \lut_$abc$44827$new_new_n1359___input_0_1 ,
            \lut_$abc$44827$new_new_n1359___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1359___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000010000000000000000011111111111111010000000000000000)
    ) \lut_$abc$22685$li054_li054  (
        .in({
            \lut_$abc$22685$li054_li054_input_0_5 ,
            \lut_$abc$22685$li054_li054_input_0_4 ,
            \lut_$abc$22685$li054_li054_input_0_3 ,
            \lut_$abc$22685$li054_li054_input_0_2 ,
            \lut_$abc$22685$li054_li054_input_0_1 ,
            \lut_$abc$22685$li054_li054_input_0_0 
         }),
        .out(\lut_$abc$22685$li054_li054_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[32]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100010001)
    ) \lut_$abc$44827$new_new_n1364__  (
        .in({
            \lut_$abc$44827$new_new_n1364___input_0_4 ,
            \lut_$abc$44827$new_new_n1364___input_0_3 ,
            \lut_$abc$44827$new_new_n1364___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1364___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100010011000000000000000100110111011111110001011101111111)
    ) \lut_$abc$44827$new_new_n1367__  (
        .in({
            \lut_$abc$44827$new_new_n1367___input_0_5 ,
            \lut_$abc$44827$new_new_n1367___input_0_4 ,
            \lut_$abc$44827$new_new_n1367___input_0_3 ,
            \lut_$abc$44827$new_new_n1367___input_0_2 ,
            \lut_$abc$44827$new_new_n1367___input_0_1 ,
            \lut_$abc$44827$new_new_n1367___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1367___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110100100010110100000000000000000100101110110100)
    ) \lut_$abc$22685$li466_li466  (
        .in({
            \lut_$abc$22685$li466_li466_input_0_5 ,
            \lut_$abc$22685$li466_li466_input_0_4 ,
            \lut_$abc$22685$li466_li466_input_0_3 ,
            \lut_$abc$22685$li466_li466_input_0_2 ,
            \lut_$abc$22685$li466_li466_input_0_1 ,
            \lut_$abc$22685$li466_li466_input_0_0 
         }),
        .out(\lut_$abc$22685$li466_li466_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[17]  (
        .C(\dffre_pr[17]_clock_0_0 ),
        .D(\dffre_pr[17]_input_0_0 ),
        .E(\dffre_pr[17]_input_2_0 ),
        .R(\dffre_pr[17]_input_1_0 ),
        .Q(\dffre_pr[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111000000000001111100000000)
    ) \lut_$abc$44827$new_new_n1419__  (
        .in({
            \lut_$abc$44827$new_new_n1419___input_0_4 ,
            \lut_$abc$44827$new_new_n1419___input_0_3 ,
            \lut_$abc$44827$new_new_n1419___input_0_2 ,
            \lut_$abc$44827$new_new_n1419___input_0_1 ,
            \lut_$abc$44827$new_new_n1419___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1419___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$abc$44827$new_new_n1411__  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1411___input_0_1 ,
            \lut_$abc$44827$new_new_n1411___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1411___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$22685$li465_li465  (
        .in({
            \lut_$abc$22685$li465_li465_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li465_li465_input_0_2 ,
            \lut_$abc$22685$li465_li465_input_0_1 ,
            \lut_$abc$22685$li465_li465_input_0_0 
         }),
        .out(\lut_$abc$22685$li465_li465_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[16]  (
        .C(\dffre_pr[16]_clock_0_0 ),
        .D(\dffre_pr[16]_input_0_0 ),
        .E(\dffre_pr[16]_input_2_0 ),
        .R(\dffre_pr[16]_input_1_0 ),
        .Q(\dffre_pr[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li382_li382  (
        .in({
            \lut_$abc$22685$li382_li382_input_0_4 ,
            \lut_$abc$22685$li382_li382_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li382_li382_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[13]  (
        .C(\dffre_commonr2[13]_clock_0_0 ),
        .D(\dffre_commonr2[13]_input_0_0 ),
        .E(\dffre_commonr2[13]_input_2_0 ),
        .R(\dffre_commonr2[13]_input_1_0 ),
        .Q(\dffre_commonr2[13]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000001100101100100000110010110010000000000000000000)
    ) \lut_$abc$44827$new_new_n1418__  (
        .in({
            \lut_$abc$44827$new_new_n1418___input_0_5 ,
            \lut_$abc$44827$new_new_n1418___input_0_4 ,
            \lut_$abc$44827$new_new_n1418___input_0_3 ,
            \lut_$abc$44827$new_new_n1418___input_0_2 ,
            \lut_$abc$44827$new_new_n1418___input_0_1 ,
            \lut_$abc$44827$new_new_n1418___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1418___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010101010101010111111100010101010101010111111111111111)
    ) \lut_$abc$44827$new_new_n1417__  (
        .in({
            \lut_$abc$44827$new_new_n1417___input_0_5 ,
            \lut_$abc$44827$new_new_n1417___input_0_4 ,
            \lut_$abc$44827$new_new_n1417___input_0_3 ,
            \lut_$abc$44827$new_new_n1417___input_0_2 ,
            \lut_$abc$44827$new_new_n1417___input_0_1 ,
            \lut_$abc$44827$new_new_n1417___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1417___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010111000001010101111100010111)
    ) \lut_$abc$44827$new_new_n1423__  (
        .in({
            \lut_$abc$44827$new_new_n1423___input_0_4 ,
            \lut_$abc$44827$new_new_n1423___input_0_3 ,
            \lut_$abc$44827$new_new_n1423___input_0_2 ,
            \lut_$abc$44827$new_new_n1423___input_0_1 ,
            \lut_$abc$44827$new_new_n1423___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1423___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00111111101111110000000000000000)
    ) \lut_$abc$44827$new_new_n1425__  (
        .in({
            \lut_$abc$44827$new_new_n1425___input_0_4 ,
            \lut_$abc$44827$new_new_n1425___input_0_3 ,
            \lut_$abc$44827$new_new_n1425___input_0_2 ,
            \lut_$abc$44827$new_new_n1425___input_0_1 ,
            \lut_$abc$44827$new_new_n1425___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1425___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010000000000010001)
    ) \lut_$abc$44827$new_new_n1435__  (
        .in({
            \lut_$abc$44827$new_new_n1435___input_0_4 ,
            \lut_$abc$44827$new_new_n1435___input_0_3 ,
            \lut_$abc$44827$new_new_n1435___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1435___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1435___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011110001000011101111000000001111)
    ) \lut_$abc$22685$li486_li486  (
        .in({
            \lut_$abc$22685$li486_li486_input_0_5 ,
            \lut_$abc$22685$li486_li486_input_0_4 ,
            \lut_$abc$22685$li486_li486_input_0_3 ,
            \lut_$abc$22685$li486_li486_input_0_2 ,
            \lut_$abc$22685$li486_li486_input_0_1 ,
            \lut_$abc$22685$li486_li486_input_0_0 
         }),
        .out(\lut_$abc$22685$li486_li486_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[37]  (
        .C(\dffre_pr[37]_clock_0_0 ),
        .D(\dffre_pr[37]_input_0_0 ),
        .E(\dffre_pr[37]_input_2_0 ),
        .R(\dffre_pr[37]_input_1_0 ),
        .Q(\dffre_pr[37]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101000111111011000000011010101)
    ) \lut_$abc$44827$new_new_n1499__  (
        .in({
            \lut_$abc$44827$new_new_n1499___input_0_4 ,
            \lut_$abc$44827$new_new_n1499___input_0_3 ,
            \lut_$abc$44827$new_new_n1499___input_0_2 ,
            \lut_$abc$44827$new_new_n1499___input_0_1 ,
            \lut_$abc$44827$new_new_n1499___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1499___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000001100000010)
    ) \lut_$abc$22685$li485_li485  (
        .in({
            \lut_$abc$22685$li485_li485_input_0_4 ,
            \lut_$abc$22685$li485_li485_input_0_3 ,
            \lut_$abc$22685$li485_li485_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li485_li485_input_0_0 
         }),
        .out(\lut_$abc$22685$li485_li485_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[36]  (
        .C(\dffre_pr[36]_clock_0_0 ),
        .D(\dffre_pr[36]_input_0_0 ),
        .E(\dffre_pr[36]_input_2_0 ),
        .R(\dffre_pr[36]_input_1_0 ),
        .Q(\dffre_pr[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li121_li121  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li121_li121_input_0_2 ,
            \lut_$abc$22685$li121_li121_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li121_li121_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[17]  (
        .C(\dffre_ai_ddd[17]_clock_0_0 ),
        .D(\dffre_ai_ddd[17]_input_0_0 ),
        .E(\dffre_ai_ddd[17]_input_2_0 ),
        .R(\dffre_ai_ddd[17]_input_1_0 ),
        .Q(\dffre_ai_ddd[17]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000000110000001100000011000000100001001100000011000000110000)
    ) \lut_$abc$22685$li487_li487  (
        .in({
            \lut_$abc$22685$li487_li487_input_0_5 ,
            \lut_$abc$22685$li487_li487_input_0_4 ,
            \lut_$abc$22685$li487_li487_input_0_3 ,
            \lut_$abc$22685$li487_li487_input_0_2 ,
            \lut_$abc$22685$li487_li487_input_0_1 ,
            \lut_$abc$22685$li487_li487_input_0_0 
         }),
        .out(\lut_$abc$22685$li487_li487_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[38]  (
        .C(\dffre_pr[38]_clock_0_0 ),
        .D(\dffre_pr[38]_input_0_0 ),
        .E(\dffre_pr[38]_input_2_0 ),
        .R(\dffre_pr[38]_input_1_0 ),
        .Q(\dffre_pr[38]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001011111101000111010000001011111101000000101110001011111101000)
    ) \lut_$abc$44827$new_new_n1502__  (
        .in({
            \lut_$abc$44827$new_new_n1502___input_0_5 ,
            \lut_$abc$44827$new_new_n1502___input_0_4 ,
            \lut_$abc$44827$new_new_n1502___input_0_3 ,
            \lut_$abc$44827$new_new_n1502___input_0_2 ,
            \lut_$abc$44827$new_new_n1502___input_0_1 ,
            \lut_$abc$44827$new_new_n1502___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1502___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110011001101001011010011001100110011001100101101001011001100110)
    ) \lut_$abc$44827$new_new_n1500__  (
        .in({
            \lut_$abc$44827$new_new_n1500___input_0_5 ,
            \lut_$abc$44827$new_new_n1500___input_0_4 ,
            \lut_$abc$44827$new_new_n1500___input_0_3 ,
            \lut_$abc$44827$new_new_n1500___input_0_2 ,
            \lut_$abc$44827$new_new_n1500___input_0_1 ,
            \lut_$abc$44827$new_new_n1500___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1500___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101101010100101011010011001011001101001100101101010010101011010)
    ) \lut_$abc$44827$new_new_n1492__  (
        .in({
            \lut_$abc$44827$new_new_n1492___input_0_5 ,
            \lut_$abc$44827$new_new_n1492___input_0_4 ,
            \lut_$abc$44827$new_new_n1492___input_0_3 ,
            \lut_$abc$44827$new_new_n1492___input_0_2 ,
            \lut_$abc$44827$new_new_n1492___input_0_1 ,
            \lut_$abc$44827$new_new_n1492___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1492___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001111001111000111000011000011111100001100001110001111001111000)
    ) \lut_$abc$44827$new_new_n1378__  (
        .in({
            \lut_$abc$44827$new_new_n1378___input_0_5 ,
            \lut_$abc$44827$new_new_n1378___input_0_4 ,
            \lut_$abc$44827$new_new_n1378___input_0_3 ,
            \lut_$abc$44827$new_new_n1378___input_0_2 ,
            \lut_$abc$44827$new_new_n1378___input_0_1 ,
            \lut_$abc$44827$new_new_n1378___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1378___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000000000011000100100010000100010010001000010000001100110000)
    ) \lut_$abc$22685$li464_li464  (
        .in({
            \lut_$abc$22685$li464_li464_input_0_5 ,
            \lut_$abc$22685$li464_li464_input_0_4 ,
            \lut_$abc$22685$li464_li464_input_0_3 ,
            \lut_$abc$22685$li464_li464_input_0_2 ,
            \lut_$abc$22685$li464_li464_input_0_1 ,
            \lut_$abc$22685$li464_li464_input_0_0 
         }),
        .out(\lut_$abc$22685$li464_li464_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[15]  (
        .C(\dffre_pr[15]_clock_0_0 ),
        .D(\dffre_pr[15]_input_0_0 ),
        .E(\dffre_pr[15]_input_2_0 ),
        .R(\dffre_pr[15]_input_1_0 ),
        .Q(\dffre_pr[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011100010111000111111111)
    ) \lut_$abc$44827$new_new_n1414__  (
        .in({
            \lut_$abc$44827$new_new_n1414___input_0_4 ,
            \lut_$abc$44827$new_new_n1414___input_0_3 ,
            \lut_$abc$44827$new_new_n1414___input_0_2 ,
            \lut_$abc$44827$new_new_n1414___input_0_1 ,
            \lut_$abc$44827$new_new_n1414___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1414___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$22685$li463_li463  (
        .in({
            \lut_$abc$22685$li463_li463_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li463_li463_input_0_2 ,
            \lut_$abc$22685$li463_li463_input_0_1 ,
            \lut_$abc$22685$li463_li463_input_0_0 
         }),
        .out(\lut_$abc$22685$li463_li463_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[14]  (
        .C(\dffre_pr[14]_clock_0_0 ),
        .D(\dffre_pr[14]_input_0_0 ),
        .E(\dffre_pr[14]_input_2_0 ),
        .R(\dffre_pr[14]_input_1_0 ),
        .Q(\dffre_pr[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li377_li377  (
        .in({
            \lut_$abc$22685$li377_li377_input_0_4 ,
            \lut_$abc$22685$li377_li377_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li377_li377_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[8]  (
        .C(\dffre_commonr2[8]_clock_0_0 ),
        .D(\dffre_commonr2[8]_input_0_0 ),
        .E(\dffre_commonr2[8]_input_2_0 ),
        .R(\dffre_commonr2[8]_input_1_0 ),
        .Q(\dffre_commonr2[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001110001000000000000000000000000111111110000000000000000)
    ) \lut_$abc$44827$new_new_n1410__  (
        .in({
            \lut_$abc$44827$new_new_n1410___input_0_5 ,
            \lut_$abc$44827$new_new_n1410___input_0_4 ,
            \lut_$abc$44827$new_new_n1410___input_0_3 ,
            \lut_$abc$44827$new_new_n1410___input_0_2 ,
            \lut_$abc$44827$new_new_n1410___input_0_1 ,
            \lut_$abc$44827$new_new_n1410___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1410___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000001010000000000000)
    ) \lut_$abc$44827$new_new_n1408__  (
        .in({
            \lut_$abc$44827$new_new_n1408___input_0_4 ,
            \lut_$abc$44827$new_new_n1408___input_0_3 ,
            \lut_$abc$44827$new_new_n1408___input_0_2 ,
            \lut_$abc$44827$new_new_n1408___input_0_1 ,
            \lut_$abc$44827$new_new_n1408___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1408___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100010011110000110111011111)
    ) \lut_$abc$44827$new_new_n1392__  (
        .in({
            \lut_$abc$44827$new_new_n1392___input_0_4 ,
            \lut_$abc$44827$new_new_n1392___input_0_3 ,
            \lut_$abc$44827$new_new_n1392___input_0_2 ,
            \lut_$abc$44827$new_new_n1392___input_0_1 ,
            \lut_$abc$44827$new_new_n1392___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1392___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100010000001100110011)
    ) \lut_$abc$44827$new_new_n1405__  (
        .in({
            \lut_$abc$44827$new_new_n1405___input_0_4 ,
            \lut_$abc$44827$new_new_n1405___input_0_3 ,
            \lut_$abc$44827$new_new_n1405___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1405___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1405___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011110000111100001111000010100000101000001010000010100000000000)
    ) \lut_$abc$44827$new_new_n1407__  (
        .in({
            \lut_$abc$44827$new_new_n1407___input_0_5 ,
            \lut_$abc$44827$new_new_n1407___input_0_4 ,
            \lut_$abc$44827$new_new_n1407___input_0_3 ,
            \lut_$abc$44827$new_new_n1407___input_0_2 ,
            \lut_$abc$44827$new_new_n1407___input_0_1 ,
            \lut_$abc$44827$new_new_n1407___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1407___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010100000101000000000000000000001010000010100000000000)
    ) \lut_$abc$44827$new_new_n1406__  (
        .in({
            \lut_$abc$44827$new_new_n1406___input_0_5 ,
            \lut_$abc$44827$new_new_n1406___input_0_4 ,
            \lut_$abc$44827$new_new_n1406___input_0_3 ,
            \lut_$abc$44827$new_new_n1406___input_0_2 ,
            \lut_$abc$44827$new_new_n1406___input_0_1 ,
            \lut_$abc$44827$new_new_n1406___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1406___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011010010000000000100101100000000001011010000000010110100)
    ) \lut_$abc$22685$li460_li460  (
        .in({
            \lut_$abc$22685$li460_li460_input_0_5 ,
            \lut_$abc$22685$li460_li460_input_0_4 ,
            \lut_$abc$22685$li460_li460_input_0_3 ,
            \lut_$abc$22685$li460_li460_input_0_2 ,
            \lut_$abc$22685$li460_li460_input_0_1 ,
            \lut_$abc$22685$li460_li460_input_0_0 
         }),
        .out(\lut_$abc$22685$li460_li460_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[11]  (
        .C(\dffre_pr[11]_clock_0_0 ),
        .D(\dffre_pr[11]_input_0_0 ),
        .E(\dffre_pr[11]_input_2_0 ),
        .R(\dffre_pr[11]_input_1_0 ),
        .Q(\dffre_pr[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011100010111000111111111)
    ) \lut_$abc$44827$new_new_n1402__  (
        .in({
            \lut_$abc$44827$new_new_n1402___input_0_4 ,
            \lut_$abc$44827$new_new_n1402___input_0_3 ,
            \lut_$abc$44827$new_new_n1402___input_0_2 ,
            \lut_$abc$44827$new_new_n1402___input_0_1 ,
            \lut_$abc$44827$new_new_n1402___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1402___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001001)
    ) \lut_$abc$22685$li459_li459  (
        .in({
            \lut_$abc$22685$li459_li459_input_0_4 ,
            \lut_$abc$22685$li459_li459_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li459_li459_input_0_1 ,
            \lut_$abc$22685$li459_li459_input_0_0 
         }),
        .out(\lut_$abc$22685$li459_li459_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[10]  (
        .C(\dffre_pr[10]_clock_0_0 ),
        .D(\dffre_pr[10]_input_0_0 ),
        .E(\dffre_pr[10]_input_2_0 ),
        .R(\dffre_pr[10]_input_1_0 ),
        .Q(\dffre_pr[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li379_li379  (
        .in({
            1'b0,
            \lut_$abc$22685$li379_li379_input_0_3 ,
            \lut_$abc$22685$li379_li379_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li379_li379_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[10]  (
        .C(\dffre_commonr2[10]_clock_0_0 ),
        .D(\dffre_commonr2[10]_input_0_0 ),
        .E(\dffre_commonr2[10]_input_2_0 ),
        .R(\dffre_commonr2[10]_input_1_0 ),
        .Q(\dffre_commonr2[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100010000000000000000)
    ) \lut_$abc$44827$new_new_n1399__  (
        .in({
            \lut_$abc$44827$new_new_n1399___input_0_4 ,
            \lut_$abc$44827$new_new_n1399___input_0_3 ,
            \lut_$abc$44827$new_new_n1399___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1399___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li380_li380  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li380_li380_input_0_1 ,
            \lut_$abc$22685$li380_li380_input_0_0 
         }),
        .out(\lut_$abc$22685$li380_li380_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[11]  (
        .C(\dffre_commonr2[11]_clock_0_0 ),
        .D(\dffre_commonr2[11]_input_0_0 ),
        .E(\dffre_commonr2[11]_input_2_0 ),
        .R(\dffre_commonr2[11]_input_1_0 ),
        .Q(\dffre_commonr2[11]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000111000001110000011100011111011111110111111101111111)
    ) \lut_$abc$44827$new_new_n1409__  (
        .in({
            \lut_$abc$44827$new_new_n1409___input_0_5 ,
            \lut_$abc$44827$new_new_n1409___input_0_4 ,
            \lut_$abc$44827$new_new_n1409___input_0_3 ,
            \lut_$abc$44827$new_new_n1409___input_0_2 ,
            \lut_$abc$44827$new_new_n1409___input_0_1 ,
            \lut_$abc$44827$new_new_n1409___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1409___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010001000000000101000100000000010100010000000001010101000000000)
    ) \lut_$abc$44827$new_new_n1422__  (
        .in({
            \lut_$abc$44827$new_new_n1422___input_0_5 ,
            \lut_$abc$44827$new_new_n1422___input_0_4 ,
            \lut_$abc$44827$new_new_n1422___input_0_3 ,
            \lut_$abc$44827$new_new_n1422___input_0_2 ,
            \lut_$abc$44827$new_new_n1422___input_0_1 ,
            \lut_$abc$44827$new_new_n1422___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1422___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li378_li378  (
        .in({
            1'b0,
            \lut_$abc$22685$li378_li378_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li378_li378_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li378_li378_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[9]  (
        .C(\dffre_commonr2[9]_clock_0_0 ),
        .D(\dffre_commonr2[9]_input_0_0 ),
        .E(\dffre_commonr2[9]_input_2_0 ),
        .R(\dffre_commonr2[9]_input_1_0 ),
        .Q(\dffre_commonr2[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000100001)
    ) \lut_$abc$22685$li457_li457  (
        .in({
            \lut_$abc$22685$li457_li457_input_0_4 ,
            \lut_$abc$22685$li457_li457_input_0_3 ,
            \lut_$abc$22685$li457_li457_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li457_li457_input_0_0 
         }),
        .out(\lut_$abc$22685$li457_li457_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[8]  (
        .C(\dffre_pr[8]_clock_0_0 ),
        .D(\dffre_pr[8]_input_0_0 ),
        .E(\dffre_pr[8]_input_2_0 ),
        .R(\dffre_pr[8]_input_1_0 ),
        .Q(\dffre_pr[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100011111000001110111111100000111011111110000011101111111)
    ) \lut_$abc$44827$new_new_n1227__  (
        .in({
            \lut_$abc$44827$new_new_n1227___input_0_5 ,
            \lut_$abc$44827$new_new_n1227___input_0_4 ,
            \lut_$abc$44827$new_new_n1227___input_0_3 ,
            \lut_$abc$44827$new_new_n1227___input_0_2 ,
            \lut_$abc$44827$new_new_n1227___input_0_1 ,
            \lut_$abc$44827$new_new_n1227___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1227___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000100000010000100000010001100000010001100010010001100010000)
    ) \lut_$abc$22685$li362_li362  (
        .in({
            \lut_$abc$22685$li362_li362_input_0_5 ,
            \lut_$abc$22685$li362_li362_input_0_4 ,
            \lut_$abc$22685$li362_li362_input_0_3 ,
            \lut_$abc$22685$li362_li362_input_0_2 ,
            \lut_$abc$22685$li362_li362_input_0_1 ,
            \lut_$abc$22685$li362_li362_input_0_0 
         }),
        .out(\lut_$abc$22685$li362_li362_output_0_0 )
    );

    dffre #(
    ) \dffre_common[30]  (
        .C(\dffre_common[30]_clock_0_0 ),
        .D(\dffre_common[30]_input_0_0 ),
        .E(\dffre_common[30]_input_2_0 ),
        .R(\dffre_common[30]_input_1_0 ),
        .Q(\dffre_common[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101010011010100110101011111)
    ) \lut_$abc$44827$new_new_n1610__  (
        .in({
            \lut_$abc$44827$new_new_n1610___input_0_4 ,
            \lut_$abc$44827$new_new_n1610___input_0_3 ,
            \lut_$abc$44827$new_new_n1610___input_0_2 ,
            \lut_$abc$44827$new_new_n1610___input_0_1 ,
            \lut_$abc$44827$new_new_n1610___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1610___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$22685$li361_li361  (
        .in({
            \lut_$abc$22685$li361_li361_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li361_li361_input_0_2 ,
            \lut_$abc$22685$li361_li361_input_0_1 ,
            \lut_$abc$22685$li361_li361_input_0_0 
         }),
        .out(\lut_$abc$22685$li361_li361_output_0_0 )
    );

    dffre #(
    ) \dffre_common[29]  (
        .C(\dffre_common[29]_clock_0_0 ),
        .D(\dffre_common[29]_input_0_0 ),
        .E(\dffre_common[29]_input_2_0 ),
        .R(\dffre_common[29]_input_1_0 ),
        .Q(\dffre_common[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li249_li249  (
        .in({
            \lut_$abc$22685$li249_li249_input_0_4 ,
            \lut_$abc$22685$li249_li249_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li249_li249_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[7]  (
        .C(\dffre_bi_dd[7]_clock_0_0 ),
        .D(\dffre_bi_dd[7]_input_0_0 ),
        .E(\dffre_bi_dd[7]_input_2_0 ),
        .R(\dffre_bi_dd[7]_input_1_0 ),
        .Q(\dffre_bi_dd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010000010100010100000001010)
    ) \lut_$abc$22685$li009_li009  (
        .in({
            \lut_$abc$22685$li009_li009_input_0_4 ,
            \lut_$abc$22685$li009_li009_input_0_3 ,
            \lut_$abc$22685$li009_li009_input_0_2 ,
            \lut_$abc$22685$li009_li009_input_0_1 ,
            \lut_$abc$22685$li009_li009_input_0_0 
         }),
        .out(\lut_$abc$22685$li009_li009_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000100000001010)
    ) \lut_$abc$22685$li008_li008  (
        .in({
            \lut_$abc$22685$li008_li008_input_0_4 ,
            \lut_$abc$22685$li008_li008_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li008_li008_input_0_1 ,
            \lut_$abc$22685$li008_li008_input_0_0 
         }),
        .out(\lut_$abc$22685$li008_li008_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010011000100110001001100000000010111110101111101011111)
    ) \lut_$abc$44827$new_new_n1624__  (
        .in({
            \lut_$abc$44827$new_new_n1624___input_0_5 ,
            \lut_$abc$44827$new_new_n1624___input_0_4 ,
            \lut_$abc$44827$new_new_n1624___input_0_3 ,
            \lut_$abc$44827$new_new_n1624___input_0_2 ,
            \lut_$abc$44827$new_new_n1624___input_0_1 ,
            \lut_$abc$44827$new_new_n1624___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1624___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010101000000000011111100000000)
    ) \lut_$abc$44827$new_new_n1625__  (
        .in({
            \lut_$abc$44827$new_new_n1625___input_0_4 ,
            \lut_$abc$44827$new_new_n1625___input_0_3 ,
            \lut_$abc$44827$new_new_n1625___input_0_2 ,
            \lut_$abc$44827$new_new_n1625___input_0_1 ,
            \lut_$abc$44827$new_new_n1625___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1625___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000010)
    ) \lut_$abc$22685$li007_li007  (
        .in({
            1'b0,
            \lut_$abc$22685$li007_li007_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li007_li007_input_0_1 ,
            \lut_$abc$22685$li007_li007_input_0_0 
         }),
        .out(\lut_$abc$22685$li007_li007_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li250_li250  (
        .in({
            \lut_$abc$22685$li250_li250_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li250_li250_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li250_li250_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[8]  (
        .C(\dffre_bi_dd[8]_clock_0_0 ),
        .D(\dffre_bi_dd[8]_input_0_0 ),
        .E(\dffre_bi_dd[8]_input_2_0 ),
        .R(\dffre_bi_dd[8]_input_1_0 ),
        .Q(\dffre_bi_dd[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111110111111001110110011001100110010001100000010000000)
    ) \lut_$abc$44827$new_new_n1626__  (
        .in({
            \lut_$abc$44827$new_new_n1626___input_0_5 ,
            \lut_$abc$44827$new_new_n1626___input_0_4 ,
            \lut_$abc$44827$new_new_n1626___input_0_3 ,
            \lut_$abc$44827$new_new_n1626___input_0_2 ,
            \lut_$abc$44827$new_new_n1626___input_0_1 ,
            \lut_$abc$44827$new_new_n1626___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1626___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010010000000010010110)
    ) \lut_$abc$22685$li431_li431  (
        .in({
            \lut_$abc$22685$li431_li431_input_0_4 ,
            \lut_$abc$22685$li431_li431_input_0_3 ,
            \lut_$abc$22685$li431_li431_input_0_2 ,
            \lut_$abc$22685$li431_li431_input_0_1 ,
            \lut_$abc$22685$li431_li431_input_0_0 
         }),
        .out(\lut_$abc$22685$li431_li431_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[21]  (
        .C(\dffre_pi[21]_clock_0_0 ),
        .D(\dffre_pi[21]_input_0_0 ),
        .E(\dffre_pi[21]_input_2_0 ),
        .R(\dffre_pi[21]_input_1_0 ),
        .Q(\dffre_pi[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000011)
    ) \lut_$abc$44827$new_new_n1307__  (
        .in({
            \lut_$abc$44827$new_new_n1307___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1307___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1307___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1307___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$abc$44827$new_new_n1309__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1309___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1309___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1309___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001100000000000001111000000000000000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1314__  (
        .in({
            \lut_$abc$44827$new_new_n1314___input_0_5 ,
            \lut_$abc$44827$new_new_n1314___input_0_4 ,
            \lut_$abc$44827$new_new_n1314___input_0_3 ,
            \lut_$abc$44827$new_new_n1314___input_0_2 ,
            \lut_$abc$44827$new_new_n1314___input_0_1 ,
            \lut_$abc$44827$new_new_n1314___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1314___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100000000100011110000000011001111000000001100111100000000)
    ) \lut_$abc$44827$new_new_n1316__  (
        .in({
            \lut_$abc$44827$new_new_n1316___input_0_5 ,
            \lut_$abc$44827$new_new_n1316___input_0_4 ,
            \lut_$abc$44827$new_new_n1316___input_0_3 ,
            \lut_$abc$44827$new_new_n1316___input_0_2 ,
            \lut_$abc$44827$new_new_n1316___input_0_1 ,
            \lut_$abc$44827$new_new_n1316___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1316___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110111110011111000001100000100100010001011101110001000101110111)
    ) \lut_$abc$44827$new_new_n1315__  (
        .in({
            \lut_$abc$44827$new_new_n1315___input_0_5 ,
            \lut_$abc$44827$new_new_n1315___input_0_4 ,
            \lut_$abc$44827$new_new_n1315___input_0_3 ,
            \lut_$abc$44827$new_new_n1315___input_0_2 ,
            \lut_$abc$44827$new_new_n1315___input_0_1 ,
            \lut_$abc$44827$new_new_n1315___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1315___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li390_li390  (
        .in({
            1'b0,
            \lut_$abc$22685$li390_li390_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li390_li390_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li390_li390_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[21]  (
        .C(\dffre_commonr2[21]_clock_0_0 ),
        .D(\dffre_commonr2[21]_input_0_0 ),
        .E(\dffre_commonr2[21]_input_2_0 ),
        .R(\dffre_commonr2[21]_input_1_0 ),
        .Q(\dffre_commonr2[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010011)
    ) \lut_$abc$44827$new_new_n1308__  (
        .in({
            \lut_$abc$44827$new_new_n1308___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1308___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1308___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1308___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110011001101001100110011001011001101001100110011001011001100110)
    ) \lut_$abc$44827$new_new_n1312__  (
        .in({
            \lut_$abc$44827$new_new_n1312___input_0_5 ,
            \lut_$abc$44827$new_new_n1312___input_0_4 ,
            \lut_$abc$44827$new_new_n1312___input_0_3 ,
            \lut_$abc$44827$new_new_n1312___input_0_2 ,
            \lut_$abc$44827$new_new_n1312___input_0_1 ,
            \lut_$abc$44827$new_new_n1312___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1312___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001001100110011001000)
    ) \lut_$abc$22685$li043_li043  (
        .in({
            \lut_$abc$22685$li043_li043_input_0_4 ,
            \lut_$abc$22685$li043_li043_input_0_3 ,
            \lut_$abc$22685$li043_li043_input_0_2 ,
            \lut_$abc$22685$li043_li043_input_0_1 ,
            \lut_$abc$22685$li043_li043_input_0_0 
         }),
        .out(\lut_$abc$22685$li043_li043_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[21]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100010001001000)
    ) \lut_$abc$22685$li042_li042  (
        .in({
            1'b0,
            \lut_$abc$22685$li042_li042_input_0_3 ,
            \lut_$abc$22685$li042_li042_input_0_2 ,
            \lut_$abc$22685$li042_li042_input_0_1 ,
            \lut_$abc$22685$li042_li042_input_0_0 
         }),
        .out(\lut_$abc$22685$li042_li042_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[20]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110000010000000000100000111)
    ) \lut_$abc$22685$li479_li479  (
        .in({
            \lut_$abc$22685$li479_li479_input_0_4 ,
            \lut_$abc$22685$li479_li479_input_0_3 ,
            \lut_$abc$22685$li479_li479_input_0_2 ,
            \lut_$abc$22685$li479_li479_input_0_1 ,
            \lut_$abc$22685$li479_li479_input_0_0 
         }),
        .out(\lut_$abc$22685$li479_li479_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[30]  (
        .C(\dffre_pr[30]_clock_0_0 ),
        .D(\dffre_pr[30]_input_0_0 ),
        .E(\dffre_pr[30]_input_2_0 ),
        .R(\dffre_pr[30]_input_1_0 ),
        .Q(\dffre_pr[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$abc$22685$li478_li478  (
        .in({
            1'b0,
            \lut_$abc$22685$li478_li478_input_0_3 ,
            \lut_$abc$22685$li478_li478_input_0_2 ,
            \lut_$abc$22685$li478_li478_input_0_1 ,
            \lut_$abc$22685$li478_li478_input_0_0 
         }),
        .out(\lut_$abc$22685$li478_li478_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[29]  (
        .C(\dffre_pr[29]_clock_0_0 ),
        .D(\dffre_pr[29]_input_0_0 ),
        .E(\dffre_pr[29]_input_2_0 ),
        .R(\dffre_pr[29]_input_1_0 ),
        .Q(\dffre_pr[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001101000001010000110100001101)
    ) \lut_$abc$44827$new_new_n1470__  (
        .in({
            \lut_$abc$44827$new_new_n1470___input_0_4 ,
            \lut_$abc$44827$new_new_n1470___input_0_3 ,
            \lut_$abc$44827$new_new_n1470___input_0_2 ,
            \lut_$abc$44827$new_new_n1470___input_0_1 ,
            \lut_$abc$44827$new_new_n1470___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1470___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100010001)
    ) \lut_$abc$44827$new_new_n1471__  (
        .in({
            \lut_$abc$44827$new_new_n1471___input_0_4 ,
            \lut_$abc$44827$new_new_n1471___input_0_3 ,
            \lut_$abc$44827$new_new_n1471___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1471___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li396_li396  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li396_li396_input_0_1 ,
            \lut_$abc$22685$li396_li396_input_0_0 
         }),
        .out(\lut_$abc$22685$li396_li396_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[27]  (
        .C(\dffre_commonr2[27]_clock_0_0 ),
        .D(\dffre_commonr2[27]_input_0_0 ),
        .E(\dffre_commonr2[27]_input_2_0 ),
        .R(\dffre_commonr2[27]_input_1_0 ),
        .Q(\dffre_commonr2[27]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110000010000000000011100000100000001110000010001110000010000000)
    ) \lut_$abc$44827$new_new_n1469__  (
        .in({
            \lut_$abc$44827$new_new_n1469___input_0_5 ,
            \lut_$abc$44827$new_new_n1469___input_0_4 ,
            \lut_$abc$44827$new_new_n1469___input_0_3 ,
            \lut_$abc$44827$new_new_n1469___input_0_2 ,
            \lut_$abc$44827$new_new_n1469___input_0_1 ,
            \lut_$abc$44827$new_new_n1469___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1469___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000100000000)
    ) \lut_$abc$22685$li028_li028  (
        .in({
            \lut_$abc$22685$li028_li028_input_0_4 ,
            \lut_$abc$22685$li028_li028_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li028_li028_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li028_li028_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[27]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100000000000000010100000000)
    ) \lut_$abc$22685$li029_li029  (
        .in({
            \lut_$abc$22685$li029_li029_input_0_4 ,
            \lut_$abc$22685$li029_li029_input_0_3 ,
            \lut_$abc$22685$li029_li029_input_0_2 ,
            \lut_$abc$22685$li029_li029_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li029_li029_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[28]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001111001111000111000011000011111100001100001110001111001111000)
    ) \lut_$abc$44827$new_new_n1465__  (
        .in({
            \lut_$abc$44827$new_new_n1465___input_0_5 ,
            \lut_$abc$44827$new_new_n1465___input_0_4 ,
            \lut_$abc$44827$new_new_n1465___input_0_3 ,
            \lut_$abc$44827$new_new_n1465___input_0_2 ,
            \lut_$abc$44827$new_new_n1465___input_0_1 ,
            \lut_$abc$44827$new_new_n1465___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1465___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000010000000100000100)
    ) \lut_$abc$44827$new_new_n1463__  (
        .in({
            \lut_$abc$44827$new_new_n1463___input_0_4 ,
            \lut_$abc$44827$new_new_n1463___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1463___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1463___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li397_li397  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li397_li397_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li397_li397_input_0_0 
         }),
        .out(\lut_$abc$22685$li397_li397_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[28]  (
        .C(\dffre_commonr2[28]_clock_0_0 ),
        .D(\dffre_commonr2[28]_input_0_0 ),
        .E(\dffre_commonr2[28]_input_2_0 ),
        .R(\dffre_commonr2[28]_input_1_0 ),
        .Q(\dffre_commonr2[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010011000000000000000100)
    ) \lut_$abc$44827$new_new_n1468__  (
        .in({
            \lut_$abc$44827$new_new_n1468___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1468___input_0_2 ,
            \lut_$abc$44827$new_new_n1468___input_0_1 ,
            \lut_$abc$44827$new_new_n1468___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1468___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010010110000000011010010)
    ) \lut_$abc$22685$li481_li481  (
        .in({
            \lut_$abc$22685$li481_li481_input_0_4 ,
            \lut_$abc$22685$li481_li481_input_0_3 ,
            \lut_$abc$22685$li481_li481_input_0_2 ,
            \lut_$abc$22685$li481_li481_input_0_1 ,
            \lut_$abc$22685$li481_li481_input_0_0 
         }),
        .out(\lut_$abc$22685$li481_li481_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[32]  (
        .C(\dffre_pr[32]_clock_0_0 ),
        .D(\dffre_pr[32]_input_0_0 ),
        .E(\dffre_pr[32]_input_2_0 ),
        .R(\dffre_pr[32]_input_1_0 ),
        .Q(\dffre_pr[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010010000000000000110)
    ) \lut_$abc$22685$li480_li480  (
        .in({
            \lut_$abc$22685$li480_li480_input_0_4 ,
            \lut_$abc$22685$li480_li480_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li480_li480_input_0_1 ,
            \lut_$abc$22685$li480_li480_input_0_0 
         }),
        .out(\lut_$abc$22685$li480_li480_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[31]  (
        .C(\dffre_pr[31]_clock_0_0 ),
        .D(\dffre_pr[31]_input_0_0 ),
        .E(\dffre_pr[31]_input_2_0 ),
        .R(\dffre_pr[31]_input_1_0 ),
        .Q(\dffre_pr[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010101)
    ) \lut_$abc$44827$new_new_n1481__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1481___input_0_3 ,
            \lut_$abc$44827$new_new_n1481___input_0_2 ,
            \lut_$abc$44827$new_new_n1481___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1481___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li399_li399  (
        .in({
            \lut_$abc$22685$li399_li399_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li399_li399_input_0_0 
         }),
        .out(\lut_$abc$22685$li399_li399_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[30]  (
        .C(\dffre_commonr2[30]_clock_0_0 ),
        .D(\dffre_commonr2[30]_input_0_0 ),
        .E(\dffre_commonr2[30]_input_2_0 ),
        .R(\dffre_commonr2[30]_input_1_0 ),
        .Q(\dffre_commonr2[30]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111110000000001111111100000000000000000000000000000000)
    ) \lut_$abc$22685$li031_li031  (
        .in({
            \lut_$abc$22685$li031_li031_input_0_5 ,
            \lut_$abc$22685$li031_li031_input_0_4 ,
            \lut_$abc$22685$li031_li031_input_0_3 ,
            \lut_$abc$22685$li031_li031_input_0_2 ,
            \lut_$abc$22685$li031_li031_input_0_1 ,
            \lut_$abc$22685$li031_li031_input_0_0 
         }),
        .out(\lut_$abc$22685$li031_li031_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[30]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011011001101100110010011001001111001001100100110011011001101100)
    ) \lut_$abc$44827$new_new_n1474__  (
        .in({
            \lut_$abc$44827$new_new_n1474___input_0_5 ,
            \lut_$abc$44827$new_new_n1474___input_0_4 ,
            \lut_$abc$44827$new_new_n1474___input_0_3 ,
            \lut_$abc$44827$new_new_n1474___input_0_2 ,
            \lut_$abc$44827$new_new_n1474___input_0_1 ,
            \lut_$abc$44827$new_new_n1474___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1474___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010001100110011000100)
    ) \lut_$abc$22685$li030_li030  (
        .in({
            \lut_$abc$22685$li030_li030_input_0_4 ,
            \lut_$abc$22685$li030_li030_input_0_3 ,
            \lut_$abc$22685$li030_li030_input_0_2 ,
            \lut_$abc$22685$li030_li030_input_0_1 ,
            \lut_$abc$22685$li030_li030_input_0_0 
         }),
        .out(\lut_$abc$22685$li030_li030_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[29]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000010000101100001010100111111010000111001011110010111011111)
    ) \lut_$abc$44827$new_new_n1476__  (
        .in({
            \lut_$abc$44827$new_new_n1476___input_0_5 ,
            \lut_$abc$44827$new_new_n1476___input_0_4 ,
            \lut_$abc$44827$new_new_n1476___input_0_3 ,
            \lut_$abc$44827$new_new_n1476___input_0_2 ,
            \lut_$abc$44827$new_new_n1476___input_0_1 ,
            \lut_$abc$44827$new_new_n1476___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1476___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001010111111000000000010101100101011111111110000001010111111)
    ) \lut_$abc$44827$new_new_n1486__  (
        .in({
            \lut_$abc$44827$new_new_n1486___input_0_5 ,
            \lut_$abc$44827$new_new_n1486___input_0_4 ,
            \lut_$abc$44827$new_new_n1486___input_0_3 ,
            \lut_$abc$44827$new_new_n1486___input_0_2 ,
            \lut_$abc$44827$new_new_n1486___input_0_1 ,
            \lut_$abc$44827$new_new_n1486___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1486___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000001100000100100000110000010010110011010011001)
    ) \lut_$abc$44827$new_new_n1477__  (
        .in({
            \lut_$abc$44827$new_new_n1477___input_0_5 ,
            \lut_$abc$44827$new_new_n1477___input_0_4 ,
            \lut_$abc$44827$new_new_n1477___input_0_3 ,
            \lut_$abc$44827$new_new_n1477___input_0_2 ,
            \lut_$abc$44827$new_new_n1477___input_0_1 ,
            \lut_$abc$44827$new_new_n1477___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1477___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111010000000000000010111)
    ) \lut_$abc$22685$li440_li440  (
        .in({
            \lut_$abc$22685$li440_li440_input_0_4 ,
            \lut_$abc$22685$li440_li440_input_0_3 ,
            \lut_$abc$22685$li440_li440_input_0_2 ,
            \lut_$abc$22685$li440_li440_input_0_1 ,
            \lut_$abc$22685$li440_li440_input_0_0 
         }),
        .out(\lut_$abc$22685$li440_li440_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[30]  (
        .C(\dffre_pi[30]_clock_0_0 ),
        .D(\dffre_pi[30]_input_0_0 ),
        .E(\dffre_pi[30]_input_2_0 ),
        .R(\dffre_pi[30]_input_1_0 ),
        .Q(\dffre_pi[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$22685$li439_li439  (
        .in({
            1'b0,
            \lut_$abc$22685$li439_li439_input_0_3 ,
            \lut_$abc$22685$li439_li439_input_0_2 ,
            \lut_$abc$22685$li439_li439_input_0_1 ,
            \lut_$abc$22685$li439_li439_input_0_0 
         }),
        .out(\lut_$abc$22685$li439_li439_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[29]  (
        .C(\dffre_pi[29]_clock_0_0 ),
        .D(\dffre_pi[29]_input_0_0 ),
        .E(\dffre_pi[29]_input_2_0 ),
        .R(\dffre_pi[29]_input_1_0 ),
        .Q(\dffre_pi[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000001100001011001011110011)
    ) \lut_$abc$44827$new_new_n1341__  (
        .in({
            \lut_$abc$44827$new_new_n1341___input_0_4 ,
            \lut_$abc$44827$new_new_n1341___input_0_3 ,
            \lut_$abc$44827$new_new_n1341___input_0_2 ,
            \lut_$abc$44827$new_new_n1341___input_0_1 ,
            \lut_$abc$44827$new_new_n1341___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1341___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100010001)
    ) \lut_$abc$44827$new_new_n1343__  (
        .in({
            \lut_$abc$44827$new_new_n1343___input_0_4 ,
            \lut_$abc$44827$new_new_n1343___input_0_3 ,
            \lut_$abc$44827$new_new_n1343___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1343___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000010000000100010000)
    ) \lut_$abc$44827$new_new_n1339__  (
        .in({
            \lut_$abc$44827$new_new_n1339___input_0_4 ,
            \lut_$abc$44827$new_new_n1339___input_0_3 ,
            \lut_$abc$44827$new_new_n1339___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1339___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110110001100110000000000000000)
    ) \lut_$abc$22685$li050_li050  (
        .in({
            \lut_$abc$22685$li050_li050_input_0_4 ,
            \lut_$abc$22685$li050_li050_input_0_3 ,
            \lut_$abc$22685$li050_li050_input_0_2 ,
            \lut_$abc$22685$li050_li050_input_0_1 ,
            \lut_$abc$22685$li050_li050_input_0_0 
         }),
        .out(\lut_$abc$22685$li050_li050_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[28]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000010000000000000000)
    ) \lut_$abc$22685$li048_li048  (
        .in({
            \lut_$abc$22685$li048_li048_input_0_4 ,
            \lut_$abc$22685$li048_li048_input_0_3 ,
            \lut_$abc$22685$li048_li048_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li048_li048_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[26]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1336__  (
        .in({
            \lut_$abc$44827$new_new_n1336___input_0_4 ,
            \lut_$abc$44827$new_new_n1336___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1336___input_0_1 ,
            \lut_$abc$44827$new_new_n1336___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1336___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000100010100010101010101010101000000000000000101010001000000)
    ) \lut_$abc$44827$new_new_n1335__  (
        .in({
            \lut_$abc$44827$new_new_n1335___input_0_5 ,
            \lut_$abc$44827$new_new_n1335___input_0_4 ,
            \lut_$abc$44827$new_new_n1335___input_0_3 ,
            \lut_$abc$44827$new_new_n1335___input_0_2 ,
            \lut_$abc$44827$new_new_n1335___input_0_1 ,
            \lut_$abc$44827$new_new_n1335___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1335___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101110110010111110111011001100100000000000000011001000100000)
    ) \lut_$abc$44827$new_new_n1337__  (
        .in({
            \lut_$abc$44827$new_new_n1337___input_0_5 ,
            \lut_$abc$44827$new_new_n1337___input_0_4 ,
            \lut_$abc$44827$new_new_n1337___input_0_3 ,
            \lut_$abc$44827$new_new_n1337___input_0_2 ,
            \lut_$abc$44827$new_new_n1337___input_0_1 ,
            \lut_$abc$44827$new_new_n1337___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1337___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000100010010)
    ) \lut_$abc$44827$new_new_n1329__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1329___input_0_3 ,
            \lut_$abc$44827$new_new_n1329___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1329___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1329___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li395_li395  (
        .in({
            \lut_$abc$22685$li395_li395_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li395_li395_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li395_li395_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[26]  (
        .C(\dffre_commonr2[26]_clock_0_0 ),
        .D(\dffre_commonr2[26]_input_0_0 ),
        .E(\dffre_commonr2[26]_input_2_0 ),
        .R(\dffre_commonr2[26]_input_1_0 ),
        .Q(\dffre_commonr2[26]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000001111111100001110000100011110)
    ) \lut_$abc$22685$li423_li423  (
        .in({
            \lut_$abc$22685$li423_li423_input_0_5 ,
            \lut_$abc$22685$li423_li423_input_0_4 ,
            \lut_$abc$22685$li423_li423_input_0_3 ,
            \lut_$abc$22685$li423_li423_input_0_2 ,
            \lut_$abc$22685$li423_li423_input_0_1 ,
            \lut_$abc$22685$li423_li423_input_0_0 
         }),
        .out(\lut_$abc$22685$li423_li423_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[13]  (
        .C(\dffre_pi[13]_clock_0_0 ),
        .D(\dffre_pi[13]_input_0_0 ),
        .E(\dffre_pi[13]_input_2_0 ),
        .R(\dffre_pi[13]_input_1_0 ),
        .Q(\dffre_pi[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li381_li381  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li381_li381_input_0_2 ,
            \lut_$abc$22685$li381_li381_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li381_li381_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[12]  (
        .C(\dffre_commonr2[12]_clock_0_0 ),
        .D(\dffre_commonr2[12]_input_0_0 ),
        .E(\dffre_commonr2[12]_input_2_0 ),
        .R(\dffre_commonr2[12]_input_1_0 ),
        .Q(\dffre_commonr2[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li344_li344  (
        .in({
            \lut_$abc$22685$li344_li344_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li344_li344_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li344_li344_output_0_0 )
    );

    dffre #(
    ) \dffre_common[12]  (
        .C(\dffre_common[12]_clock_0_0 ),
        .D(\dffre_common[12]_input_0_0 ),
        .E(\dffre_common[12]_input_2_0 ),
        .R(\dffre_common[12]_input_1_0 ),
        .Q(\dffre_common[12]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000100101011010101000000000000000000110101001010101)
    ) \lut_$abc$22685$li422_li422  (
        .in({
            \lut_$abc$22685$li422_li422_input_0_5 ,
            \lut_$abc$22685$li422_li422_input_0_4 ,
            \lut_$abc$22685$li422_li422_input_0_3 ,
            \lut_$abc$22685$li422_li422_input_0_2 ,
            \lut_$abc$22685$li422_li422_input_0_1 ,
            \lut_$abc$22685$li422_li422_input_0_0 
         }),
        .out(\lut_$abc$22685$li422_li422_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[12]  (
        .C(\dffre_pi[12]_clock_0_0 ),
        .D(\dffre_pi[12]_input_0_0 ),
        .E(\dffre_pi[12]_input_2_0 ),
        .R(\dffre_pi[12]_input_1_0 ),
        .Q(\dffre_pi[12]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010010000000000100100000010010000000000100100000000000)
    ) \lut_$abc$44827$new_new_n1228__  (
        .in({
            \lut_$abc$44827$new_new_n1228___input_0_5 ,
            \lut_$abc$44827$new_new_n1228___input_0_4 ,
            \lut_$abc$44827$new_new_n1228___input_0_3 ,
            \lut_$abc$44827$new_new_n1228___input_0_2 ,
            \lut_$abc$44827$new_new_n1228___input_0_1 ,
            \lut_$abc$44827$new_new_n1228___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1228___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111000000000000011100000000000001010000000000000101000000000000)
    ) \lut_$abc$44827$new_new_n1236__  (
        .in({
            \lut_$abc$44827$new_new_n1236___input_0_5 ,
            \lut_$abc$44827$new_new_n1236___input_0_4 ,
            \lut_$abc$44827$new_new_n1236___input_0_3 ,
            \lut_$abc$44827$new_new_n1236___input_0_2 ,
            \lut_$abc$44827$new_new_n1236___input_0_1 ,
            \lut_$abc$44827$new_new_n1236___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1236___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li376_li376  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li376_li376_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li376_li376_input_0_0 
         }),
        .out(\lut_$abc$22685$li376_li376_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[7]  (
        .C(\dffre_commonr2[7]_clock_0_0 ),
        .D(\dffre_commonr2[7]_input_0_0 ),
        .E(\dffre_commonr2[7]_input_2_0 ),
        .R(\dffre_commonr2[7]_input_1_0 ),
        .Q(\dffre_commonr2[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1232__  (
        .in({
            \lut_$abc$44827$new_new_n1232___input_0_4 ,
            \lut_$abc$44827$new_new_n1232___input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1232___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000100100010000100000010000001000100100010000100000010000000)
    ) \lut_$abc$44827$new_new_n1235__  (
        .in({
            \lut_$abc$44827$new_new_n1235___input_0_5 ,
            \lut_$abc$44827$new_new_n1235___input_0_4 ,
            \lut_$abc$44827$new_new_n1235___input_0_3 ,
            \lut_$abc$44827$new_new_n1235___input_0_2 ,
            \lut_$abc$44827$new_new_n1235___input_0_1 ,
            \lut_$abc$44827$new_new_n1235___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1235___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000111100001111000000000000000000001010000010100000000000)
    ) \lut_$abc$44827$new_new_n1234__  (
        .in({
            \lut_$abc$44827$new_new_n1234___input_0_5 ,
            \lut_$abc$44827$new_new_n1234___input_0_4 ,
            \lut_$abc$44827$new_new_n1234___input_0_3 ,
            \lut_$abc$44827$new_new_n1234___input_0_2 ,
            \lut_$abc$44827$new_new_n1234___input_0_1 ,
            \lut_$abc$44827$new_new_n1234___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1234___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010011010000000010110010)
    ) \lut_$abc$22685$li477_li477  (
        .in({
            \lut_$abc$22685$li477_li477_input_0_4 ,
            \lut_$abc$22685$li477_li477_input_0_3 ,
            \lut_$abc$22685$li477_li477_input_0_2 ,
            \lut_$abc$22685$li477_li477_input_0_1 ,
            \lut_$abc$22685$li477_li477_input_0_0 
         }),
        .out(\lut_$abc$22685$li477_li477_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[28]  (
        .C(\dffre_pr[28]_clock_0_0 ),
        .D(\dffre_pr[28]_input_0_0 ),
        .E(\dffre_pr[28]_input_2_0 ),
        .R(\dffre_pr[28]_input_1_0 ),
        .Q(\dffre_pr[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$22685$li476_li476  (
        .in({
            1'b0,
            \lut_$abc$22685$li476_li476_input_0_3 ,
            \lut_$abc$22685$li476_li476_input_0_2 ,
            \lut_$abc$22685$li476_li476_input_0_1 ,
            \lut_$abc$22685$li476_li476_input_0_0 
         }),
        .out(\lut_$abc$22685$li476_li476_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[27]  (
        .C(\dffre_pr[27]_clock_0_0 ),
        .D(\dffre_pr[27]_input_0_0 ),
        .E(\dffre_pr[27]_input_2_0 ),
        .R(\dffre_pr[27]_input_1_0 ),
        .Q(\dffre_pr[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000111000011110000011100000111)
    ) \lut_$abc$44827$new_new_n1461__  (
        .in({
            \lut_$abc$44827$new_new_n1461___input_0_4 ,
            \lut_$abc$44827$new_new_n1461___input_0_3 ,
            \lut_$abc$44827$new_new_n1461___input_0_2 ,
            \lut_$abc$44827$new_new_n1461___input_0_1 ,
            \lut_$abc$44827$new_new_n1461___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1461___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010101)
    ) \lut_$abc$44827$new_new_n1462__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1462___input_0_3 ,
            \lut_$abc$44827$new_new_n1462___input_0_2 ,
            \lut_$abc$44827$new_new_n1462___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1462___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li394_li394  (
        .in({
            \lut_$abc$22685$li394_li394_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li394_li394_input_0_0 
         }),
        .out(\lut_$abc$22685$li394_li394_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[25]  (
        .C(\dffre_commonr2[25]_clock_0_0 ),
        .D(\dffre_commonr2[25]_input_0_0 ),
        .E(\dffre_commonr2[25]_input_2_0 ),
        .R(\dffre_commonr2[25]_input_1_0 ),
        .Q(\dffre_commonr2[25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100010000000001110111000000010000000000010111000000000111)
    ) \lut_$abc$44827$new_new_n1460__  (
        .in({
            \lut_$abc$44827$new_new_n1460___input_0_5 ,
            \lut_$abc$44827$new_new_n1460___input_0_4 ,
            \lut_$abc$44827$new_new_n1460___input_0_3 ,
            \lut_$abc$44827$new_new_n1460___input_0_2 ,
            \lut_$abc$44827$new_new_n1460___input_0_1 ,
            \lut_$abc$44827$new_new_n1460___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1460___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000000110000001100000110000000110000001100000011000000110000)
    ) \lut_$abc$22685$li027_li027  (
        .in({
            \lut_$abc$22685$li027_li027_input_0_5 ,
            \lut_$abc$22685$li027_li027_input_0_4 ,
            \lut_$abc$22685$li027_li027_input_0_3 ,
            \lut_$abc$22685$li027_li027_input_0_2 ,
            \lut_$abc$22685$li027_li027_input_0_1 ,
            \lut_$abc$22685$li027_li027_input_0_0 
         }),
        .out(\lut_$abc$22685$li027_li027_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[26]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100010100010)
    ) \lut_$abc$22685$li025_li025  (
        .in({
            1'b0,
            \lut_$abc$22685$li025_li025_input_0_3 ,
            \lut_$abc$22685$li025_li025_input_0_2 ,
            \lut_$abc$22685$li025_li025_input_0_1 ,
            \lut_$abc$22685$li025_li025_input_0_0 
         }),
        .out(\lut_$abc$22685$li025_li025_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[24]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010001010101010100010)
    ) \lut_$abc$22685$li026_li026  (
        .in({
            \lut_$abc$22685$li026_li026_input_0_4 ,
            \lut_$abc$22685$li026_li026_input_0_3 ,
            \lut_$abc$22685$li026_li026_input_0_2 ,
            \lut_$abc$22685$li026_li026_input_0_1 ,
            \lut_$abc$22685$li026_li026_input_0_0 
         }),
        .out(\lut_$abc$22685$li026_li026_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[25]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000001010100000001000000000000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1478__  (
        .in({
            \lut_$abc$44827$new_new_n1478___input_0_5 ,
            \lut_$abc$44827$new_new_n1478___input_0_4 ,
            \lut_$abc$44827$new_new_n1478___input_0_3 ,
            \lut_$abc$44827$new_new_n1478___input_0_2 ,
            \lut_$abc$44827$new_new_n1478___input_0_1 ,
            \lut_$abc$44827$new_new_n1478___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1478___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110011001101001100110011001011001101001100110011001011001100110)
    ) \lut_$abc$44827$new_new_n1453__  (
        .in({
            \lut_$abc$44827$new_new_n1453___input_0_5 ,
            \lut_$abc$44827$new_new_n1453___input_0_4 ,
            \lut_$abc$44827$new_new_n1453___input_0_3 ,
            \lut_$abc$44827$new_new_n1453___input_0_2 ,
            \lut_$abc$44827$new_new_n1453___input_0_1 ,
            \lut_$abc$44827$new_new_n1453___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1453___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000001100010010001100000010)
    ) \lut_$abc$22685$li442_li442  (
        .in({
            \lut_$abc$22685$li442_li442_input_0_4 ,
            \lut_$abc$22685$li442_li442_input_0_3 ,
            \lut_$abc$22685$li442_li442_input_0_2 ,
            \lut_$abc$22685$li442_li442_input_0_1 ,
            \lut_$abc$22685$li442_li442_input_0_0 
         }),
        .out(\lut_$abc$22685$li442_li442_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[32]  (
        .C(\dffre_pi[32]_clock_0_0 ),
        .D(\dffre_pi[32]_input_0_0 ),
        .E(\dffre_pi[32]_input_2_0 ),
        .R(\dffre_pi[32]_input_1_0 ),
        .Q(\dffre_pi[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000100010010)
    ) \lut_$abc$22685$li441_li441  (
        .in({
            1'b0,
            \lut_$abc$22685$li441_li441_input_0_3 ,
            \lut_$abc$22685$li441_li441_input_0_2 ,
            \lut_$abc$22685$li441_li441_input_0_1 ,
            \lut_$abc$22685$li441_li441_input_0_0 
         }),
        .out(\lut_$abc$22685$li441_li441_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[31]  (
        .C(\dffre_pi[31]_clock_0_0 ),
        .D(\dffre_pi[31]_input_0_0 ),
        .E(\dffre_pi[31]_input_2_0 ),
        .R(\dffre_pi[31]_input_1_0 ),
        .Q(\dffre_pi[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000101)
    ) \lut_$abc$44827$new_new_n1352__  (
        .in({
            \lut_$abc$44827$new_new_n1352___input_0_4 ,
            \lut_$abc$44827$new_new_n1352___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1352___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1352___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li398_li398  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li398_li398_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li398_li398_input_0_0 
         }),
        .out(\lut_$abc$22685$li398_li398_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[29]  (
        .C(\dffre_commonr2[29]_clock_0_0 ),
        .D(\dffre_commonr2[29]_input_0_0 ),
        .E(\dffre_commonr2[29]_input_2_0 ),
        .R(\dffre_commonr2[29]_input_1_0 ),
        .Q(\dffre_commonr2[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001010000000000000100010)
    ) \lut_$abc$22685$li052_li052  (
        .in({
            \lut_$abc$22685$li052_li052_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li052_li052_input_0_2 ,
            \lut_$abc$22685$li052_li052_input_0_1 ,
            \lut_$abc$22685$li052_li052_input_0_0 
         }),
        .out(\lut_$abc$22685$li052_li052_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[30]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000000000000000000010)
    ) \lut_$abc$22685$li051_li051  (
        .in({
            \lut_$abc$22685$li051_li051_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li051_li051_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li051_li051_input_0_0 
         }),
        .out(\lut_$abc$22685$li051_li051_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[29]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101011010101001101010010101011001101010100101011001010101101010)
    ) \lut_$abc$44827$new_new_n1345__  (
        .in({
            \lut_$abc$44827$new_new_n1345___input_0_5 ,
            \lut_$abc$44827$new_new_n1345___input_0_4 ,
            \lut_$abc$44827$new_new_n1345___input_0_3 ,
            \lut_$abc$44827$new_new_n1345___input_0_2 ,
            \lut_$abc$44827$new_new_n1345___input_0_1 ,
            \lut_$abc$44827$new_new_n1345___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1345___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01110101011101110000000000000000)
    ) \lut_$abc$44827$new_new_n1350__  (
        .in({
            \lut_$abc$44827$new_new_n1350___input_0_4 ,
            \lut_$abc$44827$new_new_n1350___input_0_3 ,
            \lut_$abc$44827$new_new_n1350___input_0_2 ,
            \lut_$abc$44827$new_new_n1350___input_0_1 ,
            \lut_$abc$44827$new_new_n1350___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1350___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110000110010111000000010000011111110001111101110110000110010111)
    ) \lut_$abc$44827$new_new_n1349__  (
        .in({
            \lut_$abc$44827$new_new_n1349___input_0_5 ,
            \lut_$abc$44827$new_new_n1349___input_0_4 ,
            \lut_$abc$44827$new_new_n1349___input_0_3 ,
            \lut_$abc$44827$new_new_n1349___input_0_2 ,
            \lut_$abc$44827$new_new_n1349___input_0_1 ,
            \lut_$abc$44827$new_new_n1349___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1349___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100001110000010001111000010100010000010000000000010100000000000)
    ) \lut_$abc$44827$new_new_n1348__  (
        .in({
            \lut_$abc$44827$new_new_n1348___input_0_5 ,
            \lut_$abc$44827$new_new_n1348___input_0_4 ,
            \lut_$abc$44827$new_new_n1348___input_0_3 ,
            \lut_$abc$44827$new_new_n1348___input_0_2 ,
            \lut_$abc$44827$new_new_n1348___input_0_1 ,
            \lut_$abc$44827$new_new_n1348___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1348___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000010000000001000000010)
    ) \lut_$abc$22685$li049_li049  (
        .in({
            \lut_$abc$22685$li049_li049_input_0_4 ,
            \lut_$abc$22685$li049_li049_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li049_li049_input_0_1 ,
            \lut_$abc$22685$li049_li049_input_0_0 
         }),
        .out(\lut_$abc$22685$li049_li049_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[27]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_$abc$22685$li045_li045  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li045_li045_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li045_li045_input_0_0 
         }),
        .out(\lut_$abc$22685$li045_li045_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[23]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110001000000000000001000110011)
    ) \lut_$abc$22685$li443_li443  (
        .in({
            \lut_$abc$22685$li443_li443_input_0_4 ,
            \lut_$abc$22685$li443_li443_input_0_3 ,
            \lut_$abc$22685$li443_li443_input_0_2 ,
            \lut_$abc$22685$li443_li443_input_0_1 ,
            \lut_$abc$22685$li443_li443_input_0_0 
         }),
        .out(\lut_$abc$22685$li443_li443_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[33]  (
        .C(\dffre_pi[33]_clock_0_0 ),
        .D(\dffre_pi[33]_input_0_0 ),
        .E(\dffre_pi[33]_input_2_0 ),
        .R(\dffre_pi[33]_input_1_0 ),
        .Q(\dffre_pi[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001101)
    ) \lut_$abc$44827$new_new_n1357__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1357___input_0_2 ,
            \lut_$abc$44827$new_new_n1357___input_0_1 ,
            \lut_$abc$44827$new_new_n1357___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1357___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li400_li400  (
        .in({
            \lut_$abc$22685$li400_li400_input_0_4 ,
            \lut_$abc$22685$li400_li400_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li400_li400_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[31]  (
        .C(\dffre_commonr2[31]_clock_0_0 ),
        .D(\dffre_commonr2[31]_input_0_0 ),
        .E(\dffre_commonr2[31]_input_2_0 ),
        .R(\dffre_commonr2[31]_input_1_0 ),
        .Q(\dffre_commonr2[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000010000000000010100)
    ) \lut_$abc$44827$new_new_n1351__  (
        .in({
            \lut_$abc$44827$new_new_n1351___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1351___input_0_2 ,
            \lut_$abc$44827$new_new_n1351___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1351___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100100000110)
    ) \lut_$abc$44827$new_new_n1480__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1480___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1480___input_0_1 ,
            \lut_$abc$44827$new_new_n1480___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1480___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010101010110010000000000000000)
    ) \lut_$abc$22685$li053_li053  (
        .in({
            \lut_$abc$22685$li053_li053_input_0_4 ,
            \lut_$abc$22685$li053_li053_input_0_3 ,
            \lut_$abc$22685$li053_li053_input_0_2 ,
            \lut_$abc$22685$li053_li053_input_0_1 ,
            \lut_$abc$22685$li053_li053_input_0_0 
         }),
        .out(\lut_$abc$22685$li053_li053_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[31]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010101010101010100000001010100010101000101010100000000010000000)
    ) \lut_$abc$44827$new_new_n1487__  (
        .in({
            \lut_$abc$44827$new_new_n1487___input_0_5 ,
            \lut_$abc$44827$new_new_n1487___input_0_4 ,
            \lut_$abc$44827$new_new_n1487___input_0_3 ,
            \lut_$abc$44827$new_new_n1487___input_0_2 ,
            \lut_$abc$44827$new_new_n1487___input_0_1 ,
            \lut_$abc$44827$new_new_n1487___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1487___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li136_li136  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li136_li136_input_0_2 ,
            \lut_$abc$22685$li136_li136_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li136_li136_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[12]  (
        .C(\dffre_ai_dddd[12]_clock_0_0 ),
        .D(\dffre_ai_dddd[12]_input_0_0 ),
        .E(\dffre_ai_dddd[12]_input_2_0 ),
        .R(\dffre_ai_dddd[12]_input_1_0 ),
        .Q(\dffre_ai_dddd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000010000000100000010)
    ) \lut_$abc$44827$new_new_n1483__  (
        .in({
            \lut_$abc$44827$new_new_n1483___input_0_4 ,
            \lut_$abc$44827$new_new_n1483___input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1483___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1483___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110000010000000000100000111)
    ) \lut_$abc$44827$new_new_n1484__  (
        .in({
            \lut_$abc$44827$new_new_n1484___input_0_4 ,
            \lut_$abc$44827$new_new_n1484___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1484___input_0_1 ,
            \lut_$abc$44827$new_new_n1484___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1484___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000010000000000010010)
    ) \lut_$abc$22685$li363_li363  (
        .in({
            \lut_$abc$22685$li363_li363_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li363_li363_input_0_2 ,
            \lut_$abc$22685$li363_li363_input_0_1 ,
            \lut_$abc$22685$li363_li363_input_0_0 
         }),
        .out(\lut_$abc$22685$li363_li363_output_0_0 )
    );

    dffre #(
    ) \dffre_common[31]  (
        .C(\dffre_common[31]_clock_0_0 ),
        .D(\dffre_common[31]_input_0_0 ),
        .E(\dffre_common[31]_input_2_0 ),
        .R(\dffre_common[31]_input_1_0 ),
        .Q(\dffre_common[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$44827$new_new_n1164__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1164___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1164___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1164___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010010000000010010110)
    ) \lut_$abc$22685$li468_li468  (
        .in({
            \lut_$abc$22685$li468_li468_input_0_4 ,
            \lut_$abc$22685$li468_li468_input_0_3 ,
            \lut_$abc$22685$li468_li468_input_0_2 ,
            \lut_$abc$22685$li468_li468_input_0_1 ,
            \lut_$abc$22685$li468_li468_input_0_0 
         }),
        .out(\lut_$abc$22685$li468_li468_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[19]  (
        .C(\dffre_pr[19]_clock_0_0 ),
        .D(\dffre_pr[19]_input_0_0 ),
        .E(\dffre_pr[19]_input_2_0 ),
        .R(\dffre_pr[19]_input_1_0 ),
        .Q(\dffre_pr[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110000010000000011100001110)
    ) \lut_$abc$44827$new_new_n1427__  (
        .in({
            \lut_$abc$44827$new_new_n1427___input_0_4 ,
            \lut_$abc$44827$new_new_n1427___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1427___input_0_1 ,
            \lut_$abc$44827$new_new_n1427___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1427___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_$abc$22685$li019_li019  (
        .in({
            \lut_$abc$22685$li019_li019_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li019_li019_input_0_0 
         }),
        .out(\lut_$abc$22685$li019_li019_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[18]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000001000000000)
    ) \lut_$abc$22685$li020_li020  (
        .in({
            \lut_$abc$22685$li020_li020_input_0_4 ,
            \lut_$abc$22685$li020_li020_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li020_li020_input_0_0 
         }),
        .out(\lut_$abc$22685$li020_li020_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[19]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100010000000010101000100000001010100010000001010100010000000)
    ) \lut_$abc$44827$new_new_n1430__  (
        .in({
            \lut_$abc$44827$new_new_n1430___input_0_5 ,
            \lut_$abc$44827$new_new_n1430___input_0_4 ,
            \lut_$abc$44827$new_new_n1430___input_0_3 ,
            \lut_$abc$44827$new_new_n1430___input_0_2 ,
            \lut_$abc$44827$new_new_n1430___input_0_1 ,
            \lut_$abc$44827$new_new_n1430___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1430___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001010100101010001010100001010101010111101010111010101101010111)
    ) \lut_$abc$44827$new_new_n1431__  (
        .in({
            \lut_$abc$44827$new_new_n1431___input_0_5 ,
            \lut_$abc$44827$new_new_n1431___input_0_4 ,
            \lut_$abc$44827$new_new_n1431___input_0_3 ,
            \lut_$abc$44827$new_new_n1431___input_0_2 ,
            \lut_$abc$44827$new_new_n1431___input_0_1 ,
            \lut_$abc$44827$new_new_n1431___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1431___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li205_li205  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li205_li205_input_0_1 ,
            \lut_$abc$22685$li205_li205_input_0_0 
         }),
        .out(\lut_$abc$22685$li205_li205_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[1]  (
        .C(\dffre_ar_dddd[1]_clock_0_0 ),
        .D(\dffre_ar_dddd[1]_input_0_0 ),
        .E(\dffre_ar_dddd[1]_input_2_0 ),
        .R(\dffre_ar_dddd[1]_input_1_0 ),
        .Q(\dffre_ar_dddd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li204_li204  (
        .in({
            \lut_$abc$22685$li204_li204_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li204_li204_input_0_0 
         }),
        .out(\lut_$abc$22685$li204_li204_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[0]  (
        .C(\dffre_ar_dddd[0]_clock_0_0 ),
        .D(\dffre_ar_dddd[0]_input_0_0 ),
        .E(\dffre_ar_dddd[0]_input_2_0 ),
        .R(\dffre_ar_dddd[0]_input_1_0 ),
        .Q(\dffre_ar_dddd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li388_li388  (
        .in({
            1'b0,
            \lut_$abc$22685$li388_li388_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li388_li388_input_0_0 
         }),
        .out(\lut_$abc$22685$li388_li388_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[19]  (
        .C(\dffre_commonr2[19]_clock_0_0 ),
        .D(\dffre_commonr2[19]_input_0_0 ),
        .E(\dffre_commonr2[19]_input_2_0 ),
        .R(\dffre_commonr2[19]_input_1_0 ),
        .Q(\dffre_commonr2[19]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100001010100100000000100000001010100101010000100000010000000)
    ) \lut_$abc$44827$new_new_n1434__  (
        .in({
            \lut_$abc$44827$new_new_n1434___input_0_5 ,
            \lut_$abc$44827$new_new_n1434___input_0_4 ,
            \lut_$abc$44827$new_new_n1434___input_0_3 ,
            \lut_$abc$44827$new_new_n1434___input_0_2 ,
            \lut_$abc$44827$new_new_n1434___input_0_1 ,
            \lut_$abc$44827$new_new_n1434___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1434___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000001010000010100000110000001010000010100000101000001010000)
    ) \lut_$abc$22685$li014_li014  (
        .in({
            \lut_$abc$22685$li014_li014_input_0_5 ,
            \lut_$abc$22685$li014_li014_input_0_4 ,
            \lut_$abc$22685$li014_li014_input_0_3 ,
            \lut_$abc$22685$li014_li014_input_0_2 ,
            \lut_$abc$22685$li014_li014_input_0_1 ,
            \lut_$abc$22685$li014_li014_input_0_0 
         }),
        .out(\lut_$abc$22685$li014_li014_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001110000000001111111)
    ) \lut_$abc$44827$new_new_n1648__  (
        .in({
            \lut_$abc$44827$new_new_n1648___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1648___input_0_2 ,
            \lut_$abc$44827$new_new_n1648___input_0_1 ,
            \lut_$abc$44827$new_new_n1648___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1648___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011001100000000001100000)
    ) \lut_$abc$44827$new_new_n1647__  (
        .in({
            \lut_$abc$44827$new_new_n1647___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1647___input_0_2 ,
            \lut_$abc$44827$new_new_n1647___input_0_1 ,
            \lut_$abc$44827$new_new_n1647___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1647___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010000000101010111100101111)
    ) \lut_$abc$44827$new_new_n1649__  (
        .in({
            \lut_$abc$44827$new_new_n1649___input_0_4 ,
            \lut_$abc$44827$new_new_n1649___input_0_3 ,
            \lut_$abc$44827$new_new_n1649___input_0_2 ,
            \lut_$abc$44827$new_new_n1649___input_0_1 ,
            \lut_$abc$44827$new_new_n1649___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1649___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$abc$22685$li369_li369  (
        .in({
            \lut_$abc$22685$li369_li369_input_0_4 ,
            \lut_$abc$22685$li369_li369_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li369_li369_input_0_1 ,
            \lut_$abc$22685$li369_li369_input_0_0 
         }),
        .out(\lut_$abc$22685$li369_li369_output_0_0 )
    );

    dffre #(
    ) \dffre_common[37]  (
        .C(\dffre_common[37]_clock_0_0 ),
        .D(\dffre_common[37]_input_0_0 ),
        .E(\dffre_common[37]_input_2_0 ),
        .R(\dffre_common[37]_input_1_0 ),
        .Q(\dffre_common[37]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110000101111000)
    ) \lut_$abc$22685$li370_li370  (
        .in({
            \lut_$abc$22685$li370_li370_input_0_4 ,
            \lut_$abc$22685$li370_li370_input_0_3 ,
            \lut_$abc$22685$li370_li370_input_0_2 ,
            \lut_$abc$22685$li370_li370_input_0_1 ,
            \lut_$abc$22685$li370_li370_input_0_0 
         }),
        .out(\lut_$abc$22685$li370_li370_output_0_0 )
    );

    dffre #(
    ) \dffre_common[38]  (
        .C(\dffre_common[38]_clock_0_0 ),
        .D(\dffre_common[38]_input_0_0 ),
        .E(\dffre_common[38]_input_2_0 ),
        .R(\dffre_common[38]_input_1_0 ),
        .Q(\dffre_common[38]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000100010001000110011001100110000000000000010001100110011001100)
    ) \lut_$abc$44827$new_new_n1639__  (
        .in({
            \lut_$abc$44827$new_new_n1639___input_0_5 ,
            \lut_$abc$44827$new_new_n1639___input_0_4 ,
            \lut_$abc$44827$new_new_n1639___input_0_3 ,
            \lut_$abc$44827$new_new_n1639___input_0_2 ,
            \lut_$abc$44827$new_new_n1639___input_0_1 ,
            \lut_$abc$44827$new_new_n1639___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1639___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111011101000111010001000100000000000000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1637__  (
        .in({
            \lut_$abc$44827$new_new_n1637___input_0_5 ,
            \lut_$abc$44827$new_new_n1637___input_0_4 ,
            \lut_$abc$44827$new_new_n1637___input_0_3 ,
            \lut_$abc$44827$new_new_n1637___input_0_2 ,
            \lut_$abc$44827$new_new_n1637___input_0_1 ,
            \lut_$abc$44827$new_new_n1637___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1637___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111011101000111011101110100011101110111010000000000000000000)
    ) \lut_$abc$44827$new_new_n1636__  (
        .in({
            \lut_$abc$44827$new_new_n1636___input_0_5 ,
            \lut_$abc$44827$new_new_n1636___input_0_4 ,
            \lut_$abc$44827$new_new_n1636___input_0_3 ,
            \lut_$abc$44827$new_new_n1636___input_0_2 ,
            \lut_$abc$44827$new_new_n1636___input_0_1 ,
            \lut_$abc$44827$new_new_n1636___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1636___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000110000001010000)
    ) \lut_$abc$22685$li012_li012  (
        .in({
            1'b0,
            \lut_$abc$22685$li012_li012_input_0_3 ,
            \lut_$abc$22685$li012_li012_input_0_2 ,
            \lut_$abc$22685$li012_li012_input_0_1 ,
            \lut_$abc$22685$li012_li012_input_0_0 
         }),
        .out(\lut_$abc$22685$li012_li012_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000000010000)
    ) \lut_$abc$22685$li011_li011  (
        .in({
            1'b0,
            \lut_$abc$22685$li011_li011_input_0_3 ,
            \lut_$abc$22685$li011_li011_input_0_2 ,
            \lut_$abc$22685$li011_li011_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li011_li011_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000100000000000100010000000000010100000001000001000100000000)
    ) \lut_$abc$22685$li013_li013  (
        .in({
            \lut_$abc$22685$li013_li013_input_0_5 ,
            \lut_$abc$22685$li013_li013_input_0_4 ,
            \lut_$abc$22685$li013_li013_input_0_3 ,
            \lut_$abc$22685$li013_li013_input_0_2 ,
            \lut_$abc$22685$li013_li013_input_0_1 ,
            \lut_$abc$22685$li013_li013_input_0_0 
         }),
        .out(\lut_$abc$22685$li013_li013_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000101010111000101010111111100000101010111110101010111111111)
    ) \lut_$abc$44827$new_new_n1638__  (
        .in({
            \lut_$abc$44827$new_new_n1638___input_0_5 ,
            \lut_$abc$44827$new_new_n1638___input_0_4 ,
            \lut_$abc$44827$new_new_n1638___input_0_3 ,
            \lut_$abc$44827$new_new_n1638___input_0_2 ,
            \lut_$abc$44827$new_new_n1638___input_0_1 ,
            \lut_$abc$44827$new_new_n1638___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1638___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li254_li254  (
        .in({
            1'b0,
            \lut_$abc$22685$li254_li254_input_0_3 ,
            \lut_$abc$22685$li254_li254_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li254_li254_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[12]  (
        .C(\dffre_bi_dd[12]_clock_0_0 ),
        .D(\dffre_bi_dd[12]_input_0_0 ),
        .E(\dffre_bi_dd[12]_input_2_0 ),
        .R(\dffre_bi_dd[12]_input_1_0 ),
        .Q(\dffre_bi_dd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li255_li255  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li255_li255_input_0_2 ,
            \lut_$abc$22685$li255_li255_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li255_li255_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[13]  (
        .C(\dffre_bi_dd[13]_clock_0_0 ),
        .D(\dffre_bi_dd[13]_input_0_0 ),
        .E(\dffre_bi_dd[13]_input_2_0 ),
        .R(\dffre_bi_dd[13]_input_1_0 ),
        .Q(\dffre_bi_dd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li253_li253  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li253_li253_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li253_li253_input_0_0 
         }),
        .out(\lut_$abc$22685$li253_li253_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[11]  (
        .C(\dffre_bi_dd[11]_clock_0_0 ),
        .D(\dffre_bi_dd[11]_input_0_0 ),
        .E(\dffre_bi_dd[11]_input_2_0 ),
        .R(\dffre_bi_dd[11]_input_1_0 ),
        .Q(\dffre_bi_dd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li235_li235  (
        .in({
            \lut_$abc$22685$li235_li235_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li235_li235_input_0_0 
         }),
        .out(\lut_$abc$22685$li235_li235_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[11]  (
        .C(\dffre_bi_d[11]_clock_0_0 ),
        .D(\dffre_bi_d[11]_input_0_0 ),
        .E(\dffre_bi_d[11]_input_2_0 ),
        .R(\dffre_bi_d[11]_input_1_0 ),
        .Q(\dffre_bi_d[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li236_li236  (
        .in({
            \lut_$abc$22685$li236_li236_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li236_li236_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li236_li236_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[12]  (
        .C(\dffre_bi_d[12]_clock_0_0 ),
        .D(\dffre_bi_d[12]_input_0_0 ),
        .E(\dffre_bi_d[12]_input_2_0 ),
        .R(\dffre_bi_d[12]_input_1_0 ),
        .Q(\dffre_bi_d[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li237_li237  (
        .in({
            \lut_$abc$22685$li237_li237_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li237_li237_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li237_li237_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[13]  (
        .C(\dffre_bi_d[13]_clock_0_0 ),
        .D(\dffre_bi_d[13]_input_0_0 ),
        .E(\dffre_bi_d[13]_input_2_0 ),
        .R(\dffre_bi_d[13]_input_1_0 ),
        .Q(\dffre_bi_d[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li273_li273  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li273_li273_input_0_2 ,
            \lut_$abc$22685$li273_li273_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li273_li273_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[13]  (
        .C(\dffre_bi_ddd[13]_clock_0_0 ),
        .D(\dffre_bi_ddd[13]_input_0_0 ),
        .E(\dffre_bi_ddd[13]_input_2_0 ),
        .R(\dffre_bi_ddd[13]_input_1_0 ),
        .Q(\dffre_bi_ddd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000001)
    ) \lut_$abc$22685$li365_li365  (
        .in({
            \lut_$abc$22685$li365_li365_input_0_4 ,
            \lut_$abc$22685$li365_li365_input_0_3 ,
            \lut_$abc$22685$li365_li365_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li365_li365_input_0_0 
         }),
        .out(\lut_$abc$22685$li365_li365_output_0_0 )
    );

    dffre #(
    ) \dffre_common[33]  (
        .C(\dffre_common[33]_clock_0_0 ),
        .D(\dffre_common[33]_input_0_0 ),
        .E(\dffre_common[33]_input_2_0 ),
        .R(\dffre_common[33]_input_1_0 ),
        .Q(\dffre_common[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000101010101011101111111)
    ) \lut_$abc$44827$new_new_n1629__  (
        .in({
            \lut_$abc$44827$new_new_n1629___input_0_4 ,
            \lut_$abc$44827$new_new_n1629___input_0_3 ,
            \lut_$abc$44827$new_new_n1629___input_0_2 ,
            \lut_$abc$44827$new_new_n1629___input_0_1 ,
            \lut_$abc$44827$new_new_n1629___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1629___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001101000011110000010100001101)
    ) \lut_$abc$44827$new_new_n1628__  (
        .in({
            \lut_$abc$44827$new_new_n1628___input_0_4 ,
            \lut_$abc$44827$new_new_n1628___input_0_3 ,
            \lut_$abc$44827$new_new_n1628___input_0_2 ,
            \lut_$abc$44827$new_new_n1628___input_0_1 ,
            \lut_$abc$44827$new_new_n1628___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1628___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111000010000000010000111)
    ) \lut_$abc$22685$li471_li471  (
        .in({
            \lut_$abc$22685$li471_li471_input_0_4 ,
            \lut_$abc$22685$li471_li471_input_0_3 ,
            \lut_$abc$22685$li471_li471_input_0_2 ,
            \lut_$abc$22685$li471_li471_input_0_1 ,
            \lut_$abc$22685$li471_li471_input_0_0 
         }),
        .out(\lut_$abc$22685$li471_li471_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[22]  (
        .C(\dffre_pr[22]_clock_0_0 ),
        .D(\dffre_pr[22]_input_0_0 ),
        .E(\dffre_pr[22]_input_2_0 ),
        .R(\dffre_pr[22]_input_1_0 ),
        .Q(\dffre_pr[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$abc$44827$new_new_n1436__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1436___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1436___input_0_1 ,
            \lut_$abc$44827$new_new_n1436___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1436___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10011110011010001111111011111000)
    ) \lut_$abc$44827$new_new_n1445__  (
        .in({
            \lut_$abc$44827$new_new_n1445___input_0_4 ,
            \lut_$abc$44827$new_new_n1445___input_0_3 ,
            \lut_$abc$44827$new_new_n1445___input_0_2 ,
            \lut_$abc$44827$new_new_n1445___input_0_1 ,
            \lut_$abc$44827$new_new_n1445___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1445___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001100000000000000100000)
    ) \lut_$abc$44827$new_new_n1443__  (
        .in({
            \lut_$abc$44827$new_new_n1443___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1443___input_0_2 ,
            \lut_$abc$44827$new_new_n1443___input_0_1 ,
            \lut_$abc$44827$new_new_n1443___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1443___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101011001101010101010011001010110101001100101010101011001101010)
    ) \lut_$abc$44827$new_new_n1439__  (
        .in({
            \lut_$abc$44827$new_new_n1439___input_0_5 ,
            \lut_$abc$44827$new_new_n1439___input_0_4 ,
            \lut_$abc$44827$new_new_n1439___input_0_3 ,
            \lut_$abc$44827$new_new_n1439___input_0_2 ,
            \lut_$abc$44827$new_new_n1439___input_0_1 ,
            \lut_$abc$44827$new_new_n1439___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1439___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000101000001000000)
    ) \lut_$abc$22685$li021_li021  (
        .in({
            \lut_$abc$22685$li021_li021_input_0_4 ,
            \lut_$abc$22685$li021_li021_input_0_3 ,
            \lut_$abc$22685$li021_li021_input_0_2 ,
            \lut_$abc$22685$li021_li021_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li021_li021_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[20]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000010100000101000001100000)
    ) \lut_$abc$22685$li022_li022  (
        .in({
            \lut_$abc$22685$li022_li022_input_0_4 ,
            \lut_$abc$22685$li022_li022_input_0_3 ,
            \lut_$abc$22685$li022_li022_input_0_2 ,
            \lut_$abc$22685$li022_li022_input_0_1 ,
            \lut_$abc$22685$li022_li022_input_0_0 
         }),
        .out(\lut_$abc$22685$li022_li022_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[21]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000001010101010101010101010101010101000)
    ) \lut_$abc$22685$li023_li023  (
        .in({
            \lut_$abc$22685$li023_li023_input_0_5 ,
            \lut_$abc$22685$li023_li023_input_0_4 ,
            \lut_$abc$22685$li023_li023_input_0_3 ,
            \lut_$abc$22685$li023_li023_input_0_2 ,
            \lut_$abc$22685$li023_li023_input_0_1 ,
            \lut_$abc$22685$li023_li023_input_0_0 
         }),
        .out(\lut_$abc$22685$li023_li023_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[22]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010011)
    ) \lut_$abc$44827$new_new_n1437__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1437___input_0_3 ,
            \lut_$abc$44827$new_new_n1437___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1437___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1437___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li206_li206  (
        .in({
            \lut_$abc$22685$li206_li206_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li206_li206_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li206_li206_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[2]  (
        .C(\dffre_ar_dddd[2]_clock_0_0 ),
        .D(\dffre_ar_dddd[2]_input_0_0 ),
        .E(\dffre_ar_dddd[2]_input_2_0 ),
        .R(\dffre_ar_dddd[2]_input_1_0 ),
        .Q(\dffre_ar_dddd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li207_li207  (
        .in({
            \lut_$abc$22685$li207_li207_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li207_li207_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li207_li207_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[3]  (
        .C(\dffre_ar_dddd[3]_clock_0_0 ),
        .D(\dffre_ar_dddd[3]_input_0_0 ),
        .E(\dffre_ar_dddd[3]_input_2_0 ),
        .R(\dffre_ar_dddd[3]_input_1_0 ),
        .Q(\dffre_ar_dddd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li208_li208  (
        .in({
            1'b0,
            \lut_$abc$22685$li208_li208_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li208_li208_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li208_li208_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[4]  (
        .C(\dffre_ar_dddd[4]_clock_0_0 ),
        .D(\dffre_ar_dddd[4]_input_0_0 ),
        .E(\dffre_ar_dddd[4]_input_2_0 ),
        .R(\dffre_ar_dddd[4]_input_1_0 ),
        .Q(\dffre_ar_dddd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001111000000000000010000001011)
    ) \lut_$abc$22685$li437_li437  (
        .in({
            \lut_$abc$22685$li437_li437_input_0_4 ,
            \lut_$abc$22685$li437_li437_input_0_3 ,
            \lut_$abc$22685$li437_li437_input_0_2 ,
            \lut_$abc$22685$li437_li437_input_0_1 ,
            \lut_$abc$22685$li437_li437_input_0_0 
         }),
        .out(\lut_$abc$22685$li437_li437_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[27]  (
        .C(\dffre_pi[27]_clock_0_0 ),
        .D(\dffre_pi[27]_input_0_0 ),
        .E(\dffre_pi[27]_input_2_0 ),
        .R(\dffre_pi[27]_input_1_0 ),
        .Q(\dffre_pi[27]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000101110101111101100000000000000000000000000000000)
    ) \lut_$abc$44827$new_new_n1331__  (
        .in({
            \lut_$abc$44827$new_new_n1331___input_0_5 ,
            \lut_$abc$44827$new_new_n1331___input_0_4 ,
            \lut_$abc$44827$new_new_n1331___input_0_3 ,
            \lut_$abc$44827$new_new_n1331___input_0_2 ,
            \lut_$abc$44827$new_new_n1331___input_0_1 ,
            \lut_$abc$44827$new_new_n1331___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1331___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01011111000001010001111100000001)
    ) \lut_$abc$44827$new_new_n1323__  (
        .in({
            \lut_$abc$44827$new_new_n1323___input_0_4 ,
            \lut_$abc$44827$new_new_n1323___input_0_3 ,
            \lut_$abc$44827$new_new_n1323___input_0_2 ,
            \lut_$abc$44827$new_new_n1323___input_0_1 ,
            \lut_$abc$44827$new_new_n1323___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1323___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010011)
    ) \lut_$abc$44827$new_new_n1320__  (
        .in({
            \lut_$abc$44827$new_new_n1320___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1320___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1320___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1320___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li392_li392  (
        .in({
            1'b0,
            \lut_$abc$22685$li392_li392_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li392_li392_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li392_li392_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[23]  (
        .C(\dffre_commonr2[23]_clock_0_0 ),
        .D(\dffre_commonr2[23]_input_0_0 ),
        .E(\dffre_commonr2[23]_input_2_0 ),
        .R(\dffre_commonr2[23]_input_1_0 ),
        .Q(\dffre_commonr2[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li393_li393  (
        .in({
            \lut_$abc$22685$li393_li393_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li393_li393_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li393_li393_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[24]  (
        .C(\dffre_commonr2[24]_clock_0_0 ),
        .D(\dffre_commonr2[24]_input_0_0 ),
        .E(\dffre_commonr2[24]_input_2_0 ),
        .R(\dffre_commonr2[24]_input_1_0 ),
        .Q(\dffre_commonr2[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100100000110)
    ) \lut_$abc$44827$new_new_n1321__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1321___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1321___input_0_1 ,
            \lut_$abc$44827$new_new_n1321___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1321___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010010101011010100001000100100010000100010010000000000000000000)
    ) \lut_$abc$44827$new_new_n1318__  (
        .in({
            \lut_$abc$44827$new_new_n1318___input_0_5 ,
            \lut_$abc$44827$new_new_n1318___input_0_4 ,
            \lut_$abc$44827$new_new_n1318___input_0_3 ,
            \lut_$abc$44827$new_new_n1318___input_0_2 ,
            \lut_$abc$44827$new_new_n1318___input_0_1 ,
            \lut_$abc$44827$new_new_n1318___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1318___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001000001)
    ) \lut_$abc$22685$li435_li435  (
        .in({
            \lut_$abc$22685$li435_li435_input_0_4 ,
            \lut_$abc$22685$li435_li435_input_0_3 ,
            \lut_$abc$22685$li435_li435_input_0_2 ,
            \lut_$abc$22685$li435_li435_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li435_li435_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[25]  (
        .C(\dffre_pi[25]_clock_0_0 ),
        .D(\dffre_pi[25]_input_0_0 ),
        .E(\dffre_pi[25]_input_2_0 ),
        .R(\dffre_pi[25]_input_1_0 ),
        .Q(\dffre_pi[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101001010000000010100110)
    ) \lut_$abc$22685$li436_li436  (
        .in({
            \lut_$abc$22685$li436_li436_input_0_4 ,
            \lut_$abc$22685$li436_li436_input_0_3 ,
            \lut_$abc$22685$li436_li436_input_0_2 ,
            \lut_$abc$22685$li436_li436_input_0_1 ,
            \lut_$abc$22685$li436_li436_input_0_0 
         }),
        .out(\lut_$abc$22685$li436_li436_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[26]  (
        .C(\dffre_pi[26]_clock_0_0 ),
        .D(\dffre_pi[26]_input_0_0 ),
        .E(\dffre_pi[26]_input_2_0 ),
        .R(\dffre_pi[26]_input_1_0 ),
        .Q(\dffre_pi[26]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001100110010000100100000000000001100110011000000110000000000000)
    ) \lut_$abc$44827$new_new_n1324__  (
        .in({
            \lut_$abc$44827$new_new_n1324___input_0_5 ,
            \lut_$abc$44827$new_new_n1324___input_0_4 ,
            \lut_$abc$44827$new_new_n1324___input_0_3 ,
            \lut_$abc$44827$new_new_n1324___input_0_2 ,
            \lut_$abc$44827$new_new_n1324___input_0_1 ,
            \lut_$abc$44827$new_new_n1324___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1324___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000011001011001101000000000000000000110011010011001)
    ) \lut_$abc$22685$li438_li438  (
        .in({
            \lut_$abc$22685$li438_li438_input_0_5 ,
            \lut_$abc$22685$li438_li438_input_0_4 ,
            \lut_$abc$22685$li438_li438_input_0_3 ,
            \lut_$abc$22685$li438_li438_input_0_2 ,
            \lut_$abc$22685$li438_li438_input_0_1 ,
            \lut_$abc$22685$li438_li438_input_0_0 
         }),
        .out(\lut_$abc$22685$li438_li438_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[28]  (
        .C(\dffre_pi[28]_clock_0_0 ),
        .D(\dffre_pi[28]_input_0_0 ),
        .E(\dffre_pi[28]_input_2_0 ),
        .R(\dffre_pi[28]_input_1_0 ),
        .Q(\dffre_pi[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000111)
    ) \lut_$abc$44827$new_new_n1338__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1338___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1338___input_0_1 ,
            \lut_$abc$44827$new_new_n1338___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1338___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li125_li125  (
        .in({
            \lut_$abc$22685$li125_li125_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li125_li125_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li125_li125_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[1]  (
        .C(\dffre_ai_dddd[1]_clock_0_0 ),
        .D(\dffre_ai_dddd[1]_input_0_0 ),
        .E(\dffre_ai_dddd[1]_input_2_0 ),
        .R(\dffre_ai_dddd[1]_input_1_0 ),
        .Q(\dffre_ai_dddd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001101000000001101110100000000)
    ) \lut_$abc$44827$new_new_n1347__  (
        .in({
            \lut_$abc$44827$new_new_n1347___input_0_4 ,
            \lut_$abc$44827$new_new_n1347___input_0_3 ,
            \lut_$abc$44827$new_new_n1347___input_0_2 ,
            \lut_$abc$44827$new_new_n1347___input_0_1 ,
            \lut_$abc$44827$new_new_n1347___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1347___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$44827$new_new_n1342__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1342___input_0_2 ,
            \lut_$abc$44827$new_new_n1342___input_0_1 ,
            \lut_$abc$44827$new_new_n1342___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1342___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000001)
    ) \lut_$abc$44827$new_new_n1472__  (
        .in({
            \lut_$abc$44827$new_new_n1472___input_0_4 ,
            \lut_$abc$44827$new_new_n1472___input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1472___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1472___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li126_li126  (
        .in({
            1'b0,
            \lut_$abc$22685$li126_li126_input_0_3 ,
            \lut_$abc$22685$li126_li126_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li126_li126_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[2]  (
        .C(\dffre_ai_dddd[2]_clock_0_0 ),
        .D(\dffre_ai_dddd[2]_input_0_0 ),
        .E(\dffre_ai_dddd[2]_input_2_0 ),
        .R(\dffre_ai_dddd[2]_input_1_0 ),
        .Q(\dffre_ai_dddd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001010000000000000110)
    ) \lut_$abc$22685$li433_li433  (
        .in({
            \lut_$abc$22685$li433_li433_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li433_li433_input_0_2 ,
            \lut_$abc$22685$li433_li433_input_0_1 ,
            \lut_$abc$22685$li433_li433_input_0_0 
         }),
        .out(\lut_$abc$22685$li433_li433_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[23]  (
        .C(\dffre_pi[23]_clock_0_0 ),
        .D(\dffre_pi[23]_input_0_0 ),
        .E(\dffre_pi[23]_input_2_0 ),
        .R(\dffre_pi[23]_input_1_0 ),
        .Q(\dffre_pi[23]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000001100000100100000110000010010110011010011001)
    ) \lut_$abc$44827$new_new_n1317__  (
        .in({
            \lut_$abc$44827$new_new_n1317___input_0_5 ,
            \lut_$abc$44827$new_new_n1317___input_0_4 ,
            \lut_$abc$44827$new_new_n1317___input_0_3 ,
            \lut_$abc$44827$new_new_n1317___input_0_2 ,
            \lut_$abc$44827$new_new_n1317___input_0_1 ,
            \lut_$abc$44827$new_new_n1317___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1317___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100001111000000000000000000001111000111100000000000000000)
    ) \lut_$abc$22685$li044_li044  (
        .in({
            \lut_$abc$22685$li044_li044_input_0_5 ,
            \lut_$abc$22685$li044_li044_input_0_4 ,
            \lut_$abc$22685$li044_li044_input_0_3 ,
            \lut_$abc$22685$li044_li044_input_0_2 ,
            \lut_$abc$22685$li044_li044_input_0_1 ,
            \lut_$abc$22685$li044_li044_input_0_0 
         }),
        .out(\lut_$abc$22685$li044_li044_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[22]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li391_li391  (
        .in({
            \lut_$abc$22685$li391_li391_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li391_li391_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li391_li391_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[22]  (
        .C(\dffre_commonr2[22]_clock_0_0 ),
        .D(\dffre_commonr2[22]_input_0_0 ),
        .E(\dffre_commonr2[22]_input_2_0 ),
        .R(\dffre_commonr2[22]_input_1_0 ),
        .Q(\dffre_commonr2[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li124_li124  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li124_li124_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li124_li124_input_0_0 
         }),
        .out(\lut_$abc$22685$li124_li124_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[0]  (
        .C(\dffre_ai_dddd[0]_clock_0_0 ),
        .D(\dffre_ai_dddd[0]_input_0_0 ),
        .E(\dffre_ai_dddd[0]_input_2_0 ),
        .R(\dffre_ai_dddd[0]_input_1_0 ),
        .Q(\dffre_ai_dddd[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100010000010100010001000100010000010001000100010100010000010100)
    ) \lut_$abc$22685$li473_li473  (
        .in({
            \lut_$abc$22685$li473_li473_input_0_5 ,
            \lut_$abc$22685$li473_li473_input_0_4 ,
            \lut_$abc$22685$li473_li473_input_0_3 ,
            \lut_$abc$22685$li473_li473_input_0_2 ,
            \lut_$abc$22685$li473_li473_input_0_1 ,
            \lut_$abc$22685$li473_li473_input_0_0 
         }),
        .out(\lut_$abc$22685$li473_li473_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[24]  (
        .C(\dffre_pr[24]_clock_0_0 ),
        .D(\dffre_pr[24]_input_0_0 ),
        .E(\dffre_pr[24]_input_2_0 ),
        .R(\dffre_pr[24]_input_1_0 ),
        .Q(\dffre_pr[24]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011110001101001110000111001011001101001110000111001011000111100)
    ) \lut_$abc$44827$new_new_n1449__  (
        .in({
            \lut_$abc$44827$new_new_n1449___input_0_5 ,
            \lut_$abc$44827$new_new_n1449___input_0_4 ,
            \lut_$abc$44827$new_new_n1449___input_0_3 ,
            \lut_$abc$44827$new_new_n1449___input_0_2 ,
            \lut_$abc$44827$new_new_n1449___input_0_1 ,
            \lut_$abc$44827$new_new_n1449___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1449___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000100000101010001010100101110100101010010111010101110101111111)
    ) \lut_$abc$44827$new_new_n1457__  (
        .in({
            \lut_$abc$44827$new_new_n1457___input_0_5 ,
            \lut_$abc$44827$new_new_n1457___input_0_4 ,
            \lut_$abc$44827$new_new_n1457___input_0_3 ,
            \lut_$abc$44827$new_new_n1457___input_0_2 ,
            \lut_$abc$44827$new_new_n1457___input_0_1 ,
            \lut_$abc$44827$new_new_n1457___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1457___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100001010100100000000100000001010100101010000100000010000000)
    ) \lut_$abc$44827$new_new_n1456__  (
        .in({
            \lut_$abc$44827$new_new_n1456___input_0_5 ,
            \lut_$abc$44827$new_new_n1456___input_0_4 ,
            \lut_$abc$44827$new_new_n1456___input_0_3 ,
            \lut_$abc$44827$new_new_n1456___input_0_2 ,
            \lut_$abc$44827$new_new_n1456___input_0_1 ,
            \lut_$abc$44827$new_new_n1456___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1456___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li209_li209  (
        .in({
            1'b0,
            \lut_$abc$22685$li209_li209_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li209_li209_input_0_0 
         }),
        .out(\lut_$abc$22685$li209_li209_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[5]  (
        .C(\dffre_ar_dddd[5]_clock_0_0 ),
        .D(\dffre_ar_dddd[5]_input_0_0 ),
        .E(\dffre_ar_dddd[5]_input_2_0 ),
        .R(\dffre_ar_dddd[5]_input_1_0 ),
        .Q(\dffre_ar_dddd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000000000000000000100)
    ) \lut_$abc$22685$li024_li024  (
        .in({
            \lut_$abc$22685$li024_li024_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li024_li024_input_0_2 ,
            \lut_$abc$22685$li024_li024_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li024_li024_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$391.C[23]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li189_li189  (
        .in({
            \lut_$abc$22685$li189_li189_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li189_li189_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li189_li189_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[5]  (
        .C(\dffre_ar_ddd[5]_clock_0_0 ),
        .D(\dffre_ar_ddd[5]_input_0_0 ),
        .E(\dffre_ar_ddd[5]_input_2_0 ),
        .R(\dffre_ar_ddd[5]_input_1_0 ),
        .Q(\dffre_ar_ddd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100100000110)
    ) \lut_$abc$44827$new_new_n1446__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1446___input_0_3 ,
            1'b0,
            \lut_$abc$44827$new_new_n1446___input_0_1 ,
            \lut_$abc$44827$new_new_n1446___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1446___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010101)
    ) \lut_$abc$44827$new_new_n1447__  (
        .in({
            1'b0,
            \lut_$abc$44827$new_new_n1447___input_0_3 ,
            \lut_$abc$44827$new_new_n1447___input_0_2 ,
            \lut_$abc$44827$new_new_n1447___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1447___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li169_li169  (
        .in({
            \lut_$abc$22685$li169_li169_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li169_li169_input_0_0 
         }),
        .out(\lut_$abc$22685$li169_li169_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[5]  (
        .C(\dffre_ar_dd[5]_clock_0_0 ),
        .D(\dffre_ar_dd[5]_input_0_0 ),
        .E(\dffre_ar_dd[5]_input_2_0 ),
        .R(\dffre_ar_dd[5]_input_1_0 ),
        .Q(\dffre_ar_dd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000011000000000000)
    ) \lut_$abc$44827$new_new_n1455__  (
        .in({
            \lut_$abc$44827$new_new_n1455___input_0_4 ,
            \lut_$abc$44827$new_new_n1455___input_0_3 ,
            \lut_$abc$44827$new_new_n1455___input_0_2 ,
            \lut_$abc$44827$new_new_n1455___input_0_1 ,
            \lut_$abc$44827$new_new_n1455___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1455___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000100100110110110000000000000000001100100100110110)
    ) \lut_$abc$22685$li367_li367  (
        .in({
            \lut_$abc$22685$li367_li367_input_0_5 ,
            \lut_$abc$22685$li367_li367_input_0_4 ,
            \lut_$abc$22685$li367_li367_input_0_3 ,
            \lut_$abc$22685$li367_li367_input_0_2 ,
            \lut_$abc$22685$li367_li367_input_0_1 ,
            \lut_$abc$22685$li367_li367_input_0_0 
         }),
        .out(\lut_$abc$22685$li367_li367_output_0_0 )
    );

    dffre #(
    ) \dffre_common[35]  (
        .C(\dffre_common[35]_clock_0_0 ),
        .D(\dffre_common[35]_input_0_0 ),
        .E(\dffre_common[35]_input_2_0 ),
        .R(\dffre_common[35]_input_1_0 ),
        .Q(\dffre_common[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$abc$22685$li366_li366  (
        .in({
            \lut_$abc$22685$li366_li366_input_0_4 ,
            \lut_$abc$22685$li366_li366_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li366_li366_input_0_1 ,
            \lut_$abc$22685$li366_li366_input_0_0 
         }),
        .out(\lut_$abc$22685$li366_li366_output_0_0 )
    );

    dffre #(
    ) \dffre_common[34]  (
        .C(\dffre_common[34]_clock_0_0 ),
        .D(\dffre_common[34]_input_0_0 ),
        .E(\dffre_common[34]_input_2_0 ),
        .R(\dffre_common[34]_input_1_0 ),
        .Q(\dffre_common[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li256_li256  (
        .in({
            \lut_$abc$22685$li256_li256_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li256_li256_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li256_li256_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[14]  (
        .C(\dffre_bi_dd[14]_clock_0_0 ),
        .D(\dffre_bi_dd[14]_input_0_0 ),
        .E(\dffre_bi_dd[14]_input_2_0 ),
        .R(\dffre_bi_dd[14]_input_1_0 ),
        .Q(\dffre_bi_dd[14]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001000001111000011010000000000001101000000000000001000001111)
    ) \lut_$abc$22685$li368_li368  (
        .in({
            \lut_$abc$22685$li368_li368_input_0_5 ,
            \lut_$abc$22685$li368_li368_input_0_4 ,
            \lut_$abc$22685$li368_li368_input_0_3 ,
            \lut_$abc$22685$li368_li368_input_0_2 ,
            \lut_$abc$22685$li368_li368_input_0_1 ,
            \lut_$abc$22685$li368_li368_input_0_0 
         }),
        .out(\lut_$abc$22685$li368_li368_output_0_0 )
    );

    dffre #(
    ) \dffre_common[36]  (
        .C(\dffre_common[36]_clock_0_0 ),
        .D(\dffre_common[36]_input_0_0 ),
        .E(\dffre_common[36]_input_2_0 ),
        .R(\dffre_common[36]_input_1_0 ),
        .Q(\dffre_common[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li238_li238  (
        .in({
            \lut_$abc$22685$li238_li238_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li238_li238_input_0_0 
         }),
        .out(\lut_$abc$22685$li238_li238_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[14]  (
        .C(\dffre_bi_d[14]_clock_0_0 ),
        .D(\dffre_bi_d[14]_input_0_0 ),
        .E(\dffre_bi_d[14]_input_2_0 ),
        .R(\dffre_bi_d[14]_input_1_0 ),
        .Q(\dffre_bi_d[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li274_li274  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li274_li274_input_0_1 ,
            \lut_$abc$22685$li274_li274_input_0_0 
         }),
        .out(\lut_$abc$22685$li274_li274_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[14]  (
        .C(\dffre_bi_ddd[14]_clock_0_0 ),
        .D(\dffre_bi_ddd[14]_input_0_0 ),
        .E(\dffre_bi_ddd[14]_input_2_0 ),
        .R(\dffre_bi_ddd[14]_input_1_0 ),
        .Q(\dffre_bi_ddd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li328_li328  (
        .in({
            \lut_$abc$22685$li328_li328_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li328_li328_input_0_0 
         }),
        .out(\lut_$abc$22685$li328_li328_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[14]  (
        .C(\dffre_br_ddd[14]_clock_0_0 ),
        .D(\dffre_br_ddd[14]_input_0_0 ),
        .E(\dffre_br_ddd[14]_input_2_0 ),
        .R(\dffre_br_ddd[14]_input_1_0 ),
        .Q(\dffre_br_ddd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[14]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li292_li292  (
        .in({
            \lut_$abc$22685$li292_li292_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li292_li292_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li292_li292_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[14]  (
        .C(\dffre_br_d[14]_clock_0_0 ),
        .D(\dffre_br_d[14]_input_0_0 ),
        .E(\dffre_br_d[14]_input_2_0 ),
        .R(\dffre_br_d[14]_input_1_0 ),
        .Q(\dffre_br_d[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li310_li310  (
        .in({
            \lut_$abc$22685$li310_li310_input_0_4 ,
            \lut_$abc$22685$li310_li310_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li310_li310_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[14]  (
        .C(\dffre_br_dd[14]_clock_0_0 ),
        .D(\dffre_br_dd[14]_input_0_0 ),
        .E(\dffre_br_dd[14]_input_2_0 ),
        .R(\dffre_br_dd[14]_input_1_0 ),
        .Q(\dffre_br_dd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li407_li407  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li407_li407_input_0_1 ,
            \lut_$abc$22685$li407_li407_input_0_0 
         }),
        .out(\lut_$abc$22685$li407_li407_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[38]  (
        .C(\dffre_commonr2[38]_clock_0_0 ),
        .D(\dffre_commonr2[38]_input_0_0 ),
        .E(\dffre_commonr2[38]_input_2_0 ),
        .R(\dffre_commonr2[38]_input_1_0 ),
        .Q(\dffre_commonr2[38]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li259_li259  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li259_li259_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li259_li259_input_0_0 
         }),
        .out(\lut_$abc$22685$li259_li259_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[17]  (
        .C(\dffre_bi_dd[17]_clock_0_0 ),
        .D(\dffre_bi_dd[17]_input_0_0 ),
        .E(\dffre_bi_dd[17]_input_2_0 ),
        .R(\dffre_bi_dd[17]_input_1_0 ),
        .Q(\dffre_bi_dd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110110100100111100100101101100)
    ) \lut_$abc$44827$new_new_n1383__  (
        .in({
            \lut_$abc$44827$new_new_n1383___input_0_4 ,
            \lut_$abc$44827$new_new_n1383___input_0_3 ,
            \lut_$abc$44827$new_new_n1383___input_0_2 ,
            \lut_$abc$44827$new_new_n1383___input_0_1 ,
            \lut_$abc$44827$new_new_n1383___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1383___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010000100010010000100100001001000100001001000010010000100010010)
    ) \lut_$abc$22685$li462_li462  (
        .in({
            \lut_$abc$22685$li462_li462_input_0_5 ,
            \lut_$abc$22685$li462_li462_input_0_4 ,
            \lut_$abc$22685$li462_li462_input_0_3 ,
            \lut_$abc$22685$li462_li462_input_0_2 ,
            \lut_$abc$22685$li462_li462_input_0_1 ,
            \lut_$abc$22685$li462_li462_input_0_0 
         }),
        .out(\lut_$abc$22685$li462_li462_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[13]  (
        .C(\dffre_pr[13]_clock_0_0 ),
        .D(\dffre_pr[13]_input_0_0 ),
        .E(\dffre_pr[13]_input_2_0 ),
        .R(\dffre_pr[13]_input_1_0 ),
        .Q(\dffre_pr[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001001)
    ) \lut_$abc$22685$li461_li461  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li461_li461_input_0_2 ,
            \lut_$abc$22685$li461_li461_input_0_1 ,
            \lut_$abc$22685$li461_li461_input_0_0 
         }),
        .out(\lut_$abc$22685$li461_li461_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[12]  (
        .C(\dffre_pr[12]_clock_0_0 ),
        .D(\dffre_pr[12]_input_0_0 ),
        .E(\dffre_pr[12]_input_2_0 ),
        .R(\dffre_pr[12]_input_1_0 ),
        .Q(\dffre_pr[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li389_li389  (
        .in({
            \lut_$abc$22685$li389_li389_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li389_li389_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li389_li389_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[20]  (
        .C(\dffre_commonr2[20]_clock_0_0 ),
        .D(\dffre_commonr2[20]_input_0_0 ),
        .E(\dffre_commonr2[20]_input_2_0 ),
        .R(\dffre_commonr2[20]_input_1_0 ),
        .Q(\dffre_commonr2[20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100110111000000110011111100010011011111110011001111111111)
    ) \lut_$abc$44827$new_new_n1288__  (
        .in({
            \lut_$abc$44827$new_new_n1288___input_0_5 ,
            \lut_$abc$44827$new_new_n1288___input_0_4 ,
            \lut_$abc$44827$new_new_n1288___input_0_3 ,
            \lut_$abc$44827$new_new_n1288___input_0_2 ,
            \lut_$abc$44827$new_new_n1288___input_0_1 ,
            \lut_$abc$44827$new_new_n1288___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1288___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000010100010111010111110111)
    ) \lut_$abc$44827$new_new_n1295__  (
        .in({
            \lut_$abc$44827$new_new_n1295___input_0_4 ,
            \lut_$abc$44827$new_new_n1295___input_0_3 ,
            \lut_$abc$44827$new_new_n1295___input_0_2 ,
            \lut_$abc$44827$new_new_n1295___input_0_1 ,
            \lut_$abc$44827$new_new_n1295___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1295___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li123_li123  (
        .in({
            1'b0,
            \lut_$abc$22685$li123_li123_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li123_li123_input_0_0 
         }),
        .out(\lut_$abc$22685$li123_li123_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[19]  (
        .C(\dffre_ai_ddd[19]_clock_0_0 ),
        .D(\dffre_ai_ddd[19]_input_0_0 ),
        .E(\dffre_ai_ddd[19]_input_2_0 ),
        .R(\dffre_ai_ddd[19]_input_1_0 ),
        .Q(\dffre_ai_ddd[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000010000000000010100)
    ) \lut_$abc$22685$li426_li426  (
        .in({
            \lut_$abc$22685$li426_li426_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li426_li426_input_0_2 ,
            \lut_$abc$22685$li426_li426_input_0_1 ,
            \lut_$abc$22685$li426_li426_input_0_0 
         }),
        .out(\lut_$abc$22685$li426_li426_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[16]  (
        .C(\dffre_pi[16]_clock_0_0 ),
        .D(\dffre_pi[16]_input_0_0 ),
        .E(\dffre_pi[16]_input_2_0 ),
        .R(\dffre_pi[16]_input_1_0 ),
        .Q(\dffre_pi[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li103_li103  (
        .in({
            1'b0,
            \lut_$abc$22685$li103_li103_input_0_3 ,
            \lut_$abc$22685$li103_li103_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li103_li103_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[19]  (
        .C(\dffre_ai_dd[19]_clock_0_0 ),
        .D(\dffre_ai_dd[19]_input_0_0 ),
        .E(\dffre_ai_dd[19]_input_2_0 ),
        .R(\dffre_ai_dd[19]_input_1_0 ),
        .Q(\dffre_ai_dd[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010010000000000000110)
    ) \lut_$abc$44827$new_new_n1298__  (
        .in({
            \lut_$abc$44827$new_new_n1298___input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1298___input_0_1 ,
            \lut_$abc$44827$new_new_n1298___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1298___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100100000110010100000000010000000110010110010000010000010000000)
    ) \lut_$abc$44827$new_new_n1306__  (
        .in({
            \lut_$abc$44827$new_new_n1306___input_0_5 ,
            \lut_$abc$44827$new_new_n1306___input_0_4 ,
            \lut_$abc$44827$new_new_n1306___input_0_3 ,
            \lut_$abc$44827$new_new_n1306___input_0_2 ,
            \lut_$abc$44827$new_new_n1306___input_0_1 ,
            \lut_$abc$44827$new_new_n1306___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1306___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011011011001001011011001001001111001001001101101001001101101100)
    ) \lut_$abc$44827$new_new_n1304__  (
        .in({
            \lut_$abc$44827$new_new_n1304___input_0_5 ,
            \lut_$abc$44827$new_new_n1304___input_0_4 ,
            \lut_$abc$44827$new_new_n1304___input_0_3 ,
            \lut_$abc$44827$new_new_n1304___input_0_2 ,
            \lut_$abc$44827$new_new_n1304___input_0_1 ,
            \lut_$abc$44827$new_new_n1304___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1304___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000111000010001111000000000000000001000011101111000)
    ) \lut_$abc$22685$li421_li421  (
        .in({
            \lut_$abc$22685$li421_li421_input_0_5 ,
            \lut_$abc$22685$li421_li421_input_0_4 ,
            \lut_$abc$22685$li421_li421_input_0_3 ,
            \lut_$abc$22685$li421_li421_input_0_2 ,
            \lut_$abc$22685$li421_li421_input_0_1 ,
            \lut_$abc$22685$li421_li421_input_0_0 
         }),
        .out(\lut_$abc$22685$li421_li421_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[11]  (
        .C(\dffre_pi[11]_clock_0_0 ),
        .D(\dffre_pi[11]_input_0_0 ),
        .E(\dffre_pi[11]_input_2_0 ),
        .R(\dffre_pi[11]_input_1_0 ),
        .Q(\dffre_pi[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010001110)
    ) \lut_$abc$44827$new_new_n1615__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$44827$new_new_n1615___input_0_2 ,
            \lut_$abc$44827$new_new_n1615___input_0_1 ,
            \lut_$abc$44827$new_new_n1615___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1615___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li375_li375  (
        .in({
            \lut_$abc$22685$li375_li375_input_0_4 ,
            \lut_$abc$22685$li375_li375_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li375_li375_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[6]  (
        .C(\dffre_commonr2[6]_clock_0_0 ),
        .D(\dffre_commonr2[6]_input_0_0 ),
        .E(\dffre_commonr2[6]_input_2_0 ),
        .R(\dffre_commonr2[6]_input_1_0 ),
        .Q(\dffre_commonr2[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010010000000000000110)
    ) \lut_$abc$22685$li420_li420  (
        .in({
            \lut_$abc$22685$li420_li420_input_0_4 ,
            \lut_$abc$22685$li420_li420_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li420_li420_input_0_1 ,
            \lut_$abc$22685$li420_li420_input_0_0 
         }),
        .out(\lut_$abc$22685$li420_li420_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[10]  (
        .C(\dffre_pi[10]_clock_0_0 ),
        .D(\dffre_pi[10]_input_0_0 ),
        .E(\dffre_pi[10]_input_2_0 ),
        .R(\dffre_pi[10]_input_1_0 ),
        .Q(\dffre_pi[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li374_li374  (
        .in({
            1'b0,
            \lut_$abc$22685$li374_li374_input_0_3 ,
            \lut_$abc$22685$li374_li374_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li374_li374_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[5]  (
        .C(\dffre_commonr2[5]_clock_0_0 ),
        .D(\dffre_commonr2[5]_input_0_0 ),
        .E(\dffre_commonr2[5]_input_2_0 ),
        .R(\dffre_commonr2[5]_input_1_0 ),
        .Q(\dffre_commonr2[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111011101010101000000000000000011110111010101010000000000000000)
    ) \lut_$abc$44827$new_new_n1612__  (
        .in({
            \lut_$abc$44827$new_new_n1612___input_0_5 ,
            \lut_$abc$44827$new_new_n1612___input_0_4 ,
            \lut_$abc$44827$new_new_n1612___input_0_3 ,
            \lut_$abc$44827$new_new_n1612___input_0_2 ,
            \lut_$abc$44827$new_new_n1612___input_0_1 ,
            \lut_$abc$44827$new_new_n1612___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1612___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001000010111000101010011111100010111000101110011111100111111)
    ) \lut_$abc$44827$new_new_n1231__  (
        .in({
            \lut_$abc$44827$new_new_n1231___input_0_5 ,
            \lut_$abc$44827$new_new_n1231___input_0_4 ,
            \lut_$abc$44827$new_new_n1231___input_0_3 ,
            \lut_$abc$44827$new_new_n1231___input_0_2 ,
            \lut_$abc$44827$new_new_n1231___input_0_1 ,
            \lut_$abc$44827$new_new_n1231___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1231___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111011100000000011101110000000001110111000000000000000000000)
    ) \lut_$abc$44827$new_new_n1397__  (
        .in({
            \lut_$abc$44827$new_new_n1397___input_0_5 ,
            \lut_$abc$44827$new_new_n1397___input_0_4 ,
            \lut_$abc$44827$new_new_n1397___input_0_3 ,
            \lut_$abc$44827$new_new_n1397___input_0_2 ,
            \lut_$abc$44827$new_new_n1397___input_0_1 ,
            \lut_$abc$44827$new_new_n1397___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1397___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000011000001110000111100011111001111110111111111111111)
    ) \lut_$abc$44827$new_new_n1398__  (
        .in({
            \lut_$abc$44827$new_new_n1398___input_0_5 ,
            \lut_$abc$44827$new_new_n1398___input_0_4 ,
            \lut_$abc$44827$new_new_n1398___input_0_3 ,
            \lut_$abc$44827$new_new_n1398___input_0_2 ,
            \lut_$abc$44827$new_new_n1398___input_0_1 ,
            \lut_$abc$44827$new_new_n1398___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1398___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li373_li373  (
        .in({
            1'b0,
            \lut_$abc$22685$li373_li373_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li373_li373_input_0_0 
         }),
        .out(\lut_$abc$22685$li373_li373_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[4]  (
        .C(\dffre_commonr2[4]_clock_0_0 ),
        .D(\dffre_commonr2[4]_input_0_0 ),
        .E(\dffre_commonr2[4]_input_2_0 ),
        .R(\dffre_commonr2[4]_input_1_0 ),
        .Q(\dffre_commonr2[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000001)
    ) \lut_$abc$22685$li419_li419  (
        .in({
            \lut_$abc$22685$li419_li419_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li419_li419_input_0_2 ,
            \lut_$abc$22685$li419_li419_input_0_1 ,
            \lut_$abc$22685$li419_li419_input_0_0 
         }),
        .out(\lut_$abc$22685$li419_li419_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[9]  (
        .C(\dffre_pi[9]_clock_0_0 ),
        .D(\dffre_pi[9]_input_0_0 ),
        .E(\dffre_pi[9]_input_2_0 ),
        .R(\dffre_pi[9]_input_1_0 ),
        .Q(\dffre_pi[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000001010000000101000000010100000101000001010100000101010000)
    ) \lut_$abc$22685$li434_li434  (
        .in({
            \lut_$abc$22685$li434_li434_input_0_5 ,
            \lut_$abc$22685$li434_li434_input_0_4 ,
            \lut_$abc$22685$li434_li434_input_0_3 ,
            \lut_$abc$22685$li434_li434_input_0_2 ,
            \lut_$abc$22685$li434_li434_input_0_1 ,
            \lut_$abc$22685$li434_li434_input_0_0 
         }),
        .out(\lut_$abc$22685$li434_li434_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[24]  (
        .C(\dffre_pi[24]_clock_0_0 ),
        .D(\dffre_pi[24]_input_0_0 ),
        .E(\dffre_pi[24]_input_2_0 ),
        .R(\dffre_pi[24]_input_1_0 ),
        .Q(\dffre_pi[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li069_li069  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li069_li069_input_0_2 ,
            \lut_$abc$22685$li069_li069_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li069_li069_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[5]  (
        .C(\dffre_ai_d[5]_clock_0_0 ),
        .D(\dffre_ai_d[5]_input_0_0 ),
        .E(\dffre_ai_d[5]_input_2_0 ),
        .R(\dffre_ai_d[5]_input_1_0 ),
        .Q(\dffre_ai_d[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li089_li089  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li089_li089_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li089_li089_input_0_0 
         }),
        .out(\lut_$abc$22685$li089_li089_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[5]  (
        .C(\dffre_ai_dd[5]_clock_0_0 ),
        .D(\dffre_ai_dd[5]_input_0_0 ),
        .E(\dffre_ai_dd[5]_input_2_0 ),
        .R(\dffre_ai_dd[5]_input_1_0 ),
        .Q(\dffre_ai_dd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li109_li109  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li109_li109_input_0_1 ,
            \lut_$abc$22685$li109_li109_input_0_0 
         }),
        .out(\lut_$abc$22685$li109_li109_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[5]  (
        .C(\dffre_ai_ddd[5]_clock_0_0 ),
        .D(\dffre_ai_ddd[5]_input_0_0 ),
        .E(\dffre_ai_ddd[5]_input_2_0 ),
        .R(\dffre_ai_ddd[5]_input_1_0 ),
        .Q(\dffre_ai_ddd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100010001)
    ) \lut_$abc$44827$new_new_n1332__  (
        .in({
            \lut_$abc$44827$new_new_n1332___input_0_4 ,
            \lut_$abc$44827$new_new_n1332___input_0_3 ,
            \lut_$abc$44827$new_new_n1332___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1332___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100001111000011110000111100001111000011110000111100011110)
    ) \lut_$abc$44827$new_new_n1741__  (
        .in({
            \lut_$abc$44827$new_new_n1741___input_0_5 ,
            \lut_$abc$44827$new_new_n1741___input_0_4 ,
            \lut_$abc$44827$new_new_n1741___input_0_3 ,
            \lut_$abc$44827$new_new_n1741___input_0_2 ,
            \lut_$abc$44827$new_new_n1741___input_0_1 ,
            \lut_$abc$44827$new_new_n1741___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1741___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010000000000000000010)
    ) \lut_$abc$22685$li046_li046  (
        .in({
            \lut_$abc$22685$li046_li046_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li046_li046_input_0_1 ,
            \lut_$abc$22685$li046_li046_input_0_0 
         }),
        .out(\lut_$abc$22685$li046_li046_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[24]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010100000000010000010)
    ) \lut_$abc$22685$li047_li047  (
        .in({
            \lut_$abc$22685$li047_li047_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li047_li047_input_0_2 ,
            \lut_$abc$22685$li047_li047_input_0_1 ,
            \lut_$abc$22685$li047_li047_input_0_0 
         }),
        .out(\lut_$abc$22685$li047_li047_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[25]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000110100100000000011010010110100101101001)
    ) \lut_$abc$44827$new_new_n1325__  (
        .in({
            \lut_$abc$44827$new_new_n1325___input_0_5 ,
            \lut_$abc$44827$new_new_n1325___input_0_4 ,
            \lut_$abc$44827$new_new_n1325___input_0_3 ,
            \lut_$abc$44827$new_new_n1325___input_0_2 ,
            \lut_$abc$44827$new_new_n1325___input_0_1 ,
            \lut_$abc$44827$new_new_n1325___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1325___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110011001101001011010011001100110011001100101101001011001100110)
    ) \lut_$abc$44827$new_new_n1327__  (
        .in({
            \lut_$abc$44827$new_new_n1327___input_0_5 ,
            \lut_$abc$44827$new_new_n1327___input_0_4 ,
            \lut_$abc$44827$new_new_n1327___input_0_3 ,
            \lut_$abc$44827$new_new_n1327___input_0_2 ,
            \lut_$abc$44827$new_new_n1327___input_0_1 ,
            \lut_$abc$44827$new_new_n1327___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1327___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li130_li130  (
        .in({
            \lut_$abc$22685$li130_li130_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li130_li130_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li130_li130_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[6]  (
        .C(\dffre_ai_dddd[6]_clock_0_0 ),
        .D(\dffre_ai_dddd[6]_input_0_0 ),
        .E(\dffre_ai_dddd[6]_input_2_0 ),
        .R(\dffre_ai_dddd[6]_input_1_0 ),
        .Q(\dffre_ai_dddd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li131_li131  (
        .in({
            \lut_$abc$22685$li131_li131_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li131_li131_input_0_0 
         }),
        .out(\lut_$abc$22685$li131_li131_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[7]  (
        .C(\dffre_ai_dddd[7]_clock_0_0 ),
        .D(\dffre_ai_dddd[7]_input_0_0 ),
        .E(\dffre_ai_dddd[7]_input_2_0 ),
        .R(\dffre_ai_dddd[7]_input_1_0 ),
        .Q(\dffre_ai_dddd[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101000001001000010010000010100000101000001100000011000001010)
    ) \lut_$abc$22685$li364_li364  (
        .in({
            \lut_$abc$22685$li364_li364_input_0_5 ,
            \lut_$abc$22685$li364_li364_input_0_4 ,
            \lut_$abc$22685$li364_li364_input_0_3 ,
            \lut_$abc$22685$li364_li364_input_0_2 ,
            \lut_$abc$22685$li364_li364_input_0_1 ,
            \lut_$abc$22685$li364_li364_input_0_0 
         }),
        .out(\lut_$abc$22685$li364_li364_output_0_0 )
    );

    dffre #(
    ) \dffre_common[32]  (
        .C(\dffre_common[32]_clock_0_0 ),
        .D(\dffre_common[32]_input_0_0 ),
        .E(\dffre_common[32]_input_2_0 ),
        .R(\dffre_common[32]_input_1_0 ),
        .Q(\dffre_common[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000101110001011101110111)
    ) \lut_$abc$44827$new_new_n1627__  (
        .in({
            \lut_$abc$44827$new_new_n1627___input_0_4 ,
            \lut_$abc$44827$new_new_n1627___input_0_3 ,
            \lut_$abc$44827$new_new_n1627___input_0_2 ,
            \lut_$abc$44827$new_new_n1627___input_0_1 ,
            \lut_$abc$44827$new_new_n1627___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1627___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100000000001100110000000000110011000000000011100100000000)
    ) \lut_$abc$22685$li010_li010  (
        .in({
            \lut_$abc$22685$li010_li010_input_0_5 ,
            \lut_$abc$22685$li010_li010_input_0_4 ,
            \lut_$abc$22685$li010_li010_input_0_3 ,
            \lut_$abc$22685$li010_li010_input_0_2 ,
            \lut_$abc$22685$li010_li010_input_0_1 ,
            \lut_$abc$22685$li010_li010_input_0_0 
         }),
        .out(\lut_$abc$22685$li010_li010_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li252_li252  (
        .in({
            \lut_$abc$22685$li252_li252_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li252_li252_input_0_0 
         }),
        .out(\lut_$abc$22685$li252_li252_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[10]  (
        .C(\dffre_bi_dd[10]_clock_0_0 ),
        .D(\dffre_bi_dd[10]_input_0_0 ),
        .E(\dffre_bi_dd[10]_input_2_0 ),
        .R(\dffre_bi_dd[10]_input_1_0 ),
        .Q(\dffre_bi_dd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li251_li251  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li251_li251_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li251_li251_input_0_0 
         }),
        .out(\lut_$abc$22685$li251_li251_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[9]  (
        .C(\dffre_bi_dd[9]_clock_0_0 ),
        .D(\dffre_bi_dd[9]_input_0_0 ),
        .E(\dffre_bi_dd[9]_input_2_0 ),
        .R(\dffre_bi_dd[9]_input_1_0 ),
        .Q(\dffre_bi_dd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li243_li243  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li243_li243_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li243_li243_input_0_0 
         }),
        .out(\lut_$abc$22685$li243_li243_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[1]  (
        .C(\dffre_bi_dd[1]_clock_0_0 ),
        .D(\dffre_bi_dd[1]_input_0_0 ),
        .E(\dffre_bi_dd[1]_input_2_0 ),
        .R(\dffre_bi_dd[1]_input_1_0 ),
        .Q(\dffre_bi_dd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$44827$new_new_n1618__  (
        .in({
            \lut_$abc$44827$new_new_n1618___input_0_4 ,
            1'b0,
            \lut_$abc$44827$new_new_n1618___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$44827$new_new_n1618___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li242_li242  (
        .in({
            \lut_$abc$22685$li242_li242_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li242_li242_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li242_li242_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[0]  (
        .C(\dffre_bi_dd[0]_clock_0_0 ),
        .D(\dffre_bi_dd[0]_input_0_0 ),
        .E(\dffre_bi_dd[0]_input_2_0 ),
        .R(\dffre_bi_dd[0]_input_1_0 ),
        .Q(\dffre_bi_dd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut_$abc$22685$li000_li000  (
        .in({
            1'b0,
            \lut_$abc$22685$li000_li000_input_0_3 ,
            \lut_$abc$22685$li000_li000_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li000_li000_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010111000000000101111100010111111111110101111111111111)
    ) \lut_$abc$44827$new_new_n1607__  (
        .in({
            \lut_$abc$44827$new_new_n1607___input_0_5 ,
            \lut_$abc$44827$new_new_n1607___input_0_4 ,
            \lut_$abc$44827$new_new_n1607___input_0_3 ,
            \lut_$abc$44827$new_new_n1607___input_0_2 ,
            \lut_$abc$44827$new_new_n1607___input_0_1 ,
            \lut_$abc$44827$new_new_n1607___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1607___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101000001100000)
    ) \lut_$abc$22685$li002_li002  (
        .in({
            1'b0,
            \lut_$abc$22685$li002_li002_input_0_3 ,
            \lut_$abc$22685$li002_li002_input_0_2 ,
            \lut_$abc$22685$li002_li002_input_0_1 ,
            \lut_$abc$22685$li002_li002_input_0_0 
         }),
        .out(\lut_$abc$22685$li002_li002_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000001000000)
    ) \lut_$abc$22685$li001_li001  (
        .in({
            1'b0,
            \lut_$abc$22685$li001_li001_input_0_3 ,
            \lut_$abc$22685$li001_li001_input_0_2 ,
            \lut_$abc$22685$li001_li001_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li001_li001_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000010110100001011010100101111010010)
    ) \lut_$abc$22685$li458_li458  (
        .in({
            \lut_$abc$22685$li458_li458_input_0_5 ,
            \lut_$abc$22685$li458_li458_input_0_4 ,
            \lut_$abc$22685$li458_li458_input_0_3 ,
            \lut_$abc$22685$li458_li458_input_0_2 ,
            \lut_$abc$22685$li458_li458_input_0_1 ,
            \lut_$abc$22685$li458_li458_input_0_0 
         }),
        .out(\lut_$abc$22685$li458_li458_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[9]  (
        .C(\dffre_pr[9]_clock_0_0 ),
        .D(\dffre_pr[9]_input_0_0 ),
        .E(\dffre_pr[9]_input_2_0 ),
        .R(\dffre_pr[9]_input_1_0 ),
        .Q(\dffre_pr[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001000000001001000000001001100000001001100100001001100100000)
    ) \lut_$abc$22685$li418_li418  (
        .in({
            \lut_$abc$22685$li418_li418_input_0_5 ,
            \lut_$abc$22685$li418_li418_input_0_4 ,
            \lut_$abc$22685$li418_li418_input_0_3 ,
            \lut_$abc$22685$li418_li418_input_0_2 ,
            \lut_$abc$22685$li418_li418_input_0_1 ,
            \lut_$abc$22685$li418_li418_input_0_0 
         }),
        .out(\lut_$abc$22685$li418_li418_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[8]  (
        .C(\dffre_pi[8]_clock_0_0 ),
        .D(\dffre_pi[8]_input_0_0 ),
        .E(\dffre_pi[8]_input_2_0 ),
        .R(\dffre_pi[8]_input_1_0 ),
        .Q(\dffre_pi[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111101011111110011000100110001010101010101010100010001000100)
    ) \lut_$abc$44827$new_new_n1665__  (
        .in({
            \lut_$abc$44827$new_new_n1665___input_0_5 ,
            \lut_$abc$44827$new_new_n1665___input_0_4 ,
            \lut_$abc$44827$new_new_n1665___input_0_3 ,
            \lut_$abc$44827$new_new_n1665___input_0_2 ,
            \lut_$abc$44827$new_new_n1665___input_0_1 ,
            \lut_$abc$44827$new_new_n1665___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1665___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100011111000001110111111100000011001111110000111111111111)
    ) \lut_$abc$44827$new_new_n1233__  (
        .in({
            \lut_$abc$44827$new_new_n1233___input_0_5 ,
            \lut_$abc$44827$new_new_n1233___input_0_4 ,
            \lut_$abc$44827$new_new_n1233___input_0_3 ,
            \lut_$abc$44827$new_new_n1233___input_0_2 ,
            \lut_$abc$44827$new_new_n1233___input_0_1 ,
            \lut_$abc$44827$new_new_n1233___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1233___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li408_li408  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li408_li408_input_0_2 ,
            \lut_$abc$22685$li408_li408_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li408_li408_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[0]  (
        .C(\dffre_commonr2[0]_clock_0_0 ),
        .D(\dffre_commonr2[0]_input_0_0 ),
        .E(\dffre_commonr2[0]_input_2_0 ),
        .R(\dffre_commonr2[0]_input_1_0 ),
        .Q(\dffre_commonr2[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li371_li371  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li371_li371_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li371_li371_input_0_0 
         }),
        .out(\lut_$abc$22685$li371_li371_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[2]  (
        .C(\dffre_commonr2[2]_clock_0_0 ),
        .D(\dffre_commonr2[2]_input_0_0 ),
        .E(\dffre_commonr2[2]_input_2_0 ),
        .R(\dffre_commonr2[2]_input_1_0 ),
        .Q(\dffre_commonr2[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100110111000100110111111100010001011101110011001111111111)
    ) \lut_$abc$44827$new_new_n1389__  (
        .in({
            \lut_$abc$44827$new_new_n1389___input_0_5 ,
            \lut_$abc$44827$new_new_n1389___input_0_4 ,
            \lut_$abc$44827$new_new_n1389___input_0_3 ,
            \lut_$abc$44827$new_new_n1389___input_0_2 ,
            \lut_$abc$44827$new_new_n1389___input_0_1 ,
            \lut_$abc$44827$new_new_n1389___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1389___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li409_li409  (
        .in({
            1'b0,
            \lut_$abc$22685$li409_li409_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li409_li409_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li409_li409_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[1]  (
        .C(\dffre_commonr2[1]_clock_0_0 ),
        .D(\dffre_commonr2[1]_input_0_0 ),
        .E(\dffre_commonr2[1]_input_2_0 ),
        .R(\dffre_commonr2[1]_input_1_0 ),
        .Q(\dffre_commonr2[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000010000000000010010)
    ) \lut_$abc$22685$li417_li417  (
        .in({
            \lut_$abc$22685$li417_li417_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li417_li417_input_0_2 ,
            \lut_$abc$22685$li417_li417_input_0_1 ,
            \lut_$abc$22685$li417_li417_input_0_0 
         }),
        .out(\lut_$abc$22685$li417_li417_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[7]  (
        .C(\dffre_pi[7]_clock_0_0 ),
        .D(\dffre_pi[7]_input_0_0 ),
        .E(\dffre_pi[7]_input_2_0 ),
        .R(\dffre_pi[7]_input_1_0 ),
        .Q(\dffre_pi[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001011100010111000101110111)
    ) \lut_$abc$44827$new_new_n1745__  (
        .in({
            \lut_$abc$44827$new_new_n1745___input_0_4 ,
            \lut_$abc$44827$new_new_n1745___input_0_3 ,
            \lut_$abc$44827$new_new_n1745___input_0_2 ,
            \lut_$abc$44827$new_new_n1745___input_0_1 ,
            \lut_$abc$44827$new_new_n1745___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1745___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000110000000110000000110000100100000110000000110000100100001100)
    ) \lut_$abc$22685$li360_li360  (
        .in({
            \lut_$abc$22685$li360_li360_input_0_5 ,
            \lut_$abc$22685$li360_li360_input_0_4 ,
            \lut_$abc$22685$li360_li360_input_0_3 ,
            \lut_$abc$22685$li360_li360_input_0_2 ,
            \lut_$abc$22685$li360_li360_input_0_1 ,
            \lut_$abc$22685$li360_li360_input_0_0 
         }),
        .out(\lut_$abc$22685$li360_li360_output_0_0 )
    );

    dffre #(
    ) \dffre_common[28]  (
        .C(\dffre_common[28]_clock_0_0 ),
        .D(\dffre_common[28]_input_0_0 ),
        .E(\dffre_common[28]_input_2_0 ),
        .R(\dffre_common[28]_input_1_0 ),
        .Q(\dffre_common[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000011101010101000111110111)
    ) \lut_$abc$44827$new_new_n1609__  (
        .in({
            \lut_$abc$44827$new_new_n1609___input_0_4 ,
            \lut_$abc$44827$new_new_n1609___input_0_3 ,
            \lut_$abc$44827$new_new_n1609___input_0_2 ,
            \lut_$abc$44827$new_new_n1609___input_0_1 ,
            \lut_$abc$44827$new_new_n1609___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1609___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000011000100000000)
    ) \lut_$abc$22685$li006_li006  (
        .in({
            \lut_$abc$22685$li006_li006_input_0_4 ,
            \lut_$abc$22685$li006_li006_input_0_3 ,
            \lut_$abc$22685$li006_li006_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li006_li006_input_0_0 
         }),
        .out(\lut_$abc$22685$li006_li006_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000100000000)
    ) \lut_$abc$22685$li005_li005  (
        .in({
            1'b0,
            \lut_$abc$22685$li005_li005_input_0_3 ,
            \lut_$abc$22685$li005_li005_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li005_li005_input_0_0 
         }),
        .out(\lut_$abc$22685$li005_li005_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000011101010101000111110111)
    ) \lut_$abc$44827$new_new_n1608__  (
        .in({
            \lut_$abc$44827$new_new_n1608___input_0_4 ,
            \lut_$abc$44827$new_new_n1608___input_0_3 ,
            \lut_$abc$44827$new_new_n1608___input_0_2 ,
            \lut_$abc$44827$new_new_n1608___input_0_1 ,
            \lut_$abc$44827$new_new_n1608___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1608___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000110000001100000011000000110000001100000011000000110001001000)
    ) \lut_$abc$22685$li004_li004  (
        .in({
            \lut_$abc$22685$li004_li004_input_0_5 ,
            \lut_$abc$22685$li004_li004_input_0_4 ,
            \lut_$abc$22685$li004_li004_input_0_3 ,
            \lut_$abc$22685$li004_li004_input_0_2 ,
            \lut_$abc$22685$li004_li004_input_0_1 ,
            \lut_$abc$22685$li004_li004_input_0_0 
         }),
        .out(\lut_$abc$22685$li004_li004_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001111111100000000000000000)
    ) \lut_$abc$22685$li003_li003  (
        .in({
            \lut_$abc$22685$li003_li003_input_0_4 ,
            \lut_$abc$22685$li003_li003_input_0_3 ,
            \lut_$abc$22685$li003_li003_input_0_2 ,
            \lut_$abc$22685$li003_li003_input_0_1 ,
            \lut_$abc$22685$li003_li003_input_0_0 
         }),
        .out(\lut_$abc$22685$li003_li003_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]  (
        .C(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_clock_0_0 ),
        .D(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_0_0 ),
        .E(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_2_0 ),
        .R(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_1_0 ),
        .Q(\dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li248_li248  (
        .in({
            \lut_$abc$22685$li248_li248_input_0_4 ,
            \lut_$abc$22685$li248_li248_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li248_li248_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[6]  (
        .C(\dffre_bi_dd[6]_clock_0_0 ),
        .D(\dffre_bi_dd[6]_input_0_0 ),
        .E(\dffre_bi_dd[6]_input_2_0 ),
        .R(\dffre_bi_dd[6]_input_1_0 ),
        .Q(\dffre_bi_dd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$abc$22685$li359_li359  (
        .in({
            1'b0,
            \lut_$abc$22685$li359_li359_input_0_3 ,
            \lut_$abc$22685$li359_li359_input_0_2 ,
            \lut_$abc$22685$li359_li359_input_0_1 ,
            \lut_$abc$22685$li359_li359_input_0_0 
         }),
        .out(\lut_$abc$22685$li359_li359_output_0_0 )
    );

    dffre #(
    ) \dffre_common[27]  (
        .C(\dffre_common[27]_clock_0_0 ),
        .D(\dffre_common[27]_input_0_0 ),
        .E(\dffre_common[27]_input_2_0 ),
        .R(\dffre_common[27]_input_1_0 ),
        .Q(\dffre_common[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li247_li247  (
        .in({
            1'b0,
            \lut_$abc$22685$li247_li247_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li247_li247_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li247_li247_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[5]  (
        .C(\dffre_bi_dd[5]_clock_0_0 ),
        .D(\dffre_bi_dd[5]_input_0_0 ),
        .E(\dffre_bi_dd[5]_input_2_0 ),
        .R(\dffre_bi_dd[5]_input_1_0 ),
        .Q(\dffre_bi_dd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li229_li229  (
        .in({
            1'b0,
            \lut_$abc$22685$li229_li229_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li229_li229_input_0_0 
         }),
        .out(\lut_$abc$22685$li229_li229_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[5]  (
        .C(\dffre_bi_d[5]_clock_0_0 ),
        .D(\dffre_bi_d[5]_input_0_0 ),
        .E(\dffre_bi_d[5]_input_2_0 ),
        .R(\dffre_bi_d[5]_input_1_0 ),
        .Q(\dffre_bi_d[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001001001110011001)
    ) \lut_$abc$22685$li475_li475  (
        .in({
            \lut_$abc$22685$li475_li475_input_0_4 ,
            \lut_$abc$22685$li475_li475_input_0_3 ,
            \lut_$abc$22685$li475_li475_input_0_2 ,
            \lut_$abc$22685$li475_li475_input_0_1 ,
            \lut_$abc$22685$li475_li475_input_0_0 
         }),
        .out(\lut_$abc$22685$li475_li475_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[26]  (
        .C(\dffre_pr[26]_clock_0_0 ),
        .D(\dffre_pr[26]_input_0_0 ),
        .E(\dffre_pr[26]_input_2_0 ),
        .R(\dffre_pr[26]_input_1_0 ),
        .Q(\dffre_pr[26]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001111001111000111000011000011111100001100001110001111001111000)
    ) \lut_$abc$44827$new_new_n1458__  (
        .in({
            \lut_$abc$44827$new_new_n1458___input_0_5 ,
            \lut_$abc$44827$new_new_n1458___input_0_4 ,
            \lut_$abc$44827$new_new_n1458___input_0_3 ,
            \lut_$abc$44827$new_new_n1458___input_0_2 ,
            \lut_$abc$44827$new_new_n1458___input_0_1 ,
            \lut_$abc$44827$new_new_n1458___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1458___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001001100100001001100100000)
    ) \lut_$abc$44827$new_new_n1330__  (
        .in({
            \lut_$abc$44827$new_new_n1330___input_0_4 ,
            \lut_$abc$44827$new_new_n1330___input_0_3 ,
            \lut_$abc$44827$new_new_n1330___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1330___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1330___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10110010111010001110100010110010)
    ) \lut_$abc$44827$new_new_n1333__  (
        .in({
            \lut_$abc$44827$new_new_n1333___input_0_4 ,
            \lut_$abc$44827$new_new_n1333___input_0_3 ,
            \lut_$abc$44827$new_new_n1333___input_0_2 ,
            \lut_$abc$44827$new_new_n1333___input_0_1 ,
            \lut_$abc$44827$new_new_n1333___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1333___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000101111001011111011111100101111)
    ) \lut_$abc$44827$new_new_n1452__  (
        .in({
            \lut_$abc$44827$new_new_n1452___input_0_5 ,
            \lut_$abc$44827$new_new_n1452___input_0_4 ,
            \lut_$abc$44827$new_new_n1452___input_0_3 ,
            \lut_$abc$44827$new_new_n1452___input_0_2 ,
            \lut_$abc$44827$new_new_n1452___input_0_1 ,
            \lut_$abc$44827$new_new_n1452___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1452___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li211_li211  (
        .in({
            \lut_$abc$22685$li211_li211_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li211_li211_input_0_0 
         }),
        .out(\lut_$abc$22685$li211_li211_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[7]  (
        .C(\dffre_ar_dddd[7]_clock_0_0 ),
        .D(\dffre_ar_dddd[7]_input_0_0 ),
        .E(\dffre_ar_dddd[7]_input_2_0 ),
        .R(\dffre_ar_dddd[7]_input_1_0 ),
        .Q(\dffre_ar_dddd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$abc$22685$li474_li474  (
        .in({
            \lut_$abc$22685$li474_li474_input_0_4 ,
            \lut_$abc$22685$li474_li474_input_0_3 ,
            \lut_$abc$22685$li474_li474_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li474_li474_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[25]  (
        .C(\dffre_pr[25]_clock_0_0 ),
        .D(\dffre_pr[25]_input_0_0 ),
        .E(\dffre_pr[25]_input_2_0 ),
        .R(\dffre_pr[25]_input_1_0 ),
        .Q(\dffre_pr[25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000010000000100000000100010101001010100010101000010101)
    ) \lut_$abc$44827$new_new_n1451__  (
        .in({
            \lut_$abc$44827$new_new_n1451___input_0_5 ,
            \lut_$abc$44827$new_new_n1451___input_0_4 ,
            \lut_$abc$44827$new_new_n1451___input_0_3 ,
            \lut_$abc$44827$new_new_n1451___input_0_2 ,
            \lut_$abc$44827$new_new_n1451___input_0_1 ,
            \lut_$abc$44827$new_new_n1451___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1451___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000001000101000101000000000101)
    ) \lut_$abc$22685$li472_li472  (
        .in({
            \lut_$abc$22685$li472_li472_input_0_4 ,
            \lut_$abc$22685$li472_li472_input_0_3 ,
            \lut_$abc$22685$li472_li472_input_0_2 ,
            \lut_$abc$22685$li472_li472_input_0_1 ,
            \lut_$abc$22685$li472_li472_input_0_0 
         }),
        .out(\lut_$abc$22685$li472_li472_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[23]  (
        .C(\dffre_pr[23]_clock_0_0 ),
        .D(\dffre_pr[23]_input_0_0 ),
        .E(\dffre_pr[23]_input_2_0 ),
        .R(\dffre_pr[23]_input_1_0 ),
        .Q(\dffre_pr[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000001)
    ) \lut_$abc$22685$li470_li470  (
        .in({
            \lut_$abc$22685$li470_li470_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li470_li470_input_0_2 ,
            \lut_$abc$22685$li470_li470_input_0_1 ,
            \lut_$abc$22685$li470_li470_input_0_0 
         }),
        .out(\lut_$abc$22685$li470_li470_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[21]  (
        .C(\dffre_pr[21]_clock_0_0 ),
        .D(\dffre_pr[21]_input_0_0 ),
        .E(\dffre_pr[21]_input_2_0 ),
        .R(\dffre_pr[21]_input_1_0 ),
        .Q(\dffre_pr[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li188_li188  (
        .in({
            1'b0,
            \lut_$abc$22685$li188_li188_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li188_li188_input_0_0 
         }),
        .out(\lut_$abc$22685$li188_li188_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[4]  (
        .C(\dffre_ar_ddd[4]_clock_0_0 ),
        .D(\dffre_ar_ddd[4]_input_0_0 ),
        .E(\dffre_ar_ddd[4]_input_2_0 ),
        .R(\dffre_ar_ddd[4]_input_1_0 ),
        .Q(\dffre_ar_ddd[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101011001101010101010011001010110101001100101010101011001101010)
    ) \lut_$abc$44827$new_new_n1429__  (
        .in({
            \lut_$abc$44827$new_new_n1429___input_0_5 ,
            \lut_$abc$44827$new_new_n1429___input_0_4 ,
            \lut_$abc$44827$new_new_n1429___input_0_3 ,
            \lut_$abc$44827$new_new_n1429___input_0_2 ,
            \lut_$abc$44827$new_new_n1429___input_0_1 ,
            \lut_$abc$44827$new_new_n1429___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1429___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100000101000001010000010001)
    ) \lut_$abc$22685$li469_li469  (
        .in({
            \lut_$abc$22685$li469_li469_input_0_4 ,
            \lut_$abc$22685$li469_li469_input_0_3 ,
            \lut_$abc$22685$li469_li469_input_0_2 ,
            \lut_$abc$22685$li469_li469_input_0_1 ,
            \lut_$abc$22685$li469_li469_input_0_0 
         }),
        .out(\lut_$abc$22685$li469_li469_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[20]  (
        .C(\dffre_pr[20]_clock_0_0 ),
        .D(\dffre_pr[20]_input_0_0 ),
        .E(\dffre_pr[20]_input_2_0 ),
        .R(\dffre_pr[20]_input_1_0 ),
        .Q(\dffre_pr[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000001000101000001010001000001)
    ) \lut_$abc$22685$li467_li467  (
        .in({
            \lut_$abc$22685$li467_li467_input_0_4 ,
            \lut_$abc$22685$li467_li467_input_0_3 ,
            \lut_$abc$22685$li467_li467_input_0_2 ,
            \lut_$abc$22685$li467_li467_input_0_1 ,
            \lut_$abc$22685$li467_li467_input_0_0 
         }),
        .out(\lut_$abc$22685$li467_li467_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[18]  (
        .C(\dffre_pr[18]_clock_0_0 ),
        .D(\dffre_pr[18]_input_0_0 ),
        .E(\dffre_pr[18]_input_2_0 ),
        .R(\dffre_pr[18]_input_1_0 ),
        .Q(\dffre_pr[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li148_li148  (
        .in({
            \lut_$abc$22685$li148_li148_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li148_li148_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li148_li148_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[4]  (
        .C(\dffre_ar_d[4]_clock_0_0 ),
        .D(\dffre_ar_d[4]_input_0_0 ),
        .E(\dffre_ar_d[4]_input_2_0 ),
        .R(\dffre_ar_d[4]_input_1_0 ),
        .Q(\dffre_ar_d[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li168_li168  (
        .in({
            \lut_$abc$22685$li168_li168_input_0_4 ,
            \lut_$abc$22685$li168_li168_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li168_li168_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[4]  (
        .C(\dffre_ar_dd[4]_clock_0_0 ),
        .D(\dffre_ar_dd[4]_input_0_0 ),
        .E(\dffre_ar_dd[4]_input_2_0 ),
        .R(\dffre_ar_dd[4]_input_1_0 ),
        .Q(\dffre_ar_dd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li166_li166  (
        .in({
            \lut_$abc$22685$li166_li166_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li166_li166_input_0_0 
         }),
        .out(\lut_$abc$22685$li166_li166_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[2]  (
        .C(\dffre_ar_dd[2]_clock_0_0 ),
        .D(\dffre_ar_dd[2]_input_0_0 ),
        .E(\dffre_ar_dd[2]_input_2_0 ),
        .R(\dffre_ar_dd[2]_input_1_0 ),
        .Q(\dffre_ar_dd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li186_li186  (
        .in({
            1'b0,
            \lut_$abc$22685$li186_li186_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li186_li186_input_0_0 
         }),
        .out(\lut_$abc$22685$li186_li186_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[2]  (
        .C(\dffre_ar_ddd[2]_clock_0_0 ),
        .D(\dffre_ar_ddd[2]_input_0_0 ),
        .E(\dffre_ar_ddd[2]_input_2_0 ),
        .R(\dffre_ar_ddd[2]_input_1_0 ),
        .Q(\dffre_ar_ddd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li146_li146  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li146_li146_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li146_li146_input_0_0 
         }),
        .out(\lut_$abc$22685$li146_li146_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[2]  (
        .C(\dffre_ar_d[2]_clock_0_0 ),
        .D(\dffre_ar_d[2]_input_0_0 ),
        .E(\dffre_ar_d[2]_input_2_0 ),
        .R(\dffre_ar_d[2]_input_1_0 ),
        .Q(\dffre_ar_d[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li187_li187  (
        .in({
            1'b0,
            \lut_$abc$22685$li187_li187_input_0_3 ,
            \lut_$abc$22685$li187_li187_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li187_li187_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[3]  (
        .C(\dffre_ar_ddd[3]_clock_0_0 ),
        .D(\dffre_ar_ddd[3]_input_0_0 ),
        .E(\dffre_ar_ddd[3]_input_2_0 ),
        .R(\dffre_ar_ddd[3]_input_1_0 ),
        .Q(\dffre_ar_ddd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li167_li167  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li167_li167_input_0_2 ,
            \lut_$abc$22685$li167_li167_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li167_li167_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[3]  (
        .C(\dffre_ar_dd[3]_clock_0_0 ),
        .D(\dffre_ar_dd[3]_input_0_0 ),
        .E(\dffre_ar_dd[3]_input_2_0 ),
        .R(\dffre_ar_dd[3]_input_1_0 ),
        .Q(\dffre_ar_dd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li147_li147  (
        .in({
            1'b0,
            \lut_$abc$22685$li147_li147_input_0_3 ,
            \lut_$abc$22685$li147_li147_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li147_li147_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[3]  (
        .C(\dffre_ar_d[3]_clock_0_0 ),
        .D(\dffre_ar_d[3]_input_0_0 ),
        .E(\dffre_ar_d[3]_input_2_0 ),
        .R(\dffre_ar_d[3]_input_1_0 ),
        .Q(\dffre_ar_d[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000100100000110000010100000010100000101000010100000100100000110)
    ) \lut_$abc$22685$li416_li416  (
        .in({
            \lut_$abc$22685$li416_li416_input_0_5 ,
            \lut_$abc$22685$li416_li416_input_0_4 ,
            \lut_$abc$22685$li416_li416_input_0_3 ,
            \lut_$abc$22685$li416_li416_input_0_2 ,
            \lut_$abc$22685$li416_li416_input_0_1 ,
            \lut_$abc$22685$li416_li416_input_0_0 
         }),
        .out(\lut_$abc$22685$li416_li416_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[6]  (
        .C(\dffre_pi[6]_clock_0_0 ),
        .D(\dffre_pi[6]_input_0_0 ),
        .E(\dffre_pi[6]_input_2_0 ),
        .R(\dffre_pi[6]_input_1_0 ),
        .Q(\dffre_pi[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000001)
    ) \lut_$abc$22685$li415_li415  (
        .in({
            \lut_$abc$22685$li415_li415_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li415_li415_input_0_2 ,
            \lut_$abc$22685$li415_li415_input_0_1 ,
            \lut_$abc$22685$li415_li415_input_0_0 
         }),
        .out(\lut_$abc$22685$li415_li415_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[5]  (
        .C(\dffre_pi[5]_clock_0_0 ),
        .D(\dffre_pi[5]_input_0_0 ),
        .E(\dffre_pi[5]_input_2_0 ),
        .R(\dffre_pi[5]_input_1_0 ),
        .Q(\dffre_pi[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li451_li451  (
        .in({
            1'b0,
            \lut_$abc$22685$li451_li451_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li451_li451_input_0_0 
         }),
        .out(\lut_$abc$22685$li451_li451_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[2]  (
        .C(\dffre_pr[2]_clock_0_0 ),
        .D(\dffre_pr[2]_input_0_0 ),
        .E(\dffre_pr[2]_input_2_0 ),
        .R(\dffre_pr[2]_input_1_0 ),
        .Q(\dffre_pr[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111000100000001111111011100000)
    ) \lut_$abc$44827$new_new_n1395__  (
        .in({
            \lut_$abc$44827$new_new_n1395___input_0_4 ,
            \lut_$abc$44827$new_new_n1395___input_0_3 ,
            \lut_$abc$44827$new_new_n1395___input_0_2 ,
            \lut_$abc$44827$new_new_n1395___input_0_1 ,
            \lut_$abc$44827$new_new_n1395___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1395___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000100010100)
    ) \lut_$abc$22685$li456_li456  (
        .in({
            1'b0,
            \lut_$abc$22685$li456_li456_input_0_3 ,
            \lut_$abc$22685$li456_li456_input_0_2 ,
            \lut_$abc$22685$li456_li456_input_0_1 ,
            \lut_$abc$22685$li456_li456_input_0_0 
         }),
        .out(\lut_$abc$22685$li456_li456_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[7]  (
        .C(\dffre_pr[7]_clock_0_0 ),
        .D(\dffre_pr[7]_input_0_0 ),
        .E(\dffre_pr[7]_input_2_0 ),
        .R(\dffre_pr[7]_input_1_0 ),
        .Q(\dffre_pr[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li070_li070  (
        .in({
            \lut_$abc$22685$li070_li070_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li070_li070_input_0_0 
         }),
        .out(\lut_$abc$22685$li070_li070_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[6]  (
        .C(\dffre_ai_d[6]_clock_0_0 ),
        .D(\dffre_ai_d[6]_input_0_0 ),
        .E(\dffre_ai_d[6]_input_2_0 ),
        .R(\dffre_ai_d[6]_input_1_0 ),
        .Q(\dffre_ai_d[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000010000111011110001110000100011110)
    ) \lut_$abc$22685$li455_li455  (
        .in({
            \lut_$abc$22685$li455_li455_input_0_5 ,
            \lut_$abc$22685$li455_li455_input_0_4 ,
            \lut_$abc$22685$li455_li455_input_0_3 ,
            \lut_$abc$22685$li455_li455_input_0_2 ,
            \lut_$abc$22685$li455_li455_input_0_1 ,
            \lut_$abc$22685$li455_li455_input_0_0 
         }),
        .out(\lut_$abc$22685$li455_li455_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[6]  (
        .C(\dffre_pr[6]_clock_0_0 ),
        .D(\dffre_pr[6]_input_0_0 ),
        .E(\dffre_pr[6]_input_2_0 ),
        .R(\dffre_pr[6]_input_1_0 ),
        .Q(\dffre_pr[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li090_li090  (
        .in({
            \lut_$abc$22685$li090_li090_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li090_li090_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li090_li090_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[6]  (
        .C(\dffre_ai_dd[6]_clock_0_0 ),
        .D(\dffre_ai_dd[6]_input_0_0 ),
        .E(\dffre_ai_dd[6]_input_2_0 ),
        .R(\dffre_ai_dd[6]_input_1_0 ),
        .Q(\dffre_ai_dd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$abc$22685$li454_li454  (
        .in({
            \lut_$abc$22685$li454_li454_input_0_4 ,
            \lut_$abc$22685$li454_li454_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li454_li454_input_0_1 ,
            \lut_$abc$22685$li454_li454_input_0_0 
         }),
        .out(\lut_$abc$22685$li454_li454_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[5]  (
        .C(\dffre_pr[5]_clock_0_0 ),
        .D(\dffre_pr[5]_input_0_0 ),
        .E(\dffre_pr[5]_input_2_0 ),
        .R(\dffre_pr[5]_input_1_0 ),
        .Q(\dffre_pr[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110100000010111110000000011111100010111111010000011111111000000)
    ) \lut_$abc$44827$new_new_n1387__  (
        .in({
            \lut_$abc$44827$new_new_n1387___input_0_5 ,
            \lut_$abc$44827$new_new_n1387___input_0_4 ,
            \lut_$abc$44827$new_new_n1387___input_0_3 ,
            \lut_$abc$44827$new_new_n1387___input_0_2 ,
            \lut_$abc$44827$new_new_n1387___input_0_1 ,
            \lut_$abc$44827$new_new_n1387___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1387___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100001000100100001001000010010)
    ) \lut_$abc$22685$li450_li450  (
        .in({
            \lut_$abc$22685$li450_li450_input_0_4 ,
            \lut_$abc$22685$li450_li450_input_0_3 ,
            \lut_$abc$22685$li450_li450_input_0_2 ,
            \lut_$abc$22685$li450_li450_input_0_1 ,
            \lut_$abc$22685$li450_li450_input_0_0 
         }),
        .out(\lut_$abc$22685$li450_li450_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[1]  (
        .C(\dffre_pr[1]_clock_0_0 ),
        .D(\dffre_pr[1]_input_0_0 ),
        .E(\dffre_pr[1]_input_2_0 ),
        .R(\dffre_pr[1]_input_1_0 ),
        .Q(\dffre_pr[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$22685$li449_li449  (
        .in({
            \lut_$abc$22685$li449_li449_input_0_4 ,
            \lut_$abc$22685$li449_li449_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li449_li449_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li449_li449_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[0]  (
        .C(\dffre_pr[0]_clock_0_0 ),
        .D(\dffre_pr[0]_input_0_0 ),
        .E(\dffre_pr[0]_input_2_0 ),
        .R(\dffre_pr[0]_input_1_0 ),
        .Q(\dffre_pr[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000000010101000101010100000001010100000000010000000101010100)
    ) \lut_$abc$22685$li358_li358  (
        .in({
            \lut_$abc$22685$li358_li358_input_0_5 ,
            \lut_$abc$22685$li358_li358_input_0_4 ,
            \lut_$abc$22685$li358_li358_input_0_3 ,
            \lut_$abc$22685$li358_li358_input_0_2 ,
            \lut_$abc$22685$li358_li358_input_0_1 ,
            \lut_$abc$22685$li358_li358_input_0_0 
         }),
        .out(\lut_$abc$22685$li358_li358_output_0_0 )
    );

    dffre #(
    ) \dffre_common[26]  (
        .C(\dffre_common[26]_clock_0_0 ),
        .D(\dffre_common[26]_input_0_0 ),
        .E(\dffre_common[26]_input_2_0 ),
        .R(\dffre_common[26]_input_1_0 ),
        .Q(\dffre_common[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100000001000000000001)
    ) \lut_$abc$22685$li357_li357  (
        .in({
            \lut_$abc$22685$li357_li357_input_0_4 ,
            \lut_$abc$22685$li357_li357_input_0_3 ,
            \lut_$abc$22685$li357_li357_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li357_li357_input_0_0 
         }),
        .out(\lut_$abc$22685$li357_li357_output_0_0 )
    );

    dffre #(
    ) \dffre_common[25]  (
        .C(\dffre_common[25]_clock_0_0 ),
        .D(\dffre_common[25]_input_0_0 ),
        .E(\dffre_common[25]_input_2_0 ),
        .R(\dffre_common[25]_input_1_0 ),
        .Q(\dffre_common[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li212_li212  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li212_li212_input_0_1 ,
            \lut_$abc$22685$li212_li212_input_0_0 
         }),
        .out(\lut_$abc$22685$li212_li212_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[8]  (
        .C(\dffre_ar_dddd[8]_clock_0_0 ),
        .D(\dffre_ar_dddd[8]_input_0_0 ),
        .E(\dffre_ar_dddd[8]_input_2_0 ),
        .R(\dffre_ar_dddd[8]_input_1_0 ),
        .Q(\dffre_ar_dddd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li192_li192  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li192_li192_input_0_1 ,
            \lut_$abc$22685$li192_li192_input_0_0 
         }),
        .out(\lut_$abc$22685$li192_li192_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[8]  (
        .C(\dffre_ar_ddd[8]_clock_0_0 ),
        .D(\dffre_ar_ddd[8]_input_0_0 ),
        .E(\dffre_ar_ddd[8]_input_2_0 ),
        .R(\dffre_ar_ddd[8]_input_1_0 ),
        .Q(\dffre_ar_ddd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li172_li172  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li172_li172_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li172_li172_input_0_0 
         }),
        .out(\lut_$abc$22685$li172_li172_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[8]  (
        .C(\dffre_ar_dd[8]_clock_0_0 ),
        .D(\dffre_ar_dd[8]_input_0_0 ),
        .E(\dffre_ar_dd[8]_input_2_0 ),
        .R(\dffre_ar_dd[8]_input_1_0 ),
        .Q(\dffre_ar_dd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li152_li152  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li152_li152_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li152_li152_input_0_0 
         }),
        .out(\lut_$abc$22685$li152_li152_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[8]  (
        .C(\dffre_ar_d[8]_clock_0_0 ),
        .D(\dffre_ar_d[8]_input_0_0 ),
        .E(\dffre_ar_d[8]_input_2_0 ),
        .R(\dffre_ar_d[8]_input_1_0 ),
        .Q(\dffre_ar_d[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li210_li210  (
        .in({
            1'b0,
            \lut_$abc$22685$li210_li210_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li210_li210_input_0_0 
         }),
        .out(\lut_$abc$22685$li210_li210_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[6]  (
        .C(\dffre_ar_dddd[6]_clock_0_0 ),
        .D(\dffre_ar_dddd[6]_input_0_0 ),
        .E(\dffre_ar_dddd[6]_input_2_0 ),
        .R(\dffre_ar_dddd[6]_input_1_0 ),
        .Q(\dffre_ar_dddd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li170_li170  (
        .in({
            \lut_$abc$22685$li170_li170_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li170_li170_input_0_0 
         }),
        .out(\lut_$abc$22685$li170_li170_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[6]  (
        .C(\dffre_ar_dd[6]_clock_0_0 ),
        .D(\dffre_ar_dd[6]_input_0_0 ),
        .E(\dffre_ar_dd[6]_input_2_0 ),
        .R(\dffre_ar_dd[6]_input_1_0 ),
        .Q(\dffre_ar_dd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li190_li190  (
        .in({
            1'b0,
            \lut_$abc$22685$li190_li190_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li190_li190_input_0_0 
         }),
        .out(\lut_$abc$22685$li190_li190_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[6]  (
        .C(\dffre_ar_ddd[6]_clock_0_0 ),
        .D(\dffre_ar_ddd[6]_input_0_0 ),
        .E(\dffre_ar_ddd[6]_input_2_0 ),
        .R(\dffre_ar_ddd[6]_input_1_0 ),
        .Q(\dffre_ar_ddd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li215_li215  (
        .in({
            \lut_$abc$22685$li215_li215_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li215_li215_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li215_li215_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[11]  (
        .C(\dffre_ar_dddd[11]_clock_0_0 ),
        .D(\dffre_ar_dddd[11]_input_0_0 ),
        .E(\dffre_ar_dddd[11]_input_2_0 ),
        .R(\dffre_ar_dddd[11]_input_1_0 ),
        .Q(\dffre_ar_dddd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li150_li150  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li150_li150_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li150_li150_input_0_0 
         }),
        .out(\lut_$abc$22685$li150_li150_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[6]  (
        .C(\dffre_ar_d[6]_clock_0_0 ),
        .D(\dffre_ar_d[6]_input_0_0 ),
        .E(\dffre_ar_d[6]_input_2_0 ),
        .R(\dffre_ar_d[6]_input_1_0 ),
        .Q(\dffre_ar_d[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li195_li195  (
        .in({
            \lut_$abc$22685$li195_li195_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li195_li195_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li195_li195_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[11]  (
        .C(\dffre_ar_ddd[11]_clock_0_0 ),
        .D(\dffre_ar_ddd[11]_input_0_0 ),
        .E(\dffre_ar_ddd[11]_input_2_0 ),
        .R(\dffre_ar_ddd[11]_input_1_0 ),
        .Q(\dffre_ar_ddd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li175_li175  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li175_li175_input_0_2 ,
            \lut_$abc$22685$li175_li175_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li175_li175_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[11]  (
        .C(\dffre_ar_dd[11]_clock_0_0 ),
        .D(\dffre_ar_dd[11]_input_0_0 ),
        .E(\dffre_ar_dd[11]_input_2_0 ),
        .R(\dffre_ar_dd[11]_input_1_0 ),
        .Q(\dffre_ar_dd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li155_li155  (
        .in({
            \lut_$abc$22685$li155_li155_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li155_li155_input_0_0 
         }),
        .out(\lut_$abc$22685$li155_li155_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[11]  (
        .C(\dffre_ar_d[11]_clock_0_0 ),
        .D(\dffre_ar_d[11]_input_0_0 ),
        .E(\dffre_ar_d[11]_input_2_0 ),
        .R(\dffre_ar_d[11]_input_1_0 ),
        .Q(\dffre_ar_d[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li216_li216  (
        .in({
            \lut_$abc$22685$li216_li216_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li216_li216_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li216_li216_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[12]  (
        .C(\dffre_ar_dddd[12]_clock_0_0 ),
        .D(\dffre_ar_dddd[12]_input_0_0 ),
        .E(\dffre_ar_dddd[12]_input_2_0 ),
        .R(\dffre_ar_dddd[12]_input_1_0 ),
        .Q(\dffre_ar_dddd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100100000000)
    ) \lut_$abc$22685$li055_li055  (
        .in({
            1'b0,
            \lut_$abc$22685$li055_li055_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li055_li055_input_0_1 ,
            \lut_$abc$22685$li055_li055_input_0_0 
         }),
        .out(\lut_$abc$22685$li055_li055_output_0_0 )
    );

    dffre #(
    ) \dffre_$auto$maccmap.cc:114:fulladd$720.C[33]  (
        .C(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_clock_0_0 ),
        .D(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_0_0 ),
        .E(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_2_0 ),
        .R(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_1_0 ),
        .Q(\dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li139_li139  (
        .in({
            \lut_$abc$22685$li139_li139_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li139_li139_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li139_li139_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[15]  (
        .C(\dffre_ai_dddd[15]_clock_0_0 ),
        .D(\dffre_ai_dddd[15]_input_0_0 ),
        .E(\dffre_ai_dddd[15]_input_2_0 ),
        .R(\dffre_ai_dddd[15]_input_1_0 ),
        .Q(\dffre_ai_dddd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$44827$new_new_n1656__  (
        .in({
            \lut_$abc$44827$new_new_n1656___input_0_4 ,
            \lut_$abc$44827$new_new_n1656___input_0_3 ,
            \lut_$abc$44827$new_new_n1656___input_0_2 ,
            \lut_$abc$44827$new_new_n1656___input_0_1 ,
            \lut_$abc$44827$new_new_n1656___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1656___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li138_li138  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li138_li138_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li138_li138_input_0_0 
         }),
        .out(\lut_$abc$22685$li138_li138_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[14]  (
        .C(\dffre_ai_dddd[14]_clock_0_0 ),
        .D(\dffre_ai_dddd[14]_input_0_0 ),
        .E(\dffre_ai_dddd[14]_input_2_0 ),
        .R(\dffre_ai_dddd[14]_input_1_0 ),
        .Q(\dffre_ai_dddd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li137_li137  (
        .in({
            \lut_$abc$22685$li137_li137_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li137_li137_input_0_0 
         }),
        .out(\lut_$abc$22685$li137_li137_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[13]  (
        .C(\dffre_ai_dddd[13]_clock_0_0 ),
        .D(\dffre_ai_dddd[13]_input_0_0 ),
        .E(\dffre_ai_dddd[13]_input_2_0 ),
        .R(\dffre_ai_dddd[13]_input_1_0 ),
        .Q(\dffre_ai_dddd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000010000000000010010)
    ) \lut_$abc$44827$new_new_n1365__  (
        .in({
            \lut_$abc$44827$new_new_n1365___input_0_4 ,
            \lut_$abc$44827$new_new_n1365___input_0_3 ,
            \lut_$abc$44827$new_new_n1365___input_0_2 ,
            1'b0,
            \lut_$abc$44827$new_new_n1365___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1365___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li115_li115  (
        .in({
            \lut_$abc$22685$li115_li115_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li115_li115_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li115_li115_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[11]  (
        .C(\dffre_ai_ddd[11]_clock_0_0 ),
        .D(\dffre_ai_ddd[11]_input_0_0 ),
        .E(\dffre_ai_ddd[11]_input_2_0 ),
        .R(\dffre_ai_ddd[11]_input_1_0 ),
        .Q(\dffre_ai_ddd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li135_li135  (
        .in({
            1'b0,
            \lut_$abc$22685$li135_li135_input_0_3 ,
            \lut_$abc$22685$li135_li135_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li135_li135_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[11]  (
        .C(\dffre_ai_dddd[11]_clock_0_0 ),
        .D(\dffre_ai_dddd[11]_input_0_0 ),
        .E(\dffre_ai_dddd[11]_input_2_0 ),
        .R(\dffre_ai_dddd[11]_input_1_0 ),
        .Q(\dffre_ai_dddd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li075_li075  (
        .in({
            \lut_$abc$22685$li075_li075_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li075_li075_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li075_li075_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[11]  (
        .C(\dffre_ai_d[11]_clock_0_0 ),
        .D(\dffre_ai_d[11]_input_0_0 ),
        .E(\dffre_ai_d[11]_input_2_0 ),
        .R(\dffre_ai_d[11]_input_1_0 ),
        .Q(\dffre_ai_d[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li095_li095  (
        .in({
            \lut_$abc$22685$li095_li095_input_0_4 ,
            \lut_$abc$22685$li095_li095_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li095_li095_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[11]  (
        .C(\dffre_ai_dd[11]_clock_0_0 ),
        .D(\dffre_ai_dd[11]_input_0_0 ),
        .E(\dffre_ai_dd[11]_input_2_0 ),
        .R(\dffre_ai_dd[11]_input_1_0 ),
        .Q(\dffre_ai_dd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li117_li117  (
        .in({
            \lut_$abc$22685$li117_li117_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li117_li117_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li117_li117_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[13]  (
        .C(\dffre_ai_ddd[13]_clock_0_0 ),
        .D(\dffre_ai_ddd[13]_input_0_0 ),
        .E(\dffre_ai_ddd[13]_input_2_0 ),
        .R(\dffre_ai_ddd[13]_input_1_0 ),
        .Q(\dffre_ai_ddd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li097_li097  (
        .in({
            1'b0,
            \lut_$abc$22685$li097_li097_input_0_3 ,
            \lut_$abc$22685$li097_li097_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li097_li097_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[13]  (
        .C(\dffre_ai_dd[13]_clock_0_0 ),
        .D(\dffre_ai_dd[13]_input_0_0 ),
        .E(\dffre_ai_dd[13]_input_2_0 ),
        .R(\dffre_ai_dd[13]_input_1_0 ),
        .Q(\dffre_ai_dd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li077_li077  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li077_li077_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li077_li077_input_0_0 
         }),
        .out(\lut_$abc$22685$li077_li077_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[13]  (
        .C(\dffre_ai_d[13]_clock_0_0 ),
        .D(\dffre_ai_d[13]_input_0_0 ),
        .E(\dffre_ai_d[13]_input_2_0 ),
        .R(\dffre_ai_d[13]_input_1_0 ),
        .Q(\dffre_ai_d[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li118_li118  (
        .in({
            \lut_$abc$22685$li118_li118_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li118_li118_input_0_0 
         }),
        .out(\lut_$abc$22685$li118_li118_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[14]  (
        .C(\dffre_ai_ddd[14]_clock_0_0 ),
        .D(\dffre_ai_ddd[14]_input_0_0 ),
        .E(\dffre_ai_ddd[14]_input_2_0 ),
        .R(\dffre_ai_ddd[14]_input_1_0 ),
        .Q(\dffre_ai_ddd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$abc$22685$li445_li445  (
        .in({
            1'b0,
            \lut_$abc$22685$li445_li445_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li445_li445_input_0_1 ,
            \lut_$abc$22685$li445_li445_input_0_0 
         }),
        .out(\lut_$abc$22685$li445_li445_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[35]  (
        .C(\dffre_pi[35]_clock_0_0 ),
        .D(\dffre_pi[35]_input_0_0 ),
        .E(\dffre_pi[35]_input_2_0 ),
        .R(\dffre_pi[35]_input_1_0 ),
        .Q(\dffre_pi[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li071_li071  (
        .in({
            \lut_$abc$22685$li071_li071_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li071_li071_input_0_0 
         }),
        .out(\lut_$abc$22685$li071_li071_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[7]  (
        .C(\dffre_ai_d[7]_clock_0_0 ),
        .D(\dffre_ai_d[7]_input_0_0 ),
        .E(\dffre_ai_d[7]_input_2_0 ),
        .R(\dffre_ai_d[7]_input_1_0 ),
        .Q(\dffre_ai_d[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li091_li091  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li091_li091_input_0_2 ,
            \lut_$abc$22685$li091_li091_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li091_li091_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[7]  (
        .C(\dffre_ai_dd[7]_clock_0_0 ),
        .D(\dffre_ai_dd[7]_input_0_0 ),
        .E(\dffre_ai_dd[7]_input_2_0 ),
        .R(\dffre_ai_dd[7]_input_1_0 ),
        .Q(\dffre_ai_dd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li111_li111  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li111_li111_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li111_li111_input_0_0 
         }),
        .out(\lut_$abc$22685$li111_li111_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[7]  (
        .C(\dffre_ai_ddd[7]_clock_0_0 ),
        .D(\dffre_ai_ddd[7]_input_0_0 ),
        .E(\dffre_ai_ddd[7]_input_2_0 ),
        .R(\dffre_ai_ddd[7]_input_1_0 ),
        .Q(\dffre_ai_ddd[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110000110100101000111100101101010000111000011110111100011110000)
    ) \lut_$abc$44827$new_new_n1753__  (
        .in({
            \lut_$abc$44827$new_new_n1753___input_0_5 ,
            \lut_$abc$44827$new_new_n1753___input_0_4 ,
            \lut_$abc$44827$new_new_n1753___input_0_3 ,
            \lut_$abc$44827$new_new_n1753___input_0_2 ,
            \lut_$abc$44827$new_new_n1753___input_0_1 ,
            \lut_$abc$44827$new_new_n1753___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1753___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li412_li412  (
        .in({
            \lut_$abc$22685$li412_li412_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li412_li412_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li412_li412_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[2]  (
        .C(\dffre_pi[2]_clock_0_0 ),
        .D(\dffre_pi[2]_input_0_0 ),
        .E(\dffre_pi[2]_input_2_0 ),
        .R(\dffre_pi[2]_input_1_0 ),
        .Q(\dffre_pi[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$abc$22685$li410_li410  (
        .in({
            \lut_$abc$22685$li410_li410_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li410_li410_input_0_1 ,
            \lut_$abc$22685$li410_li410_input_0_0 
         }),
        .out(\lut_$abc$22685$li410_li410_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[0]  (
        .C(\dffre_pi[0]_clock_0_0 ),
        .D(\dffre_pi[0]_input_0_0 ),
        .E(\dffre_pi[0]_input_2_0 ),
        .R(\dffre_pi[0]_input_1_0 ),
        .Q(\dffre_pi[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100101100000000001011010)
    ) \lut_$abc$22685$li411_li411  (
        .in({
            \lut_$abc$22685$li411_li411_input_0_4 ,
            \lut_$abc$22685$li411_li411_input_0_3 ,
            \lut_$abc$22685$li411_li411_input_0_2 ,
            \lut_$abc$22685$li411_li411_input_0_1 ,
            \lut_$abc$22685$li411_li411_input_0_0 
         }),
        .out(\lut_$abc$22685$li411_li411_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[1]  (
        .C(\dffre_pi[1]_clock_0_0 ),
        .D(\dffre_pi[1]_input_0_0 ),
        .E(\dffre_pi[1]_input_2_0 ),
        .R(\dffre_pi[1]_input_1_0 ),
        .Q(\dffre_pi[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li107_li107  (
        .in({
            \lut_$abc$22685$li107_li107_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li107_li107_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li107_li107_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[3]  (
        .C(\dffre_ai_ddd[3]_clock_0_0 ),
        .D(\dffre_ai_ddd[3]_input_0_0 ),
        .E(\dffre_ai_ddd[3]_input_2_0 ),
        .R(\dffre_ai_ddd[3]_input_1_0 ),
        .Q(\dffre_ai_ddd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li110_li110  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li110_li110_input_0_1 ,
            \lut_$abc$22685$li110_li110_input_0_0 
         }),
        .out(\lut_$abc$22685$li110_li110_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[6]  (
        .C(\dffre_ai_ddd[6]_clock_0_0 ),
        .D(\dffre_ai_ddd[6]_input_0_0 ),
        .E(\dffre_ai_ddd[6]_input_2_0 ),
        .R(\dffre_ai_ddd[6]_input_1_0 ),
        .Q(\dffre_ai_ddd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li087_li087  (
        .in({
            \lut_$abc$22685$li087_li087_input_0_4 ,
            \lut_$abc$22685$li087_li087_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li087_li087_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[3]  (
        .C(\dffre_ai_dd[3]_clock_0_0 ),
        .D(\dffre_ai_dd[3]_input_0_0 ),
        .E(\dffre_ai_dd[3]_input_2_0 ),
        .R(\dffre_ai_dd[3]_input_1_0 ),
        .Q(\dffre_ai_dd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li067_li067  (
        .in({
            1'b0,
            \lut_$abc$22685$li067_li067_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li067_li067_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li067_li067_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[3]  (
        .C(\dffre_ai_d[3]_clock_0_0 ),
        .D(\dffre_ai_d[3]_input_0_0 ),
        .E(\dffre_ai_d[3]_input_2_0 ),
        .R(\dffre_ai_d[3]_input_1_0 ),
        .Q(\dffre_ai_d[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li134_li134  (
        .in({
            1'b0,
            \lut_$abc$22685$li134_li134_input_0_3 ,
            \lut_$abc$22685$li134_li134_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li134_li134_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[10]  (
        .C(\dffre_ai_dddd[10]_clock_0_0 ),
        .D(\dffre_ai_dddd[10]_input_0_0 ),
        .E(\dffre_ai_dddd[10]_input_2_0 ),
        .R(\dffre_ai_dddd[10]_input_1_0 ),
        .Q(\dffre_ai_dddd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li133_li133  (
        .in({
            \lut_$abc$22685$li133_li133_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li133_li133_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li133_li133_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[9]  (
        .C(\dffre_ai_dddd[9]_clock_0_0 ),
        .D(\dffre_ai_dddd[9]_input_0_0 ),
        .E(\dffre_ai_dddd[9]_input_2_0 ),
        .R(\dffre_ai_dddd[9]_input_1_0 ),
        .Q(\dffre_ai_dddd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000001)
    ) \lut_$abc$22685$li432_li432  (
        .in({
            \lut_$abc$22685$li432_li432_input_0_4 ,
            \lut_$abc$22685$li432_li432_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li432_li432_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li432_li432_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[22]  (
        .C(\dffre_pi[22]_clock_0_0 ),
        .D(\dffre_pi[22]_input_0_0 ),
        .E(\dffre_pi[22]_input_2_0 ),
        .R(\dffre_pi[22]_input_1_0 ),
        .Q(\dffre_pi[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_$abc$22685$li430_li430  (
        .in({
            1'b0,
            \lut_$abc$22685$li430_li430_input_0_3 ,
            \lut_$abc$22685$li430_li430_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li430_li430_input_0_0 
         }),
        .out(\lut_$abc$22685$li430_li430_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[20]  (
        .C(\dffre_pi[20]_clock_0_0 ),
        .D(\dffre_pi[20]_input_0_0 ),
        .E(\dffre_pi[20]_input_2_0 ),
        .R(\dffre_pi[20]_input_1_0 ),
        .Q(\dffre_pi[20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000100000100010100011100010101110001000001000101110111010111011)
    ) \lut_$abc$44827$new_new_n1311__  (
        .in({
            \lut_$abc$44827$new_new_n1311___input_0_5 ,
            \lut_$abc$44827$new_new_n1311___input_0_4 ,
            \lut_$abc$44827$new_new_n1311___input_0_3 ,
            \lut_$abc$44827$new_new_n1311___input_0_2 ,
            \lut_$abc$44827$new_new_n1311___input_0_1 ,
            \lut_$abc$44827$new_new_n1311___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1311___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100001000100100001001000010010)
    ) \lut_$abc$22685$li353_li353  (
        .in({
            \lut_$abc$22685$li353_li353_input_0_4 ,
            \lut_$abc$22685$li353_li353_input_0_3 ,
            \lut_$abc$22685$li353_li353_input_0_2 ,
            \lut_$abc$22685$li353_li353_input_0_1 ,
            \lut_$abc$22685$li353_li353_input_0_0 
         }),
        .out(\lut_$abc$22685$li353_li353_output_0_0 )
    );

    dffre #(
    ) \dffre_common[21]  (
        .C(\dffre_common[21]_clock_0_0 ),
        .D(\dffre_common[21]_input_0_0 ),
        .E(\dffre_common[21]_input_2_0 ),
        .R(\dffre_common[21]_input_1_0 ),
        .Q(\dffre_common[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$22685$li352_li352  (
        .in({
            \lut_$abc$22685$li352_li352_input_0_4 ,
            \lut_$abc$22685$li352_li352_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li352_li352_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li352_li352_output_0_0 )
    );

    dffre #(
    ) \dffre_common[20]  (
        .C(\dffre_common[20]_clock_0_0 ),
        .D(\dffre_common[20]_input_0_0 ),
        .E(\dffre_common[20]_input_2_0 ),
        .R(\dffre_common[20]_input_1_0 ),
        .Q(\dffre_common[20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001100110011001100101100110011010010110011001100110011001100110)
    ) \lut_$abc$44827$new_new_n1662__  (
        .in({
            \lut_$abc$44827$new_new_n1662___input_0_5 ,
            \lut_$abc$44827$new_new_n1662___input_0_4 ,
            \lut_$abc$44827$new_new_n1662___input_0_3 ,
            \lut_$abc$44827$new_new_n1662___input_0_2 ,
            \lut_$abc$44827$new_new_n1662___input_0_1 ,
            \lut_$abc$44827$new_new_n1662___input_0_0 
         }),
        .out(\lut_$abc$44827$new_new_n1662___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000001)
    ) \lut_$abc$22685$li355_li355  (
        .in({
            \lut_$abc$22685$li355_li355_input_0_4 ,
            \lut_$abc$22685$li355_li355_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li355_li355_input_0_1 ,
            \lut_$abc$22685$li355_li355_input_0_0 
         }),
        .out(\lut_$abc$22685$li355_li355_output_0_0 )
    );

    dffre #(
    ) \dffre_common[23]  (
        .C(\dffre_common[23]_clock_0_0 ),
        .D(\dffre_common[23]_input_0_0 ),
        .E(\dffre_common[23]_input_2_0 ),
        .R(\dffre_common[23]_input_1_0 ),
        .Q(\dffre_common[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li354_li354  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li354_li354_input_0_2 ,
            \lut_$abc$22685$li354_li354_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li354_li354_output_0_0 )
    );

    dffre #(
    ) \dffre_common[22]  (
        .C(\dffre_common[22]_clock_0_0 ),
        .D(\dffre_common[22]_input_0_0 ),
        .E(\dffre_common[22]_input_2_0 ),
        .R(\dffre_common[22]_input_1_0 ),
        .Q(\dffre_common[22]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000010110100001011010100101111010010)
    ) \lut_$abc$22685$li356_li356  (
        .in({
            \lut_$abc$22685$li356_li356_input_0_5 ,
            \lut_$abc$22685$li356_li356_input_0_4 ,
            \lut_$abc$22685$li356_li356_input_0_3 ,
            \lut_$abc$22685$li356_li356_input_0_2 ,
            \lut_$abc$22685$li356_li356_input_0_1 ,
            \lut_$abc$22685$li356_li356_input_0_0 
         }),
        .out(\lut_$abc$22685$li356_li356_output_0_0 )
    );

    dffre #(
    ) \dffre_common[24]  (
        .C(\dffre_common[24]_clock_0_0 ),
        .D(\dffre_common[24]_input_0_0 ),
        .E(\dffre_common[24]_input_2_0 ),
        .R(\dffre_common[24]_input_1_0 ),
        .Q(\dffre_common[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li234_li234  (
        .in({
            1'b0,
            \lut_$abc$22685$li234_li234_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li234_li234_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li234_li234_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[10]  (
        .C(\dffre_bi_d[10]_clock_0_0 ),
        .D(\dffre_bi_d[10]_input_0_0 ),
        .E(\dffre_bi_d[10]_input_2_0 ),
        .R(\dffre_bi_d[10]_input_1_0 ),
        .Q(\dffre_bi_d[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li233_li233  (
        .in({
            1'b0,
            \lut_$abc$22685$li233_li233_input_0_3 ,
            \lut_$abc$22685$li233_li233_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li233_li233_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[9]  (
        .C(\dffre_bi_d[9]_clock_0_0 ),
        .D(\dffre_bi_d[9]_input_0_0 ),
        .E(\dffre_bi_d[9]_input_2_0 ),
        .R(\dffre_bi_d[9]_input_1_0 ),
        .Q(\dffre_bi_d[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li225_li225  (
        .in({
            1'b0,
            \lut_$abc$22685$li225_li225_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li225_li225_input_0_0 
         }),
        .out(\lut_$abc$22685$li225_li225_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[1]  (
        .C(\dffre_bi_d[1]_clock_0_0 ),
        .D(\dffre_bi_d[1]_input_0_0 ),
        .E(\dffre_bi_d[1]_input_2_0 ),
        .R(\dffre_bi_d[1]_input_1_0 ),
        .Q(\dffre_bi_d[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li224_li224  (
        .in({
            1'b0,
            \lut_$abc$22685$li224_li224_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li224_li224_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li224_li224_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[0]  (
        .C(\dffre_bi_d[0]_clock_0_0 ),
        .D(\dffre_bi_d[0]_input_0_0 ),
        .E(\dffre_bi_d[0]_input_2_0 ),
        .R(\dffre_bi_d[0]_input_1_0 ),
        .Q(\dffre_bi_d[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010110010000000000100110100000000010011010000000010110010)
    ) \lut_$abc$22685$li414_li414  (
        .in({
            \lut_$abc$22685$li414_li414_input_0_5 ,
            \lut_$abc$22685$li414_li414_input_0_4 ,
            \lut_$abc$22685$li414_li414_input_0_3 ,
            \lut_$abc$22685$li414_li414_input_0_2 ,
            \lut_$abc$22685$li414_li414_input_0_1 ,
            \lut_$abc$22685$li414_li414_input_0_0 
         }),
        .out(\lut_$abc$22685$li414_li414_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[4]  (
        .C(\dffre_pi[4]_clock_0_0 ),
        .D(\dffre_pi[4]_input_0_0 ),
        .E(\dffre_pi[4]_input_2_0 ),
        .R(\dffre_pi[4]_input_1_0 ),
        .Q(\dffre_pi[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li372_li372  (
        .in({
            1'b0,
            \lut_$abc$22685$li372_li372_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li372_li372_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li372_li372_output_0_0 )
    );

    dffre #(
    ) \dffre_commonr2[3]  (
        .C(\dffre_commonr2[3]_clock_0_0 ),
        .D(\dffre_commonr2[3]_input_0_0 ),
        .E(\dffre_commonr2[3]_input_2_0 ),
        .R(\dffre_commonr2[3]_input_1_0 ),
        .Q(\dffre_commonr2[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li335_li335  (
        .in({
            1'b0,
            \lut_$abc$22685$li335_li335_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li335_li335_input_0_0 
         }),
        .out(\lut_$abc$22685$li335_li335_output_0_0 )
    );

    dffre #(
    ) \dffre_common[3]  (
        .C(\dffre_common[3]_clock_0_0 ),
        .D(\dffre_common[3]_input_0_0 ),
        .E(\dffre_common[3]_input_2_0 ),
        .R(\dffre_common[3]_input_1_0 ),
        .Q(\dffre_common[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000001)
    ) \lut_$abc$22685$li413_li413  (
        .in({
            \lut_$abc$22685$li413_li413_input_0_4 ,
            \lut_$abc$22685$li413_li413_input_0_3 ,
            \lut_$abc$22685$li413_li413_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li413_li413_input_0_0 
         }),
        .out(\lut_$abc$22685$li413_li413_output_0_0 )
    );

    dffre #(
    ) \dffre_pi[3]  (
        .C(\dffre_pi[3]_clock_0_0 ),
        .D(\dffre_pi[3]_input_0_0 ),
        .E(\dffre_pi[3]_input_2_0 ),
        .R(\dffre_pi[3]_input_1_0 ),
        .Q(\dffre_pi[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li241_li241  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li241_li241_input_0_2 ,
            \lut_$abc$22685$li241_li241_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li241_li241_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[17]  (
        .C(\dffre_bi_d[17]_clock_0_0 ),
        .D(\dffre_bi_d[17]_input_0_0 ),
        .E(\dffre_bi_d[17]_input_2_0 ),
        .R(\dffre_bi_d[17]_input_1_0 ),
        .Q(\dffre_bi_d[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011000001001)
    ) \lut_$abc$22685$li452_li452  (
        .in({
            1'b0,
            \lut_$abc$22685$li452_li452_input_0_3 ,
            \lut_$abc$22685$li452_li452_input_0_2 ,
            \lut_$abc$22685$li452_li452_input_0_1 ,
            \lut_$abc$22685$li452_li452_input_0_0 
         }),
        .out(\lut_$abc$22685$li452_li452_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[3]  (
        .C(\dffre_pr[3]_clock_0_0 ),
        .D(\dffre_pr[3]_input_0_0 ),
        .E(\dffre_pr[3]_input_2_0 ),
        .R(\dffre_pr[3]_input_1_0 ),
        .Q(\dffre_pr[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li257_li257  (
        .in({
            \lut_$abc$22685$li257_li257_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li257_li257_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li257_li257_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[15]  (
        .C(\dffre_bi_dd[15]_clock_0_0 ),
        .D(\dffre_bi_dd[15]_input_0_0 ),
        .E(\dffre_bi_dd[15]_input_2_0 ),
        .R(\dffre_bi_dd[15]_input_1_0 ),
        .Q(\dffre_bi_dd[15]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010010011000000000110110000000000110010010000000000110110)
    ) \lut_$abc$22685$li453_li453  (
        .in({
            \lut_$abc$22685$li453_li453_input_0_5 ,
            \lut_$abc$22685$li453_li453_input_0_4 ,
            \lut_$abc$22685$li453_li453_input_0_3 ,
            \lut_$abc$22685$li453_li453_input_0_2 ,
            \lut_$abc$22685$li453_li453_input_0_1 ,
            \lut_$abc$22685$li453_li453_input_0_0 
         }),
        .out(\lut_$abc$22685$li453_li453_output_0_0 )
    );

    dffre #(
    ) \dffre_pr[4]  (
        .C(\dffre_pr[4]_clock_0_0 ),
        .D(\dffre_pr[4]_input_0_0 ),
        .E(\dffre_pr[4]_input_2_0 ),
        .R(\dffre_pr[4]_input_1_0 ),
        .Q(\dffre_pr[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li258_li258  (
        .in({
            \lut_$abc$22685$li258_li258_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li258_li258_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li258_li258_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_dd[16]  (
        .C(\dffre_bi_dd[16]_clock_0_0 ),
        .D(\dffre_bi_dd[16]_input_0_0 ),
        .E(\dffre_bi_dd[16]_input_2_0 ),
        .R(\dffre_bi_dd[16]_input_1_0 ),
        .Q(\dffre_bi_dd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li239_li239  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li239_li239_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li239_li239_input_0_0 
         }),
        .out(\lut_$abc$22685$li239_li239_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[15]  (
        .C(\dffre_bi_d[15]_clock_0_0 ),
        .D(\dffre_bi_d[15]_input_0_0 ),
        .E(\dffre_bi_d[15]_input_2_0 ),
        .R(\dffre_bi_d[15]_input_1_0 ),
        .Q(\dffre_bi_d[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li240_li240  (
        .in({
            \lut_$abc$22685$li240_li240_input_0_4 ,
            \lut_$abc$22685$li240_li240_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li240_li240_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[16]  (
        .C(\dffre_bi_d[16]_clock_0_0 ),
        .D(\dffre_bi_d[16]_input_0_0 ),
        .E(\dffre_bi_d[16]_input_2_0 ),
        .R(\dffre_bi_d[16]_input_1_0 ),
        .Q(\dffre_bi_d[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li332_li332  (
        .in({
            1'b0,
            \lut_$abc$22685$li332_li332_input_0_3 ,
            \lut_$abc$22685$li332_li332_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li332_li332_output_0_0 )
    );

    dffre #(
    ) \dffre_common[0]  (
        .C(\dffre_common[0]_clock_0_0 ),
        .D(\dffre_common[0]_input_0_0 ),
        .E(\dffre_common[0]_input_2_0 ),
        .R(\dffre_common[0]_input_1_0 ),
        .Q(\dffre_common[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li333_li333  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li333_li333_input_0_1 ,
            \lut_$abc$22685$li333_li333_input_0_0 
         }),
        .out(\lut_$abc$22685$li333_li333_output_0_0 )
    );

    dffre #(
    ) \dffre_common[1]  (
        .C(\dffre_common[1]_clock_0_0 ),
        .D(\dffre_common[1]_input_0_0 ),
        .E(\dffre_common[1]_input_2_0 ),
        .R(\dffre_common[1]_input_1_0 ),
        .Q(\dffre_common[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li334_li334  (
        .in({
            \lut_$abc$22685$li334_li334_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li334_li334_input_0_0 
         }),
        .out(\lut_$abc$22685$li334_li334_output_0_0 )
    );

    dffre #(
    ) \dffre_common[2]  (
        .C(\dffre_common[2]_clock_0_0 ),
        .D(\dffre_common[2]_input_0_0 ),
        .E(\dffre_common[2]_input_2_0 ),
        .R(\dffre_common[2]_input_1_0 ),
        .Q(\dffre_common[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[0]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_2 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li314_li314  (
        .in({
            1'b0,
            \lut_$abc$22685$li314_li314_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li314_li314_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li314_li314_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[0]  (
        .C(\dffre_br_ddd[0]_clock_0_0 ),
        .D(\dffre_br_ddd[0]_input_0_0 ),
        .E(\dffre_br_ddd[0]_input_2_0 ),
        .R(\dffre_br_ddd[0]_input_1_0 ),
        .Q(\dffre_br_ddd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li260_li260  (
        .in({
            1'b0,
            \lut_$abc$22685$li260_li260_input_0_3 ,
            \lut_$abc$22685$li260_li260_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li260_li260_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[0]  (
        .C(\dffre_bi_ddd[0]_clock_0_0 ),
        .D(\dffre_bi_ddd[0]_input_0_0 ),
        .E(\dffre_bi_ddd[0]_input_2_0 ),
        .R(\dffre_bi_ddd[0]_input_1_0 ),
        .Q(\dffre_bi_ddd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li296_li296  (
        .in({
            1'b0,
            \lut_$abc$22685$li296_li296_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li296_li296_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li296_li296_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[0]  (
        .C(\dffre_br_dd[0]_clock_0_0 ),
        .D(\dffre_br_dd[0]_input_0_0 ),
        .E(\dffre_br_dd[0]_input_2_0 ),
        .R(\dffre_br_dd[0]_input_1_0 ),
        .Q(\dffre_br_dd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li278_li278  (
        .in({
            1'b0,
            \lut_$abc$22685$li278_li278_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li278_li278_input_0_0 
         }),
        .out(\lut_$abc$22685$li278_li278_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[0]  (
        .C(\dffre_br_d[0]_clock_0_0 ),
        .D(\dffre_br_d[0]_input_0_0 ),
        .E(\dffre_br_d[0]_input_2_0 ),
        .R(\dffre_br_d[0]_input_1_0 ),
        .Q(\dffre_br_d[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[1]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li315_li315  (
        .in({
            1'b0,
            \lut_$abc$22685$li315_li315_input_0_3 ,
            \lut_$abc$22685$li315_li315_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li315_li315_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[1]  (
        .C(\dffre_br_ddd[1]_clock_0_0 ),
        .D(\dffre_br_ddd[1]_input_0_0 ),
        .E(\dffre_br_ddd[1]_input_2_0 ),
        .R(\dffre_br_ddd[1]_input_1_0 ),
        .Q(\dffre_br_ddd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li261_li261  (
        .in({
            \lut_$abc$22685$li261_li261_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li261_li261_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li261_li261_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[1]  (
        .C(\dffre_bi_ddd[1]_clock_0_0 ),
        .D(\dffre_bi_ddd[1]_input_0_0 ),
        .E(\dffre_bi_ddd[1]_input_2_0 ),
        .R(\dffre_bi_ddd[1]_input_1_0 ),
        .Q(\dffre_bi_ddd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li279_li279  (
        .in({
            \lut_$abc$22685$li279_li279_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li279_li279_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li279_li279_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[1]  (
        .C(\dffre_br_d[1]_clock_0_0 ),
        .D(\dffre_br_d[1]_input_0_0 ),
        .E(\dffre_br_d[1]_input_2_0 ),
        .R(\dffre_br_d[1]_input_1_0 ),
        .Q(\dffre_br_d[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li297_li297  (
        .in({
            1'b0,
            \lut_$abc$22685$li297_li297_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li297_li297_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li297_li297_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[1]  (
        .C(\dffre_br_dd[1]_clock_0_0 ),
        .D(\dffre_br_dd[1]_input_0_0 ),
        .E(\dffre_br_dd[1]_input_2_0 ),
        .R(\dffre_br_dd[1]_input_1_0 ),
        .Q(\dffre_br_dd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li316_li316  (
        .in({
            \lut_$abc$22685$li316_li316_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li316_li316_input_0_0 
         }),
        .out(\lut_$abc$22685$li316_li316_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[2]  (
        .C(\dffre_br_ddd[2]_clock_0_0 ),
        .D(\dffre_br_ddd[2]_input_0_0 ),
        .E(\dffre_br_ddd[2]_input_2_0 ),
        .R(\dffre_br_ddd[2]_input_1_0 ),
        .Q(\dffre_br_ddd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[2]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li262_li262  (
        .in({
            \lut_$abc$22685$li262_li262_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li262_li262_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li262_li262_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[2]  (
        .C(\dffre_bi_ddd[2]_clock_0_0 ),
        .D(\dffre_bi_ddd[2]_input_0_0 ),
        .E(\dffre_bi_ddd[2]_input_2_0 ),
        .R(\dffre_bi_ddd[2]_input_1_0 ),
        .Q(\dffre_bi_ddd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li298_li298  (
        .in({
            1'b0,
            \lut_$abc$22685$li298_li298_input_0_3 ,
            \lut_$abc$22685$li298_li298_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li298_li298_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[2]  (
        .C(\dffre_br_dd[2]_clock_0_0 ),
        .D(\dffre_br_dd[2]_input_0_0 ),
        .E(\dffre_br_dd[2]_input_2_0 ),
        .R(\dffre_br_dd[2]_input_1_0 ),
        .Q(\dffre_br_dd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li280_li280  (
        .in({
            1'b0,
            \lut_$abc$22685$li280_li280_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li280_li280_input_0_0 
         }),
        .out(\lut_$abc$22685$li280_li280_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[2]  (
        .C(\dffre_br_d[2]_clock_0_0 ),
        .D(\dffre_br_d[2]_input_0_0 ),
        .E(\dffre_br_d[2]_input_2_0 ),
        .R(\dffre_br_d[2]_input_1_0 ),
        .Q(\dffre_br_d[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[3]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li084_li084  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li084_li084_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li084_li084_input_0_0 
         }),
        .out(\lut_$abc$22685$li084_li084_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[0]  (
        .C(\dffre_ai_dd[0]_clock_0_0 ),
        .D(\dffre_ai_dd[0]_input_0_0 ),
        .E(\dffre_ai_dd[0]_input_2_0 ),
        .R(\dffre_ai_dd[0]_input_1_0 ),
        .Q(\dffre_ai_dd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li064_li064  (
        .in({
            \lut_$abc$22685$li064_li064_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li064_li064_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li064_li064_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[0]  (
        .C(\dffre_ai_d[0]_clock_0_0 ),
        .D(\dffre_ai_d[0]_input_0_0 ),
        .E(\dffre_ai_d[0]_input_2_0 ),
        .R(\dffre_ai_d[0]_input_1_0 ),
        .Q(\dffre_ai_d[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li104_li104  (
        .in({
            \lut_$abc$22685$li104_li104_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li104_li104_input_0_0 
         }),
        .out(\lut_$abc$22685$li104_li104_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[0]  (
        .C(\dffre_ai_ddd[0]_clock_0_0 ),
        .D(\dffre_ai_ddd[0]_input_0_0 ),
        .E(\dffre_ai_ddd[0]_input_2_0 ),
        .R(\dffre_ai_ddd[0]_input_1_0 ),
        .Q(\dffre_ai_ddd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li106_li106  (
        .in({
            \lut_$abc$22685$li106_li106_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li106_li106_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li106_li106_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[2]  (
        .C(\dffre_ai_ddd[2]_clock_0_0 ),
        .D(\dffre_ai_ddd[2]_input_0_0 ),
        .E(\dffre_ai_ddd[2]_input_2_0 ),
        .R(\dffre_ai_ddd[2]_input_1_0 ),
        .Q(\dffre_ai_ddd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li086_li086  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li086_li086_input_0_2 ,
            \lut_$abc$22685$li086_li086_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li086_li086_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[2]  (
        .C(\dffre_ai_dd[2]_clock_0_0 ),
        .D(\dffre_ai_dd[2]_input_0_0 ),
        .E(\dffre_ai_dd[2]_input_2_0 ),
        .R(\dffre_ai_dd[2]_input_1_0 ),
        .Q(\dffre_ai_dd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li066_li066  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li066_li066_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li066_li066_input_0_0 
         }),
        .out(\lut_$abc$22685$li066_li066_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[2]  (
        .C(\dffre_ai_d[2]_clock_0_0 ),
        .D(\dffre_ai_d[2]_input_0_0 ),
        .E(\dffre_ai_d[2]_input_2_0 ),
        .R(\dffre_ai_d[2]_input_1_0 ),
        .Q(\dffre_ai_d[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li105_li105  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li105_li105_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li105_li105_input_0_0 
         }),
        .out(\lut_$abc$22685$li105_li105_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[1]  (
        .C(\dffre_ai_ddd[1]_clock_0_0 ),
        .D(\dffre_ai_ddd[1]_input_0_0 ),
        .E(\dffre_ai_ddd[1]_input_2_0 ),
        .R(\dffre_ai_ddd[1]_input_1_0 ),
        .Q(\dffre_ai_ddd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li085_li085  (
        .in({
            1'b0,
            \lut_$abc$22685$li085_li085_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li085_li085_input_0_0 
         }),
        .out(\lut_$abc$22685$li085_li085_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[1]  (
        .C(\dffre_ai_dd[1]_clock_0_0 ),
        .D(\dffre_ai_dd[1]_input_0_0 ),
        .E(\dffre_ai_dd[1]_input_2_0 ),
        .R(\dffre_ai_dd[1]_input_1_0 ),
        .Q(\dffre_ai_dd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li116_li116  (
        .in({
            \lut_$abc$22685$li116_li116_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li116_li116_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li116_li116_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[12]  (
        .C(\dffre_ai_ddd[12]_clock_0_0 ),
        .D(\dffre_ai_ddd[12]_input_0_0 ),
        .E(\dffre_ai_ddd[12]_input_2_0 ),
        .R(\dffre_ai_ddd[12]_input_1_0 ),
        .Q(\dffre_ai_ddd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li065_li065  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li065_li065_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li065_li065_input_0_0 
         }),
        .out(\lut_$abc$22685$li065_li065_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[1]  (
        .C(\dffre_ai_d[1]_clock_0_0 ),
        .D(\dffre_ai_d[1]_input_0_0 ),
        .E(\dffre_ai_d[1]_input_2_0 ),
        .R(\dffre_ai_d[1]_input_1_0 ),
        .Q(\dffre_ai_d[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li076_li076  (
        .in({
            \lut_$abc$22685$li076_li076_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li076_li076_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li076_li076_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[12]  (
        .C(\dffre_ai_d[12]_clock_0_0 ),
        .D(\dffre_ai_d[12]_input_0_0 ),
        .E(\dffre_ai_d[12]_input_2_0 ),
        .R(\dffre_ai_d[12]_input_1_0 ),
        .Q(\dffre_ai_d[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li096_li096  (
        .in({
            1'b0,
            \lut_$abc$22685$li096_li096_input_0_3 ,
            \lut_$abc$22685$li096_li096_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li096_li096_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[12]  (
        .C(\dffre_ai_dd[12]_clock_0_0 ),
        .D(\dffre_ai_dd[12]_input_0_0 ),
        .E(\dffre_ai_dd[12]_input_2_0 ),
        .R(\dffre_ai_dd[12]_input_1_0 ),
        .Q(\dffre_ai_dd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li108_li108  (
        .in({
            \lut_$abc$22685$li108_li108_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li108_li108_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li108_li108_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[4]  (
        .C(\dffre_ai_ddd[4]_clock_0_0 ),
        .D(\dffre_ai_ddd[4]_input_0_0 ),
        .E(\dffre_ai_ddd[4]_input_2_0 ),
        .R(\dffre_ai_ddd[4]_input_1_0 ),
        .Q(\dffre_ai_ddd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li088_li088  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li088_li088_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li088_li088_input_0_0 
         }),
        .out(\lut_$abc$22685$li088_li088_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[4]  (
        .C(\dffre_ai_dd[4]_clock_0_0 ),
        .D(\dffre_ai_dd[4]_input_0_0 ),
        .E(\dffre_ai_dd[4]_input_2_0 ),
        .R(\dffre_ai_dd[4]_input_1_0 ),
        .Q(\dffre_ai_dd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li068_li068  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li068_li068_input_0_1 ,
            \lut_$abc$22685$li068_li068_input_0_0 
         }),
        .out(\lut_$abc$22685$li068_li068_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[4]  (
        .C(\dffre_ai_d[4]_clock_0_0 ),
        .D(\dffre_ai_d[4]_input_0_0 ),
        .E(\dffre_ai_d[4]_input_2_0 ),
        .R(\dffre_ai_d[4]_input_1_0 ),
        .Q(\dffre_ai_d[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li114_li114  (
        .in({
            \lut_$abc$22685$li114_li114_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li114_li114_input_0_0 
         }),
        .out(\lut_$abc$22685$li114_li114_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[10]  (
        .C(\dffre_ai_ddd[10]_clock_0_0 ),
        .D(\dffre_ai_ddd[10]_input_0_0 ),
        .E(\dffre_ai_ddd[10]_input_2_0 ),
        .R(\dffre_ai_ddd[10]_input_1_0 ),
        .Q(\dffre_ai_ddd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li092_li092  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li092_li092_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li092_li092_input_0_0 
         }),
        .out(\lut_$abc$22685$li092_li092_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[8]  (
        .C(\dffre_ai_dd[8]_clock_0_0 ),
        .D(\dffre_ai_dd[8]_input_0_0 ),
        .E(\dffre_ai_dd[8]_input_2_0 ),
        .R(\dffre_ai_dd[8]_input_1_0 ),
        .Q(\dffre_ai_dd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li072_li072  (
        .in({
            \lut_$abc$22685$li072_li072_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li072_li072_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li072_li072_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[8]  (
        .C(\dffre_ai_d[8]_clock_0_0 ),
        .D(\dffre_ai_d[8]_input_0_0 ),
        .E(\dffre_ai_d[8]_input_2_0 ),
        .R(\dffre_ai_d[8]_input_1_0 ),
        .Q(\dffre_ai_d[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li112_li112  (
        .in({
            \lut_$abc$22685$li112_li112_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li112_li112_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li112_li112_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[8]  (
        .C(\dffre_ai_ddd[8]_clock_0_0 ),
        .D(\dffre_ai_ddd[8]_input_0_0 ),
        .E(\dffre_ai_ddd[8]_input_2_0 ),
        .R(\dffre_ai_ddd[8]_input_1_0 ),
        .Q(\dffre_ai_ddd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li132_li132  (
        .in({
            \lut_$abc$22685$li132_li132_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li132_li132_input_0_0 
         }),
        .out(\lut_$abc$22685$li132_li132_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[8]  (
        .C(\dffre_ai_dddd[8]_clock_0_0 ),
        .D(\dffre_ai_dddd[8]_input_0_0 ),
        .E(\dffre_ai_dddd[8]_input_2_0 ),
        .R(\dffre_ai_dddd[8]_input_1_0 ),
        .Q(\dffre_ai_dddd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li178_li178  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li178_li178_input_0_1 ,
            \lut_$abc$22685$li178_li178_input_0_0 
         }),
        .out(\lut_$abc$22685$li178_li178_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[14]  (
        .C(\dffre_ar_dd[14]_clock_0_0 ),
        .D(\dffre_ar_dd[14]_input_0_0 ),
        .E(\dffre_ar_dd[14]_input_2_0 ),
        .R(\dffre_ar_dd[14]_input_1_0 ),
        .Q(\dffre_ar_dd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li158_li158  (
        .in({
            1'b0,
            \lut_$abc$22685$li158_li158_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li158_li158_input_0_0 
         }),
        .out(\lut_$abc$22685$li158_li158_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[14]  (
        .C(\dffre_ar_d[14]_clock_0_0 ),
        .D(\dffre_ar_d[14]_input_0_0 ),
        .E(\dffre_ar_d[14]_input_2_0 ),
        .R(\dffre_ar_d[14]_input_1_0 ),
        .Q(\dffre_ar_d[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li198_li198  (
        .in({
            \lut_$abc$22685$li198_li198_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li198_li198_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li198_li198_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[14]  (
        .C(\dffre_ar_ddd[14]_clock_0_0 ),
        .D(\dffre_ar_ddd[14]_input_0_0 ),
        .E(\dffre_ar_ddd[14]_input_2_0 ),
        .R(\dffre_ar_ddd[14]_input_1_0 ),
        .Q(\dffre_ar_ddd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li218_li218  (
        .in({
            \lut_$abc$22685$li218_li218_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li218_li218_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li218_li218_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[14]  (
        .C(\dffre_ar_dddd[14]_clock_0_0 ),
        .D(\dffre_ar_dddd[14]_input_0_0 ),
        .E(\dffre_ar_dddd[14]_input_2_0 ),
        .R(\dffre_ar_dddd[14]_input_1_0 ),
        .Q(\dffre_ar_dddd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li197_li197  (
        .in({
            \lut_$abc$22685$li197_li197_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li197_li197_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li197_li197_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[13]  (
        .C(\dffre_ar_ddd[13]_clock_0_0 ),
        .D(\dffre_ar_ddd[13]_input_0_0 ),
        .E(\dffre_ar_ddd[13]_input_2_0 ),
        .R(\dffre_ar_ddd[13]_input_1_0 ),
        .Q(\dffre_ar_ddd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li217_li217  (
        .in({
            1'b0,
            \lut_$abc$22685$li217_li217_input_0_3 ,
            \lut_$abc$22685$li217_li217_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li217_li217_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[13]  (
        .C(\dffre_ar_dddd[13]_clock_0_0 ),
        .D(\dffre_ar_dddd[13]_input_0_0 ),
        .E(\dffre_ar_dddd[13]_input_2_0 ),
        .R(\dffre_ar_dddd[13]_input_1_0 ),
        .Q(\dffre_ar_dddd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li157_li157  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li157_li157_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li157_li157_input_0_0 
         }),
        .out(\lut_$abc$22685$li157_li157_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[13]  (
        .C(\dffre_ar_d[13]_clock_0_0 ),
        .D(\dffre_ar_d[13]_input_0_0 ),
        .E(\dffre_ar_d[13]_input_2_0 ),
        .R(\dffre_ar_d[13]_input_1_0 ),
        .Q(\dffre_ar_d[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li177_li177  (
        .in({
            1'b0,
            \lut_$abc$22685$li177_li177_input_0_3 ,
            \lut_$abc$22685$li177_li177_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li177_li177_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[13]  (
        .C(\dffre_ar_dd[13]_clock_0_0 ),
        .D(\dffre_ar_dd[13]_input_0_0 ),
        .E(\dffre_ar_dd[13]_input_2_0 ),
        .R(\dffre_ar_dd[13]_input_1_0 ),
        .Q(\dffre_ar_dd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li219_li219  (
        .in({
            \lut_$abc$22685$li219_li219_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li219_li219_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li219_li219_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[15]  (
        .C(\dffre_ar_dddd[15]_clock_0_0 ),
        .D(\dffre_ar_dddd[15]_input_0_0 ),
        .E(\dffre_ar_dddd[15]_input_2_0 ),
        .R(\dffre_ar_dddd[15]_input_1_0 ),
        .Q(\dffre_ar_dddd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li199_li199  (
        .in({
            1'b0,
            \lut_$abc$22685$li199_li199_input_0_3 ,
            \lut_$abc$22685$li199_li199_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li199_li199_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[15]  (
        .C(\dffre_ar_ddd[15]_clock_0_0 ),
        .D(\dffre_ar_ddd[15]_input_0_0 ),
        .E(\dffre_ar_ddd[15]_input_2_0 ),
        .R(\dffre_ar_ddd[15]_input_1_0 ),
        .Q(\dffre_ar_ddd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li179_li179  (
        .in({
            1'b0,
            \lut_$abc$22685$li179_li179_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li179_li179_input_0_0 
         }),
        .out(\lut_$abc$22685$li179_li179_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[15]  (
        .C(\dffre_ar_dd[15]_clock_0_0 ),
        .D(\dffre_ar_dd[15]_input_0_0 ),
        .E(\dffre_ar_dd[15]_input_2_0 ),
        .R(\dffre_ar_dd[15]_input_1_0 ),
        .Q(\dffre_ar_dd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li173_li173  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li173_li173_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li173_li173_input_0_0 
         }),
        .out(\lut_$abc$22685$li173_li173_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[9]  (
        .C(\dffre_ar_dd[9]_clock_0_0 ),
        .D(\dffre_ar_dd[9]_input_0_0 ),
        .E(\dffre_ar_dd[9]_input_2_0 ),
        .R(\dffre_ar_dd[9]_input_1_0 ),
        .Q(\dffre_ar_dd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li093_li093  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li093_li093_input_0_1 ,
            \lut_$abc$22685$li093_li093_input_0_0 
         }),
        .out(\lut_$abc$22685$li093_li093_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[9]  (
        .C(\dffre_ai_dd[9]_clock_0_0 ),
        .D(\dffre_ai_dd[9]_input_0_0 ),
        .E(\dffre_ai_dd[9]_input_2_0 ),
        .R(\dffre_ai_dd[9]_input_1_0 ),
        .Q(\dffre_ai_dd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li073_li073  (
        .in({
            \lut_$abc$22685$li073_li073_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li073_li073_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li073_li073_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[9]  (
        .C(\dffre_ai_d[9]_clock_0_0 ),
        .D(\dffre_ai_d[9]_input_0_0 ),
        .E(\dffre_ai_d[9]_input_2_0 ),
        .R(\dffre_ai_d[9]_input_1_0 ),
        .Q(\dffre_ai_d[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li113_li113  (
        .in({
            1'b0,
            \lut_$abc$22685$li113_li113_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li113_li113_input_0_0 
         }),
        .out(\lut_$abc$22685$li113_li113_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[9]  (
        .C(\dffre_ai_ddd[9]_clock_0_0 ),
        .D(\dffre_ai_ddd[9]_input_0_0 ),
        .E(\dffre_ai_ddd[9]_input_2_0 ),
        .R(\dffre_ai_ddd[9]_input_1_0 ),
        .Q(\dffre_ai_ddd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li176_li176  (
        .in({
            1'b0,
            \lut_$abc$22685$li176_li176_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li176_li176_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li176_li176_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[12]  (
        .C(\dffre_ar_dd[12]_clock_0_0 ),
        .D(\dffre_ar_dd[12]_input_0_0 ),
        .E(\dffre_ar_dd[12]_input_2_0 ),
        .R(\dffre_ar_dd[12]_input_1_0 ),
        .Q(\dffre_ar_dd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li156_li156  (
        .in({
            1'b0,
            \lut_$abc$22685$li156_li156_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li156_li156_input_0_0 
         }),
        .out(\lut_$abc$22685$li156_li156_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[12]  (
        .C(\dffre_ar_d[12]_clock_0_0 ),
        .D(\dffre_ar_d[12]_input_0_0 ),
        .E(\dffre_ar_d[12]_input_2_0 ),
        .R(\dffre_ar_d[12]_input_1_0 ),
        .Q(\dffre_ar_d[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li196_li196  (
        .in({
            1'b0,
            \lut_$abc$22685$li196_li196_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li196_li196_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li196_li196_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[12]  (
        .C(\dffre_ar_ddd[12]_clock_0_0 ),
        .D(\dffre_ar_ddd[12]_input_0_0 ),
        .E(\dffre_ar_ddd[12]_input_2_0 ),
        .R(\dffre_ar_ddd[12]_input_1_0 ),
        .Q(\dffre_ar_ddd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li174_li174  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li174_li174_input_0_2 ,
            \lut_$abc$22685$li174_li174_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li174_li174_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[10]  (
        .C(\dffre_ar_dd[10]_clock_0_0 ),
        .D(\dffre_ar_dd[10]_input_0_0 ),
        .E(\dffre_ar_dd[10]_input_2_0 ),
        .R(\dffre_ar_dd[10]_input_1_0 ),
        .Q(\dffre_ar_dd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li154_li154  (
        .in({
            1'b0,
            \lut_$abc$22685$li154_li154_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li154_li154_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li154_li154_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[10]  (
        .C(\dffre_ar_d[10]_clock_0_0 ),
        .D(\dffre_ar_d[10]_input_0_0 ),
        .E(\dffre_ar_d[10]_input_2_0 ),
        .R(\dffre_ar_d[10]_input_1_0 ),
        .Q(\dffre_ar_d[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li214_li214  (
        .in({
            1'b0,
            \lut_$abc$22685$li214_li214_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li214_li214_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li214_li214_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[10]  (
        .C(\dffre_ar_dddd[10]_clock_0_0 ),
        .D(\dffre_ar_dddd[10]_input_0_0 ),
        .E(\dffre_ar_dddd[10]_input_2_0 ),
        .R(\dffre_ar_dddd[10]_input_1_0 ),
        .Q(\dffre_ar_dddd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li194_li194  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li194_li194_input_0_2 ,
            \lut_$abc$22685$li194_li194_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li194_li194_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[10]  (
        .C(\dffre_ar_ddd[10]_clock_0_0 ),
        .D(\dffre_ar_ddd[10]_input_0_0 ),
        .E(\dffre_ar_ddd[10]_input_2_0 ),
        .R(\dffre_ar_ddd[10]_input_1_0 ),
        .Q(\dffre_ar_ddd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li151_li151  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li151_li151_input_0_2 ,
            \lut_$abc$22685$li151_li151_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li151_li151_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[7]  (
        .C(\dffre_ar_d[7]_clock_0_0 ),
        .D(\dffre_ar_d[7]_input_0_0 ),
        .E(\dffre_ar_d[7]_input_2_0 ),
        .R(\dffre_ar_d[7]_input_1_0 ),
        .Q(\dffre_ar_d[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li171_li171  (
        .in({
            1'b0,
            \lut_$abc$22685$li171_li171_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li171_li171_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li171_li171_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[7]  (
        .C(\dffre_ar_dd[7]_clock_0_0 ),
        .D(\dffre_ar_dd[7]_input_0_0 ),
        .E(\dffre_ar_dd[7]_input_2_0 ),
        .R(\dffre_ar_dd[7]_input_1_0 ),
        .Q(\dffre_ar_dd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li191_li191  (
        .in({
            \lut_$abc$22685$li191_li191_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li191_li191_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li191_li191_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[7]  (
        .C(\dffre_ar_ddd[7]_clock_0_0 ),
        .D(\dffre_ar_ddd[7]_input_0_0 ),
        .E(\dffre_ar_ddd[7]_input_2_0 ),
        .R(\dffre_ar_ddd[7]_input_1_0 ),
        .Q(\dffre_ar_ddd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li098_li098  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li098_li098_input_0_1 ,
            \lut_$abc$22685$li098_li098_input_0_0 
         }),
        .out(\lut_$abc$22685$li098_li098_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[14]  (
        .C(\dffre_ai_dd[14]_clock_0_0 ),
        .D(\dffre_ai_dd[14]_input_0_0 ),
        .E(\dffre_ai_dd[14]_input_2_0 ),
        .R(\dffre_ai_dd[14]_input_1_0 ),
        .Q(\dffre_ai_dd[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li078_li078  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li078_li078_input_0_2 ,
            \lut_$abc$22685$li078_li078_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li078_li078_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[14]  (
        .C(\dffre_ai_d[14]_clock_0_0 ),
        .D(\dffre_ai_d[14]_input_0_0 ),
        .E(\dffre_ai_d[14]_input_2_0 ),
        .R(\dffre_ai_d[14]_input_1_0 ),
        .Q(\dffre_ai_d[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li094_li094  (
        .in({
            \lut_$abc$22685$li094_li094_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li094_li094_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li094_li094_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[10]  (
        .C(\dffre_ai_dd[10]_clock_0_0 ),
        .D(\dffre_ai_dd[10]_input_0_0 ),
        .E(\dffre_ai_dd[10]_input_2_0 ),
        .R(\dffre_ai_dd[10]_input_1_0 ),
        .Q(\dffre_ai_dd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li099_li099  (
        .in({
            \lut_$abc$22685$li099_li099_input_0_4 ,
            \lut_$abc$22685$li099_li099_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li099_li099_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[15]  (
        .C(\dffre_ai_dd[15]_clock_0_0 ),
        .D(\dffre_ai_dd[15]_input_0_0 ),
        .E(\dffre_ai_dd[15]_input_2_0 ),
        .R(\dffre_ai_dd[15]_input_1_0 ),
        .Q(\dffre_ai_dd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li119_li119  (
        .in({
            \lut_$abc$22685$li119_li119_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li119_li119_input_0_0 
         }),
        .out(\lut_$abc$22685$li119_li119_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[15]  (
        .C(\dffre_ai_ddd[15]_clock_0_0 ),
        .D(\dffre_ai_ddd[15]_input_0_0 ),
        .E(\dffre_ai_ddd[15]_input_2_0 ),
        .R(\dffre_ai_ddd[15]_input_1_0 ),
        .Q(\dffre_ai_ddd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li183_li183  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li183_li183_input_0_2 ,
            \lut_$abc$22685$li183_li183_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li183_li183_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[19]  (
        .C(\dffre_ar_dd[19]_clock_0_0 ),
        .D(\dffre_ar_dd[19]_input_0_0 ),
        .E(\dffre_ar_dd[19]_input_2_0 ),
        .R(\dffre_ar_dd[19]_input_1_0 ),
        .Q(\dffre_ar_dd[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li203_li203  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li203_li203_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li203_li203_input_0_0 
         }),
        .out(\lut_$abc$22685$li203_li203_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[19]  (
        .C(\dffre_ar_ddd[19]_clock_0_0 ),
        .D(\dffre_ar_ddd[19]_input_0_0 ),
        .E(\dffre_ar_ddd[19]_input_2_0 ),
        .R(\dffre_ar_ddd[19]_input_1_0 ),
        .Q(\dffre_ar_ddd[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li223_li223  (
        .in({
            \lut_$abc$22685$li223_li223_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li223_li223_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li223_li223_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[19]  (
        .C(\dffre_ar_dddd[19]_clock_0_0 ),
        .D(\dffre_ar_dddd[19]_input_0_0 ),
        .E(\dffre_ar_dddd[19]_input_2_0 ),
        .R(\dffre_ar_dddd[19]_input_1_0 ),
        .Q(\dffre_ar_dddd[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li163_li163  (
        .in({
            \lut_$abc$22685$li163_li163_input_0_4 ,
            \lut_$abc$22685$li163_li163_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li163_li163_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[19]  (
        .C(\dffre_ar_d[19]_clock_0_0 ),
        .D(\dffre_ar_d[19]_input_0_0 ),
        .E(\dffre_ar_d[19]_input_2_0 ),
        .R(\dffre_ar_d[19]_input_1_0 ),
        .Q(\dffre_ar_d[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li182_li182  (
        .in({
            \lut_$abc$22685$li182_li182_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li182_li182_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li182_li182_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[18]  (
        .C(\dffre_ar_dd[18]_clock_0_0 ),
        .D(\dffre_ar_dd[18]_input_0_0 ),
        .E(\dffre_ar_dd[18]_input_2_0 ),
        .R(\dffre_ar_dd[18]_input_1_0 ),
        .Q(\dffre_ar_dd[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li162_li162  (
        .in({
            \lut_$abc$22685$li162_li162_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li162_li162_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li162_li162_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[18]  (
        .C(\dffre_ar_d[18]_clock_0_0 ),
        .D(\dffre_ar_d[18]_input_0_0 ),
        .E(\dffre_ar_d[18]_input_2_0 ),
        .R(\dffre_ar_d[18]_input_1_0 ),
        .Q(\dffre_ar_d[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li222_li222  (
        .in({
            1'b0,
            \lut_$abc$22685$li222_li222_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li222_li222_input_0_0 
         }),
        .out(\lut_$abc$22685$li222_li222_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[18]  (
        .C(\dffre_ar_dddd[18]_clock_0_0 ),
        .D(\dffre_ar_dddd[18]_input_0_0 ),
        .E(\dffre_ar_dddd[18]_input_2_0 ),
        .R(\dffre_ar_dddd[18]_input_1_0 ),
        .Q(\dffre_ar_dddd[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li202_li202  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li202_li202_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li202_li202_input_0_0 
         }),
        .out(\lut_$abc$22685$li202_li202_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[18]  (
        .C(\dffre_ar_ddd[18]_clock_0_0 ),
        .D(\dffre_ar_ddd[18]_input_0_0 ),
        .E(\dffre_ar_ddd[18]_input_2_0 ),
        .R(\dffre_ar_ddd[18]_input_1_0 ),
        .Q(\dffre_ar_ddd[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li201_li201  (
        .in({
            \lut_$abc$22685$li201_li201_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li201_li201_input_0_0 
         }),
        .out(\lut_$abc$22685$li201_li201_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[17]  (
        .C(\dffre_ar_ddd[17]_clock_0_0 ),
        .D(\dffre_ar_ddd[17]_input_0_0 ),
        .E(\dffre_ar_ddd[17]_input_2_0 ),
        .R(\dffre_ar_ddd[17]_input_1_0 ),
        .Q(\dffre_ar_ddd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li221_li221  (
        .in({
            1'b0,
            \lut_$abc$22685$li221_li221_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li221_li221_input_0_0 
         }),
        .out(\lut_$abc$22685$li221_li221_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[17]  (
        .C(\dffre_ar_dddd[17]_clock_0_0 ),
        .D(\dffre_ar_dddd[17]_input_0_0 ),
        .E(\dffre_ar_dddd[17]_input_2_0 ),
        .R(\dffre_ar_dddd[17]_input_1_0 ),
        .Q(\dffre_ar_dddd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li181_li181  (
        .in({
            \lut_$abc$22685$li181_li181_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li181_li181_input_0_0 
         }),
        .out(\lut_$abc$22685$li181_li181_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[17]  (
        .C(\dffre_ar_dd[17]_clock_0_0 ),
        .D(\dffre_ar_dd[17]_input_0_0 ),
        .E(\dffre_ar_dd[17]_input_2_0 ),
        .R(\dffre_ar_dd[17]_input_1_0 ),
        .Q(\dffre_ar_dd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li161_li161  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li161_li161_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li161_li161_input_0_0 
         }),
        .out(\lut_$abc$22685$li161_li161_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[17]  (
        .C(\dffre_ar_d[17]_clock_0_0 ),
        .D(\dffre_ar_d[17]_input_0_0 ),
        .E(\dffre_ar_d[17]_input_2_0 ),
        .R(\dffre_ar_d[17]_input_1_0 ),
        .Q(\dffre_ar_d[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li220_li220  (
        .in({
            \lut_$abc$22685$li220_li220_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li220_li220_input_0_0 
         }),
        .out(\lut_$abc$22685$li220_li220_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[16]  (
        .C(\dffre_ar_dddd[16]_clock_0_0 ),
        .D(\dffre_ar_dddd[16]_input_0_0 ),
        .E(\dffre_ar_dddd[16]_input_2_0 ),
        .R(\dffre_ar_dddd[16]_input_1_0 ),
        .Q(\dffre_ar_dddd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li200_li200  (
        .in({
            \lut_$abc$22685$li200_li200_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li200_li200_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li200_li200_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[16]  (
        .C(\dffre_ar_ddd[16]_clock_0_0 ),
        .D(\dffre_ar_ddd[16]_input_0_0 ),
        .E(\dffre_ar_ddd[16]_input_2_0 ),
        .R(\dffre_ar_ddd[16]_input_1_0 ),
        .Q(\dffre_ar_ddd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li100_li100  (
        .in({
            \lut_$abc$22685$li100_li100_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li100_li100_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li100_li100_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[16]  (
        .C(\dffre_ai_dd[16]_clock_0_0 ),
        .D(\dffre_ai_dd[16]_input_0_0 ),
        .E(\dffre_ai_dd[16]_input_2_0 ),
        .R(\dffre_ai_dd[16]_input_1_0 ),
        .Q(\dffre_ai_dd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li120_li120  (
        .in({
            \lut_$abc$22685$li120_li120_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li120_li120_input_0_0 
         }),
        .out(\lut_$abc$22685$li120_li120_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[16]  (
        .C(\dffre_ai_ddd[16]_clock_0_0 ),
        .D(\dffre_ai_ddd[16]_input_0_0 ),
        .E(\dffre_ai_ddd[16]_input_2_0 ),
        .R(\dffre_ai_ddd[16]_input_1_0 ),
        .Q(\dffre_ai_ddd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li140_li140  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li140_li140_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li140_li140_input_0_0 
         }),
        .out(\lut_$abc$22685$li140_li140_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[16]  (
        .C(\dffre_ai_dddd[16]_clock_0_0 ),
        .D(\dffre_ai_dddd[16]_input_0_0 ),
        .E(\dffre_ai_dddd[16]_input_2_0 ),
        .R(\dffre_ai_dddd[16]_input_1_0 ),
        .Q(\dffre_ai_dddd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li180_li180  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li180_li180_input_0_2 ,
            \lut_$abc$22685$li180_li180_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li180_li180_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[16]  (
        .C(\dffre_ar_dd[16]_clock_0_0 ),
        .D(\dffre_ar_dd[16]_input_0_0 ),
        .E(\dffre_ar_dd[16]_input_2_0 ),
        .R(\dffre_ar_dd[16]_input_1_0 ),
        .Q(\dffre_ar_dd[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li102_li102  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li102_li102_input_0_1 ,
            \lut_$abc$22685$li102_li102_input_0_0 
         }),
        .out(\lut_$abc$22685$li102_li102_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[18]  (
        .C(\dffre_ai_dd[18]_clock_0_0 ),
        .D(\dffre_ai_dd[18]_input_0_0 ),
        .E(\dffre_ai_dd[18]_input_2_0 ),
        .R(\dffre_ai_dd[18]_input_1_0 ),
        .Q(\dffre_ai_dd[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li082_li082  (
        .in({
            \lut_$abc$22685$li082_li082_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li082_li082_input_0_0 
         }),
        .out(\lut_$abc$22685$li082_li082_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[18]  (
        .C(\dffre_ai_d[18]_clock_0_0 ),
        .D(\dffre_ai_d[18]_input_0_0 ),
        .E(\dffre_ai_d[18]_input_2_0 ),
        .R(\dffre_ai_d[18]_input_1_0 ),
        .Q(\dffre_ai_d[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li122_li122  (
        .in({
            \lut_$abc$22685$li122_li122_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li122_li122_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li122_li122_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_ddd[18]  (
        .C(\dffre_ai_ddd[18]_clock_0_0 ),
        .D(\dffre_ai_ddd[18]_input_0_0 ),
        .E(\dffre_ai_ddd[18]_input_2_0 ),
        .R(\dffre_ai_ddd[18]_input_1_0 ),
        .Q(\dffre_ai_ddd[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li142_li142  (
        .in({
            \lut_$abc$22685$li142_li142_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li142_li142_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li142_li142_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[18]  (
        .C(\dffre_ai_dddd[18]_clock_0_0 ),
        .D(\dffre_ai_dddd[18]_input_0_0 ),
        .E(\dffre_ai_dddd[18]_input_2_0 ),
        .R(\dffre_ai_dddd[18]_input_1_0 ),
        .Q(\dffre_ai_dddd[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li081_li081  (
        .in({
            \lut_$abc$22685$li081_li081_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li081_li081_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li081_li081_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[17]  (
        .C(\dffre_ai_d[17]_clock_0_0 ),
        .D(\dffre_ai_d[17]_input_0_0 ),
        .E(\dffre_ai_d[17]_input_2_0 ),
        .R(\dffre_ai_d[17]_input_1_0 ),
        .Q(\dffre_ai_d[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li101_li101  (
        .in({
            \lut_$abc$22685$li101_li101_input_0_4 ,
            \lut_$abc$22685$li101_li101_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li101_li101_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dd[17]  (
        .C(\dffre_ai_dd[17]_clock_0_0 ),
        .D(\dffre_ai_dd[17]_input_0_0 ),
        .E(\dffre_ai_dd[17]_input_2_0 ),
        .R(\dffre_ai_dd[17]_input_1_0 ),
        .Q(\dffre_ai_dd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li143_li143  (
        .in({
            \lut_$abc$22685$li143_li143_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li143_li143_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li143_li143_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_dddd[19]  (
        .C(\dffre_ai_dddd[19]_clock_0_0 ),
        .D(\dffre_ai_dddd[19]_input_0_0 ),
        .E(\dffre_ai_dddd[19]_input_2_0 ),
        .R(\dffre_ai_dddd[19]_input_1_0 ),
        .Q(\dffre_ai_dddd[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li083_li083  (
        .in({
            \lut_$abc$22685$li083_li083_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li083_li083_input_0_0 
         }),
        .out(\lut_$abc$22685$li083_li083_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[19]  (
        .C(\dffre_ai_d[19]_clock_0_0 ),
        .D(\dffre_ai_d[19]_input_0_0 ),
        .E(\dffre_ai_d[19]_input_2_0 ),
        .R(\dffre_ai_d[19]_input_1_0 ),
        .Q(\dffre_ai_d[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li185_li185  (
        .in({
            \lut_$abc$22685$li185_li185_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li185_li185_input_0_0 
         }),
        .out(\lut_$abc$22685$li185_li185_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[1]  (
        .C(\dffre_ar_ddd[1]_clock_0_0 ),
        .D(\dffre_ar_ddd[1]_input_0_0 ),
        .E(\dffre_ar_ddd[1]_input_2_0 ),
        .R(\dffre_ar_ddd[1]_input_1_0 ),
        .Q(\dffre_ar_ddd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li165_li165  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li165_li165_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li165_li165_input_0_0 
         }),
        .out(\lut_$abc$22685$li165_li165_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[1]  (
        .C(\dffre_ar_dd[1]_clock_0_0 ),
        .D(\dffre_ar_dd[1]_input_0_0 ),
        .E(\dffre_ar_dd[1]_input_2_0 ),
        .R(\dffre_ar_dd[1]_input_1_0 ),
        .Q(\dffre_ar_dd[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li145_li145  (
        .in({
            1'b0,
            \lut_$abc$22685$li145_li145_input_0_3 ,
            \lut_$abc$22685$li145_li145_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li145_li145_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[1]  (
        .C(\dffre_ar_d[1]_clock_0_0 ),
        .D(\dffre_ar_d[1]_input_0_0 ),
        .E(\dffre_ar_d[1]_input_2_0 ),
        .R(\dffre_ar_d[1]_input_1_0 ),
        .Q(\dffre_ar_d[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li184_li184  (
        .in({
            \lut_$abc$22685$li184_li184_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li184_li184_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li184_li184_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[0]  (
        .C(\dffre_ar_ddd[0]_clock_0_0 ),
        .D(\dffre_ar_ddd[0]_input_0_0 ),
        .E(\dffre_ar_ddd[0]_input_2_0 ),
        .R(\dffre_ar_ddd[0]_input_1_0 ),
        .Q(\dffre_ar_ddd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li164_li164  (
        .in({
            1'b0,
            \lut_$abc$22685$li164_li164_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li164_li164_input_0_0 
         }),
        .out(\lut_$abc$22685$li164_li164_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dd[0]  (
        .C(\dffre_ar_dd[0]_clock_0_0 ),
        .D(\dffre_ar_dd[0]_input_0_0 ),
        .E(\dffre_ar_dd[0]_input_2_0 ),
        .R(\dffre_ar_dd[0]_input_1_0 ),
        .Q(\dffre_ar_dd[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li144_li144  (
        .in({
            \lut_$abc$22685$li144_li144_input_0_4 ,
            \lut_$abc$22685$li144_li144_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li144_li144_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[0]  (
        .C(\dffre_ar_d[0]_clock_0_0 ),
        .D(\dffre_ar_d[0]_input_0_0 ),
        .E(\dffre_ar_d[0]_input_2_0 ),
        .R(\dffre_ar_d[0]_input_1_0 ),
        .Q(\dffre_ar_d[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li149_li149  (
        .in({
            \lut_$abc$22685$li149_li149_input_0_4 ,
            \lut_$abc$22685$li149_li149_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li149_li149_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[5]  (
        .C(\dffre_ar_d[5]_clock_0_0 ),
        .D(\dffre_ar_d[5]_input_0_0 ),
        .E(\dffre_ar_d[5]_input_2_0 ),
        .R(\dffre_ar_d[5]_input_1_0 ),
        .Q(\dffre_ar_d[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li231_li231  (
        .in({
            \lut_$abc$22685$li231_li231_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li231_li231_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li231_li231_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[7]  (
        .C(\dffre_bi_d[7]_clock_0_0 ),
        .D(\dffre_bi_d[7]_input_0_0 ),
        .E(\dffre_bi_d[7]_input_2_0 ),
        .R(\dffre_bi_d[7]_input_1_0 ),
        .Q(\dffre_bi_d[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li232_li232  (
        .in({
            1'b0,
            \lut_$abc$22685$li232_li232_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li232_li232_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li232_li232_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[8]  (
        .C(\dffre_bi_d[8]_clock_0_0 ),
        .D(\dffre_bi_d[8]_input_0_0 ),
        .E(\dffre_bi_d[8]_input_2_0 ),
        .R(\dffre_bi_d[8]_input_1_0 ),
        .Q(\dffre_bi_d[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li267_li267  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li267_li267_input_0_1 ,
            \lut_$abc$22685$li267_li267_input_0_0 
         }),
        .out(\lut_$abc$22685$li267_li267_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[7]  (
        .C(\dffre_bi_ddd[7]_clock_0_0 ),
        .D(\dffre_bi_ddd[7]_input_0_0 ),
        .E(\dffre_bi_ddd[7]_input_2_0 ),
        .R(\dffre_bi_ddd[7]_input_1_0 ),
        .Q(\dffre_bi_ddd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[7]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li321_li321  (
        .in({
            \lut_$abc$22685$li321_li321_input_0_4 ,
            \lut_$abc$22685$li321_li321_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li321_li321_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[7]  (
        .C(\dffre_br_ddd[7]_clock_0_0 ),
        .D(\dffre_br_ddd[7]_input_0_0 ),
        .E(\dffre_br_ddd[7]_input_2_0 ),
        .R(\dffre_br_ddd[7]_input_1_0 ),
        .Q(\dffre_br_ddd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li285_li285  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li285_li285_input_0_2 ,
            \lut_$abc$22685$li285_li285_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li285_li285_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[7]  (
        .C(\dffre_br_d[7]_clock_0_0 ),
        .D(\dffre_br_d[7]_input_0_0 ),
        .E(\dffre_br_d[7]_input_2_0 ),
        .R(\dffre_br_d[7]_input_1_0 ),
        .Q(\dffre_br_d[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li303_li303  (
        .in({
            1'b0,
            \lut_$abc$22685$li303_li303_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li303_li303_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li303_li303_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[7]  (
        .C(\dffre_br_dd[7]_clock_0_0 ),
        .D(\dffre_br_dd[7]_input_0_0 ),
        .E(\dffre_br_dd[7]_input_2_0 ),
        .R(\dffre_br_dd[7]_input_1_0 ),
        .Q(\dffre_br_dd[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li323_li323  (
        .in({
            \lut_$abc$22685$li323_li323_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li323_li323_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li323_li323_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[9]  (
        .C(\dffre_br_ddd[9]_clock_0_0 ),
        .D(\dffre_br_ddd[9]_input_0_0 ),
        .E(\dffre_br_ddd[9]_input_2_0 ),
        .R(\dffre_br_ddd[9]_input_1_0 ),
        .Q(\dffre_br_ddd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[9]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li269_li269  (
        .in({
            1'b0,
            \lut_$abc$22685$li269_li269_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li269_li269_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li269_li269_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[9]  (
        .C(\dffre_bi_ddd[9]_clock_0_0 ),
        .D(\dffre_bi_ddd[9]_input_0_0 ),
        .E(\dffre_bi_ddd[9]_input_2_0 ),
        .R(\dffre_bi_ddd[9]_input_1_0 ),
        .Q(\dffre_bi_ddd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li305_li305  (
        .in({
            1'b0,
            \lut_$abc$22685$li305_li305_input_0_3 ,
            \lut_$abc$22685$li305_li305_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li305_li305_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[9]  (
        .C(\dffre_br_dd[9]_clock_0_0 ),
        .D(\dffre_br_dd[9]_input_0_0 ),
        .E(\dffre_br_dd[9]_input_2_0 ),
        .R(\dffre_br_dd[9]_input_1_0 ),
        .Q(\dffre_br_dd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li287_li287  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li287_li287_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li287_li287_input_0_0 
         }),
        .out(\lut_$abc$22685$li287_li287_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[9]  (
        .C(\dffre_br_d[9]_clock_0_0 ),
        .D(\dffre_br_d[9]_input_0_0 ),
        .E(\dffre_br_d[9]_input_2_0 ),
        .R(\dffre_br_d[9]_input_1_0 ),
        .Q(\dffre_br_d[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[10]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li193_li193  (
        .in({
            1'b0,
            \lut_$abc$22685$li193_li193_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li193_li193_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li193_li193_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_ddd[9]  (
        .C(\dffre_ar_ddd[9]_clock_0_0 ),
        .D(\dffre_ar_ddd[9]_input_0_0 ),
        .E(\dffre_ar_ddd[9]_input_2_0 ),
        .R(\dffre_ar_ddd[9]_input_1_0 ),
        .Q(\dffre_ar_ddd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li213_li213  (
        .in({
            1'b0,
            \lut_$abc$22685$li213_li213_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li213_li213_input_0_0 
         }),
        .out(\lut_$abc$22685$li213_li213_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_dddd[9]  (
        .C(\dffre_ar_dddd[9]_clock_0_0 ),
        .D(\dffre_ar_dddd[9]_input_0_0 ),
        .E(\dffre_ar_dddd[9]_input_2_0 ),
        .R(\dffre_ar_dddd[9]_input_1_0 ),
        .Q(\dffre_ar_dddd[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li153_li153  (
        .in({
            1'b0,
            \lut_$abc$22685$li153_li153_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li153_li153_input_0_0 
         }),
        .out(\lut_$abc$22685$li153_li153_output_0_0 )
    );

    dffre #(
    ) \dffre_ar_d[9]  (
        .C(\dffre_ar_d[9]_clock_0_0 ),
        .D(\dffre_ar_d[9]_input_0_0 ),
        .E(\dffre_ar_d[9]_input_2_0 ),
        .R(\dffre_ar_d[9]_input_1_0 ),
        .Q(\dffre_ar_d[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li074_li074  (
        .in({
            1'b0,
            \lut_$abc$22685$li074_li074_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li074_li074_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li074_li074_output_0_0 )
    );

    dffre #(
    ) \dffre_ai_d[10]  (
        .C(\dffre_ai_d[10]_clock_0_0 ),
        .D(\dffre_ai_d[10]_input_0_0 ),
        .E(\dffre_ai_d[10]_input_2_0 ),
        .R(\dffre_ai_d[10]_input_1_0 ),
        .Q(\dffre_ai_d[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li350_li350  (
        .in({
            1'b0,
            \lut_$abc$22685$li350_li350_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li350_li350_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li350_li350_output_0_0 )
    );

    dffre #(
    ) \dffre_common[18]  (
        .C(\dffre_common[18]_clock_0_0 ),
        .D(\dffre_common[18]_input_0_0 ),
        .E(\dffre_common[18]_input_2_0 ),
        .R(\dffre_common[18]_input_1_0 ),
        .Q(\dffre_common[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li336_li336  (
        .in({
            \lut_$abc$22685$li336_li336_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li336_li336_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li336_li336_output_0_0 )
    );

    dffre #(
    ) \dffre_common[4]  (
        .C(\dffre_common[4]_clock_0_0 ),
        .D(\dffre_common[4]_input_0_0 ),
        .E(\dffre_common[4]_input_2_0 ),
        .R(\dffre_common[4]_input_1_0 ),
        .Q(\dffre_common[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li337_li337  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li337_li337_input_0_1 ,
            \lut_$abc$22685$li337_li337_input_0_0 
         }),
        .out(\lut_$abc$22685$li337_li337_output_0_0 )
    );

    dffre #(
    ) \dffre_common[5]  (
        .C(\dffre_common[5]_clock_0_0 ),
        .D(\dffre_common[5]_input_0_0 ),
        .E(\dffre_common[5]_input_2_0 ),
        .R(\dffre_common[5]_input_1_0 ),
        .Q(\dffre_common[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li338_li338  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li338_li338_input_0_2 ,
            \lut_$abc$22685$li338_li338_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li338_li338_output_0_0 )
    );

    dffre #(
    ) \dffre_common[6]  (
        .C(\dffre_common[6]_clock_0_0 ),
        .D(\dffre_common[6]_input_0_0 ),
        .E(\dffre_common[6]_input_2_0 ),
        .R(\dffre_common[6]_input_1_0 ),
        .Q(\dffre_common[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li340_li340  (
        .in({
            1'b0,
            \lut_$abc$22685$li340_li340_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li340_li340_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li340_li340_output_0_0 )
    );

    dffre #(
    ) \dffre_common[8]  (
        .C(\dffre_common[8]_clock_0_0 ),
        .D(\dffre_common[8]_input_0_0 ),
        .E(\dffre_common[8]_input_2_0 ),
        .R(\dffre_common[8]_input_1_0 ),
        .Q(\dffre_common[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li339_li339  (
        .in({
            1'b0,
            \lut_$abc$22685$li339_li339_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li339_li339_input_0_0 
         }),
        .out(\lut_$abc$22685$li339_li339_output_0_0 )
    );

    dffre #(
    ) \dffre_common[7]  (
        .C(\dffre_common[7]_clock_0_0 ),
        .D(\dffre_common[7]_input_0_0 ),
        .E(\dffre_common[7]_input_2_0 ),
        .R(\dffre_common[7]_input_1_0 ),
        .Q(\dffre_common[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li342_li342  (
        .in({
            1'b0,
            \lut_$abc$22685$li342_li342_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li342_li342_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li342_li342_output_0_0 )
    );

    dffre #(
    ) \dffre_common[10]  (
        .C(\dffre_common[10]_clock_0_0 ),
        .D(\dffre_common[10]_input_0_0 ),
        .E(\dffre_common[10]_input_2_0 ),
        .R(\dffre_common[10]_input_1_0 ),
        .Q(\dffre_common[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li341_li341  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li341_li341_input_0_1 ,
            \lut_$abc$22685$li341_li341_input_0_0 
         }),
        .out(\lut_$abc$22685$li341_li341_output_0_0 )
    );

    dffre #(
    ) \dffre_common[9]  (
        .C(\dffre_common[9]_clock_0_0 ),
        .D(\dffre_common[9]_input_0_0 ),
        .E(\dffre_common[9]_input_2_0 ),
        .R(\dffre_common[9]_input_1_0 ),
        .Q(\dffre_common[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li343_li343  (
        .in({
            1'b0,
            \lut_$abc$22685$li343_li343_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li343_li343_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li343_li343_output_0_0 )
    );

    dffre #(
    ) \dffre_common[11]  (
        .C(\dffre_common[11]_clock_0_0 ),
        .D(\dffre_common[11]_input_0_0 ),
        .E(\dffre_common[11]_input_2_0 ),
        .R(\dffre_common[11]_input_1_0 ),
        .Q(\dffre_common[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li345_li345  (
        .in({
            1'b0,
            \lut_$abc$22685$li345_li345_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li345_li345_input_0_0 
         }),
        .out(\lut_$abc$22685$li345_li345_output_0_0 )
    );

    dffre #(
    ) \dffre_common[13]  (
        .C(\dffre_common[13]_clock_0_0 ),
        .D(\dffre_common[13]_input_0_0 ),
        .E(\dffre_common[13]_input_2_0 ),
        .R(\dffre_common[13]_input_1_0 ),
        .Q(\dffre_common[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li351_li351  (
        .in({
            1'b0,
            \lut_$abc$22685$li351_li351_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li351_li351_input_0_0 
         }),
        .out(\lut_$abc$22685$li351_li351_output_0_0 )
    );

    dffre #(
    ) \dffre_common[19]  (
        .C(\dffre_common[19]_clock_0_0 ),
        .D(\dffre_common[19]_input_0_0 ),
        .E(\dffre_common[19]_input_2_0 ),
        .R(\dffre_common[19]_input_1_0 ),
        .Q(\dffre_common[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li349_li349  (
        .in({
            1'b0,
            \lut_$abc$22685$li349_li349_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li349_li349_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li349_li349_output_0_0 )
    );

    dffre #(
    ) \dffre_common[17]  (
        .C(\dffre_common[17]_clock_0_0 ),
        .D(\dffre_common[17]_input_0_0 ),
        .E(\dffre_common[17]_input_2_0 ),
        .R(\dffre_common[17]_input_1_0 ),
        .Q(\dffre_common[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li263_li263  (
        .in({
            \lut_$abc$22685$li263_li263_input_0_4 ,
            \lut_$abc$22685$li263_li263_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li263_li263_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[3]  (
        .C(\dffre_bi_ddd[3]_clock_0_0 ),
        .D(\dffre_bi_ddd[3]_input_0_0 ),
        .E(\dffre_bi_ddd[3]_input_2_0 ),
        .R(\dffre_bi_ddd[3]_input_1_0 ),
        .Q(\dffre_bi_ddd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[4]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li318_li318  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li318_li318_input_0_1 ,
            \lut_$abc$22685$li318_li318_input_0_0 
         }),
        .out(\lut_$abc$22685$li318_li318_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[4]  (
        .C(\dffre_br_ddd[4]_clock_0_0 ),
        .D(\dffre_br_ddd[4]_input_0_0 ),
        .E(\dffre_br_ddd[4]_input_2_0 ),
        .R(\dffre_br_ddd[4]_input_1_0 ),
        .Q(\dffre_br_ddd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li264_li264  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li264_li264_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li264_li264_input_0_0 
         }),
        .out(\lut_$abc$22685$li264_li264_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[4]  (
        .C(\dffre_bi_ddd[4]_clock_0_0 ),
        .D(\dffre_bi_ddd[4]_input_0_0 ),
        .E(\dffre_bi_ddd[4]_input_2_0 ),
        .R(\dffre_bi_ddd[4]_input_1_0 ),
        .Q(\dffre_bi_ddd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li300_li300  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li300_li300_input_0_2 ,
            \lut_$abc$22685$li300_li300_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li300_li300_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[4]  (
        .C(\dffre_br_dd[4]_clock_0_0 ),
        .D(\dffre_br_dd[4]_input_0_0 ),
        .E(\dffre_br_dd[4]_input_2_0 ),
        .R(\dffre_br_dd[4]_input_1_0 ),
        .Q(\dffre_br_dd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li282_li282  (
        .in({
            \lut_$abc$22685$li282_li282_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li282_li282_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li282_li282_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[4]  (
        .C(\dffre_br_d[4]_clock_0_0 ),
        .D(\dffre_br_d[4]_input_0_0 ),
        .E(\dffre_br_d[4]_input_2_0 ),
        .R(\dffre_br_d[4]_input_1_0 ),
        .Q(\dffre_br_d[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[5]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li265_li265  (
        .in({
            \lut_$abc$22685$li265_li265_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li265_li265_input_0_0 
         }),
        .out(\lut_$abc$22685$li265_li265_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[5]  (
        .C(\dffre_bi_ddd[5]_clock_0_0 ),
        .D(\dffre_bi_ddd[5]_input_0_0 ),
        .E(\dffre_bi_ddd[5]_input_2_0 ),
        .R(\dffre_bi_ddd[5]_input_1_0 ),
        .Q(\dffre_bi_ddd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li301_li301  (
        .in({
            \lut_$abc$22685$li301_li301_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li301_li301_input_0_0 
         }),
        .out(\lut_$abc$22685$li301_li301_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[5]  (
        .C(\dffre_br_dd[5]_clock_0_0 ),
        .D(\dffre_br_dd[5]_input_0_0 ),
        .E(\dffre_br_dd[5]_input_2_0 ),
        .R(\dffre_br_dd[5]_input_1_0 ),
        .Q(\dffre_br_dd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li319_li319  (
        .in({
            1'b0,
            \lut_$abc$22685$li319_li319_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li319_li319_input_0_0 
         }),
        .out(\lut_$abc$22685$li319_li319_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[5]  (
        .C(\dffre_br_ddd[5]_clock_0_0 ),
        .D(\dffre_br_ddd[5]_input_0_0 ),
        .E(\dffre_br_ddd[5]_input_2_0 ),
        .R(\dffre_br_ddd[5]_input_1_0 ),
        .Q(\dffre_br_ddd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[6]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li283_li283  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li283_li283_input_0_1 ,
            \lut_$abc$22685$li283_li283_input_0_0 
         }),
        .out(\lut_$abc$22685$li283_li283_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[5]  (
        .C(\dffre_br_d[5]_clock_0_0 ),
        .D(\dffre_br_d[5]_input_0_0 ),
        .E(\dffre_br_d[5]_input_2_0 ),
        .R(\dffre_br_d[5]_input_1_0 ),
        .Q(\dffre_br_d[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li266_li266  (
        .in({
            \lut_$abc$22685$li266_li266_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li266_li266_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li266_li266_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[6]  (
        .C(\dffre_bi_ddd[6]_clock_0_0 ),
        .D(\dffre_bi_ddd[6]_input_0_0 ),
        .E(\dffre_bi_ddd[6]_input_2_0 ),
        .R(\dffre_bi_ddd[6]_input_1_0 ),
        .Q(\dffre_bi_ddd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li320_li320  (
        .in({
            \lut_$abc$22685$li320_li320_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li320_li320_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li320_li320_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[6]  (
        .C(\dffre_br_ddd[6]_clock_0_0 ),
        .D(\dffre_br_ddd[6]_input_0_0 ),
        .E(\dffre_br_ddd[6]_input_2_0 ),
        .R(\dffre_br_ddd[6]_input_1_0 ),
        .Q(\dffre_br_ddd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li302_li302  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li302_li302_input_0_2 ,
            \lut_$abc$22685$li302_li302_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li302_li302_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[6]  (
        .C(\dffre_br_dd[6]_clock_0_0 ),
        .D(\dffre_br_dd[6]_input_0_0 ),
        .E(\dffre_br_dd[6]_input_2_0 ),
        .R(\dffre_br_dd[6]_input_1_0 ),
        .Q(\dffre_br_dd[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li284_li284  (
        .in({
            \lut_$abc$22685$li284_li284_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li284_li284_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li284_li284_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[6]  (
        .C(\dffre_br_d[6]_clock_0_0 ),
        .D(\dffre_br_d[6]_input_0_0 ),
        .E(\dffre_br_d[6]_input_2_0 ),
        .R(\dffre_br_d[6]_input_1_0 ),
        .Q(\dffre_br_d[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li268_li268  (
        .in({
            1'b0,
            \lut_$abc$22685$li268_li268_input_0_3 ,
            \lut_$abc$22685$li268_li268_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li268_li268_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[8]  (
        .C(\dffre_bi_ddd[8]_clock_0_0 ),
        .D(\dffre_bi_ddd[8]_input_0_0 ),
        .E(\dffre_bi_ddd[8]_input_2_0 ),
        .R(\dffre_bi_ddd[8]_input_1_0 ),
        .Q(\dffre_bi_ddd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[8]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li322_li322  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li322_li322_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li322_li322_input_0_0 
         }),
        .out(\lut_$abc$22685$li322_li322_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[8]  (
        .C(\dffre_br_ddd[8]_clock_0_0 ),
        .D(\dffre_br_ddd[8]_input_0_0 ),
        .E(\dffre_br_ddd[8]_input_2_0 ),
        .R(\dffre_br_ddd[8]_input_1_0 ),
        .Q(\dffre_br_ddd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li304_li304  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li304_li304_input_0_1 ,
            \lut_$abc$22685$li304_li304_input_0_0 
         }),
        .out(\lut_$abc$22685$li304_li304_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[8]  (
        .C(\dffre_br_dd[8]_clock_0_0 ),
        .D(\dffre_br_dd[8]_input_0_0 ),
        .E(\dffre_br_dd[8]_input_2_0 ),
        .R(\dffre_br_dd[8]_input_1_0 ),
        .Q(\dffre_br_dd[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li286_li286  (
        .in({
            \lut_$abc$22685$li286_li286_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li286_li286_input_0_0 
         }),
        .out(\lut_$abc$22685$li286_li286_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[8]  (
        .C(\dffre_br_d[8]_clock_0_0 ),
        .D(\dffre_br_d[8]_input_0_0 ),
        .E(\dffre_br_d[8]_input_2_0 ),
        .R(\dffre_br_d[8]_input_1_0 ),
        .Q(\dffre_br_d[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[11]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li325_li325  (
        .in({
            \lut_$abc$22685$li325_li325_input_0_4 ,
            \lut_$abc$22685$li325_li325_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li325_li325_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[11]  (
        .C(\dffre_br_ddd[11]_clock_0_0 ),
        .D(\dffre_br_ddd[11]_input_0_0 ),
        .E(\dffre_br_ddd[11]_input_2_0 ),
        .R(\dffre_br_ddd[11]_input_1_0 ),
        .Q(\dffre_br_ddd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li271_li271  (
        .in({
            \lut_$abc$22685$li271_li271_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li271_li271_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li271_li271_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[11]  (
        .C(\dffre_bi_ddd[11]_clock_0_0 ),
        .D(\dffre_bi_ddd[11]_input_0_0 ),
        .E(\dffre_bi_ddd[11]_input_2_0 ),
        .R(\dffre_bi_ddd[11]_input_1_0 ),
        .Q(\dffre_bi_ddd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li289_li289  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li289_li289_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li289_li289_input_0_0 
         }),
        .out(\lut_$abc$22685$li289_li289_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[11]  (
        .C(\dffre_br_d[11]_clock_0_0 ),
        .D(\dffre_br_d[11]_input_0_0 ),
        .E(\dffre_br_d[11]_input_2_0 ),
        .R(\dffre_br_d[11]_input_1_0 ),
        .Q(\dffre_br_d[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li307_li307  (
        .in({
            1'b0,
            \lut_$abc$22685$li307_li307_input_0_3 ,
            \lut_$abc$22685$li307_li307_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li307_li307_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[11]  (
        .C(\dffre_br_dd[11]_clock_0_0 ),
        .D(\dffre_br_dd[11]_input_0_0 ),
        .E(\dffre_br_dd[11]_input_2_0 ),
        .R(\dffre_br_dd[11]_input_1_0 ),
        .Q(\dffre_br_dd[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li326_li326  (
        .in({
            \lut_$abc$22685$li326_li326_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li326_li326_input_0_0 
         }),
        .out(\lut_$abc$22685$li326_li326_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[12]  (
        .C(\dffre_br_ddd[12]_clock_0_0 ),
        .D(\dffre_br_ddd[12]_input_0_0 ),
        .E(\dffre_br_ddd[12]_input_2_0 ),
        .R(\dffre_br_ddd[12]_input_1_0 ),
        .Q(\dffre_br_ddd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[12]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_3 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li272_li272  (
        .in({
            \lut_$abc$22685$li272_li272_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li272_li272_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li272_li272_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[12]  (
        .C(\dffre_bi_ddd[12]_clock_0_0 ),
        .D(\dffre_bi_ddd[12]_input_0_0 ),
        .E(\dffre_bi_ddd[12]_input_2_0 ),
        .R(\dffre_bi_ddd[12]_input_1_0 ),
        .Q(\dffre_bi_ddd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li308_li308  (
        .in({
            \lut_$abc$22685$li308_li308_input_0_4 ,
            \lut_$abc$22685$li308_li308_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li308_li308_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[12]  (
        .C(\dffre_br_dd[12]_clock_0_0 ),
        .D(\dffre_br_dd[12]_input_0_0 ),
        .E(\dffre_br_dd[12]_input_2_0 ),
        .R(\dffre_br_dd[12]_input_1_0 ),
        .Q(\dffre_br_dd[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li290_li290  (
        .in({
            1'b0,
            \lut_$abc$22685$li290_li290_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li290_li290_input_0_0 
         }),
        .out(\lut_$abc$22685$li290_li290_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[12]  (
        .C(\dffre_br_d[12]_clock_0_0 ),
        .D(\dffre_br_d[12]_input_0_0 ),
        .E(\dffre_br_d[12]_input_2_0 ),
        .R(\dffre_br_d[12]_input_1_0 ),
        .Q(\dffre_br_d[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$177.S[13]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li270_li270  (
        .in({
            1'b0,
            \lut_$abc$22685$li270_li270_input_0_3 ,
            \lut_$abc$22685$li270_li270_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li270_li270_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[10]  (
        .C(\dffre_bi_ddd[10]_clock_0_0 ),
        .D(\dffre_bi_ddd[10]_input_0_0 ),
        .E(\dffre_bi_ddd[10]_input_2_0 ),
        .R(\dffre_bi_ddd[10]_input_1_0 ),
        .Q(\dffre_bi_ddd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li277_li277  (
        .in({
            \lut_$abc$22685$li277_li277_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li277_li277_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li277_li277_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_ddd[17]  (
        .C(\dffre_bi_ddd[17]_clock_0_0 ),
        .D(\dffre_bi_ddd[17]_input_0_0 ),
        .E(\dffre_bi_ddd[17]_input_2_0 ),
        .R(\dffre_bi_ddd[17]_input_1_0 ),
        .Q(\dffre_bi_ddd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li228_li228  (
        .in({
            \lut_$abc$22685$li228_li228_input_0_4 ,
            \lut_$abc$22685$li228_li228_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li228_li228_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[4]  (
        .C(\dffre_bi_d[4]_clock_0_0 ),
        .D(\dffre_bi_d[4]_input_0_0 ),
        .E(\dffre_bi_d[4]_input_2_0 ),
        .R(\dffre_bi_d[4]_input_1_0 ),
        .Q(\dffre_bi_d[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li227_li227  (
        .in({
            \lut_$abc$22685$li227_li227_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li227_li227_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li227_li227_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[3]  (
        .C(\dffre_bi_d[3]_clock_0_0 ),
        .D(\dffre_bi_d[3]_input_0_0 ),
        .E(\dffre_bi_d[3]_input_2_0 ),
        .R(\dffre_bi_d[3]_input_1_0 ),
        .Q(\dffre_bi_d[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li226_li226  (
        .in({
            1'b0,
            \lut_$abc$22685$li226_li226_input_0_3 ,
            \lut_$abc$22685$li226_li226_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li226_li226_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[2]  (
        .C(\dffre_bi_d[2]_clock_0_0 ),
        .D(\dffre_bi_d[2]_input_0_0 ),
        .E(\dffre_bi_d[2]_input_2_0 ),
        .R(\dffre_bi_d[2]_input_1_0 ),
        .Q(\dffre_bi_d[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li348_li348  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li348_li348_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li348_li348_input_0_0 
         }),
        .out(\lut_$abc$22685$li348_li348_output_0_0 )
    );

    dffre #(
    ) \dffre_common[16]  (
        .C(\dffre_common[16]_clock_0_0 ),
        .D(\dffre_common[16]_input_0_0 ),
        .E(\dffre_common[16]_input_2_0 ),
        .R(\dffre_common[16]_input_1_0 ),
        .Q(\dffre_common[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li347_li347  (
        .in({
            \lut_$abc$22685$li347_li347_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li347_li347_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li347_li347_output_0_0 )
    );

    dffre #(
    ) \dffre_common[15]  (
        .C(\dffre_common[15]_clock_0_0 ),
        .D(\dffre_common[15]_input_0_0 ),
        .E(\dffre_common[15]_input_2_0 ),
        .R(\dffre_common[15]_input_1_0 ),
        .Q(\dffre_common[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li346_li346  (
        .in({
            \lut_$abc$22685$li346_li346_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li346_li346_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li346_li346_output_0_0 )
    );

    dffre #(
    ) \dffre_common[14]  (
        .C(\dffre_common[14]_clock_0_0 ),
        .D(\dffre_common[14]_input_0_0 ),
        .E(\dffre_common[14]_input_2_0 ),
        .R(\dffre_common[14]_input_1_0 ),
        .Q(\dffre_common[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li324_li324  (
        .in({
            \lut_$abc$22685$li324_li324_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li324_li324_input_0_0 
         }),
        .out(\lut_$abc$22685$li324_li324_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[10]  (
        .C(\dffre_br_ddd[10]_clock_0_0 ),
        .D(\dffre_br_ddd[10]_input_0_0 ),
        .E(\dffre_br_ddd[10]_input_2_0 ),
        .R(\dffre_br_ddd[10]_input_1_0 ),
        .Q(\dffre_br_ddd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li230_li230  (
        .in({
            1'b0,
            \lut_$abc$22685$li230_li230_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li230_li230_input_0_0 
         }),
        .out(\lut_$abc$22685$li230_li230_output_0_0 )
    );

    dffre #(
    ) \dffre_bi_d[6]  (
        .C(\dffre_bi_d[6]_clock_0_0 ),
        .D(\dffre_bi_d[6]_input_0_0 ),
        .E(\dffre_bi_d[6]_input_2_0 ),
        .R(\dffre_bi_d[6]_input_1_0 ),
        .Q(\dffre_bi_d[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li288_li288  (
        .in({
            \lut_$abc$22685$li288_li288_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li288_li288_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li288_li288_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[10]  (
        .C(\dffre_br_d[10]_clock_0_0 ),
        .D(\dffre_br_d[10]_input_0_0 ),
        .E(\dffre_br_d[10]_input_2_0 ),
        .R(\dffre_br_d[10]_input_1_0 ),
        .Q(\dffre_br_d[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li306_li306  (
        .in({
            1'b0,
            \lut_$abc$22685$li306_li306_input_0_3 ,
            \lut_$abc$22685$li306_li306_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li306_li306_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[10]  (
        .C(\dffre_br_dd[10]_clock_0_0 ),
        .D(\dffre_br_dd[10]_input_0_0 ),
        .E(\dffre_br_dd[10]_input_2_0 ),
        .R(\dffre_br_dd[10]_input_1_0 ),
        .Q(\dffre_br_dd[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li327_li327  (
        .in({
            \lut_$abc$22685$li327_li327_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li327_li327_input_0_0 
         }),
        .out(\lut_$abc$22685$li327_li327_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[13]  (
        .C(\dffre_br_ddd[13]_clock_0_0 ),
        .D(\dffre_br_ddd[13]_input_0_0 ),
        .E(\dffre_br_ddd[13]_input_2_0 ),
        .R(\dffre_br_ddd[13]_input_1_0 ),
        .Q(\dffre_br_ddd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li309_li309  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li309_li309_input_0_2 ,
            1'b0,
            \lut_$abc$22685$li309_li309_input_0_0 
         }),
        .out(\lut_$abc$22685$li309_li309_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[13]  (
        .C(\dffre_br_dd[13]_clock_0_0 ),
        .D(\dffre_br_dd[13]_input_0_0 ),
        .E(\dffre_br_dd[13]_input_2_0 ),
        .R(\dffre_br_dd[13]_input_1_0 ),
        .Q(\dffre_br_dd[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li291_li291  (
        .in({
            \lut_$abc$22685$li291_li291_input_0_4 ,
            1'b0,
            \lut_$abc$22685$li291_li291_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$22685$li291_li291_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[13]  (
        .C(\dffre_br_d[13]_clock_0_0 ),
        .D(\dffre_br_d[13]_input_0_0 ),
        .E(\dffre_br_d[13]_input_2_0 ),
        .R(\dffre_br_d[13]_input_1_0 ),
        .Q(\dffre_br_d[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li281_li281  (
        .in({
            \lut_$abc$22685$li281_li281_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li281_li281_input_0_0 
         }),
        .out(\lut_$abc$22685$li281_li281_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[3]  (
        .C(\dffre_br_d[3]_clock_0_0 ),
        .D(\dffre_br_d[3]_input_0_0 ),
        .E(\dffre_br_d[3]_input_2_0 ),
        .R(\dffre_br_d[3]_input_1_0 ),
        .Q(\dffre_br_d[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li299_li299  (
        .in({
            \lut_$abc$22685$li299_li299_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li299_li299_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li299_li299_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[3]  (
        .C(\dffre_br_dd[3]_clock_0_0 ),
        .D(\dffre_br_dd[3]_input_0_0 ),
        .E(\dffre_br_dd[3]_input_2_0 ),
        .R(\dffre_br_dd[3]_input_1_0 ),
        .Q(\dffre_br_dd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li317_li317  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$22685$li317_li317_input_0_1 ,
            \lut_$abc$22685$li317_li317_input_0_0 
         }),
        .out(\lut_$abc$22685$li317_li317_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[3]  (
        .C(\dffre_br_ddd[3]_clock_0_0 ),
        .D(\dffre_br_ddd[3]_input_0_0 ),
        .E(\dffre_br_ddd[3]_input_2_0 ),
        .R(\dffre_br_ddd[3]_input_1_0 ),
        .Q(\dffre_br_ddd[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$22685$li293_li293  (
        .in({
            1'b0,
            \lut_$abc$22685$li293_li293_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li293_li293_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li293_li293_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[15]  (
        .C(\dffre_br_d[15]_clock_0_0 ),
        .D(\dffre_br_d[15]_input_0_0 ),
        .E(\dffre_br_d[15]_input_2_0 ),
        .R(\dffre_br_d[15]_input_1_0 ),
        .Q(\dffre_br_d[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$22685$li311_li311  (
        .in({
            1'b0,
            \lut_$abc$22685$li311_li311_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li311_li311_input_0_0 
         }),
        .out(\lut_$abc$22685$li311_li311_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[15]  (
        .C(\dffre_br_dd[15]_clock_0_0 ),
        .D(\dffre_br_dd[15]_input_0_0 ),
        .E(\dffre_br_dd[15]_input_2_0 ),
        .R(\dffre_br_dd[15]_input_1_0 ),
        .Q(\dffre_br_dd[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$22685$li294_li294  (
        .in({
            1'b0,
            \lut_$abc$22685$li294_li294_input_0_3 ,
            1'b0,
            \lut_$abc$22685$li294_li294_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li294_li294_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[16]  (
        .C(\dffre_br_d[16]_clock_0_0 ),
        .D(\dffre_br_d[16]_input_0_0 ),
        .E(\dffre_br_d[16]_input_2_0 ),
        .R(\dffre_br_d[16]_input_1_0 ),
        .Q(\dffre_br_d[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li331_li331  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li331_li331_input_0_2 ,
            \lut_$abc$22685$li331_li331_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li331_li331_output_0_0 )
    );

    dffre #(
    ) \dffre_br_ddd[17]  (
        .C(\dffre_br_ddd[17]_clock_0_0 ),
        .D(\dffre_br_ddd[17]_input_0_0 ),
        .E(\dffre_br_ddd[17]_input_2_0 ),
        .R(\dffre_br_ddd[17]_input_1_0 ),
        .Q(\dffre_br_ddd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$22685$li313_li313  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$22685$li313_li313_input_0_2 ,
            \lut_$abc$22685$li313_li313_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li313_li313_output_0_0 )
    );

    dffre #(
    ) \dffre_br_dd[17]  (
        .C(\dffre_br_dd[17]_clock_0_0 ),
        .D(\dffre_br_dd[17]_input_0_0 ),
        .E(\dffre_br_dd[17]_input_2_0 ),
        .R(\dffre_br_dd[17]_input_1_0 ),
        .Q(\dffre_br_dd[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$22685$li295_li295  (
        .in({
            \lut_$abc$22685$li295_li295_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$22685$li295_li295_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$22685$li295_li295_output_0_0 )
    );

    dffre #(
    ) \dffre_br_d[17]  (
        .C(\dffre_br_d[17]_clock_0_0 ),
        .D(\dffre_br_d[17]_input_0_0 ),
        .E(\dffre_br_d[17]_input_2_0 ),
        .R(\dffre_br_d[17]_input_1_0 ),
        .Q(\dffre_br_d[17]_output_0_0 )
    );


endmodule
