--
-- Automatically generated by
-- CONPRO: Hardware Synthesis with an Imperative High Level Multiprocess Approach
--         (c) 2006-2009 by BSSLAB, Dr. Stefan Bosse
--         Version: 2.1 Revision: D101 Genetic size: 2267134
--         Compile date: Mon Aug 17 19:21:41 CEST 2009
--         Compiled by:  sbosse
--         Compiled on:  SunOS sunsil 5.10 Generic_137137-09 sun4u sparc SUNW,Sun-Blade-2500

-- Process implementation of process <p1> from module <A>.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;
entity a_p1 is
port(
  -- Connections to external objects, components and the outside world
  signal REG_d_RD: in signed(15 downto 0);
  signal REG_d_WR: out signed(15 downto 0);
  signal REG_d_WE: out std_logic;
  signal PRO_p1_ENABLE: in std_logic;
  signal PRO_p1_END: out std_logic;
  signal conpro_system_clk: in std_logic;
  signal conpro_system_reset: in std_logic
);
end a_p1;
architecture main of a_p1 is
  -- Local and temporary data objects
  signal n: signed(15 downto 0);
  signal sum: signed(15 downto 0);
  -- Auxilliary ALU signals
  signal res_1_Alu_add: signed(15 downto 0);
  signal alu_1_op1: signed(15 downto 0);
  signal alu_1_op2: signed(15 downto 0);
  signal alu_1_res: signed(15 downto 0);
  signal alu_1_reg: signed(15 downto 0);
  -- State Processing
  type pro_states is (
    S_p1_start, -- PROCESS0[:0]
    S_i1_bind_to_2, -- ASSIGN16603[a.cp:23]
    S_i3_assign, -- ASSIGN46721[a.cp:26]
    S_i3_assign_1, -- ASSIGN46721[a.cp:26]
    S_i4_assign, -- ASSIGN38352[a.cp:27]
    S_i5_assign, -- ASSIGN47800[a.cp:26]
    S_i5_assign_1, -- ASSIGN47800[a.cp:26]
    S_i6_assign, -- ASSIGN71698[a.cp:27]
    S_i7_assign, -- ASSIGN98648[a.cp:26]
    S_i7_assign_1, -- ASSIGN98648[a.cp:26]
    S_i8_assign, -- ASSIGN72721[a.cp:27]
    S_i9_assign, -- ASSIGN61374[a.cp:26]
    S_i9_assign_1, -- ASSIGN61374[a.cp:26]
    S_i10_assign, -- ASSIGN5427[a.cp:27]
    S_i11_assign, -- ASSIGN63574[a.cp:26]
    S_i11_assign_1, -- ASSIGN63574[a.cp:26]
    S_i12_assign, -- ASSIGN47348[a.cp:27]
    S_i13_assign, -- ASSIGN16077[a.cp:26]
    S_i13_assign_1, -- ASSIGN16077[a.cp:26]
    S_i14_assign, -- ASSIGN11607[a.cp:27]
    S_i15_assign, -- ASSIGN42151[a.cp:26]
    S_i15_assign_1, -- ASSIGN42151[a.cp:26]
    S_i16_assign, -- ASSIGN43252[a.cp:27]
    S_i17_assign, -- ASSIGN41425[a.cp:26]
    S_i17_assign_1, -- ASSIGN41425[a.cp:26]
    S_i18_assign, -- ASSIGN58270[a.cp:27]
    S_i19_assign, -- ASSIGN43856[a.cp:26]
    S_i19_assign_1, -- ASSIGN43856[a.cp:26]
    S_i20_assign, -- ASSIGN99481[a.cp:27]
    S_i21_assign, -- ASSIGN34847[a.cp:26]
    S_i21_assign_1, -- ASSIGN34847[a.cp:26]
    S_i22_assign, -- ASSIGN57915[a.cp:27]
    S_i23_assign, -- ASSIGN45461[a.cp:26]
    S_i23_assign_1, -- ASSIGN45461[a.cp:26]
    S_i24_assign, -- ASSIGN70081[a.cp:27]
    S_i25_assign, -- ASSIGN58065[a.cp:26]
    S_i25_assign_1, -- ASSIGN58065[a.cp:26]
    S_i26_assign, -- ASSIGN88513[a.cp:27]
    S_i27_assign, -- ASSIGN14545[a.cp:26]
    S_i27_assign_1, -- ASSIGN14545[a.cp:26]
    S_i28_assign, -- ASSIGN40275[a.cp:27]
    S_i29_assign, -- ASSIGN74415[a.cp:26]
    S_i29_assign_1, -- ASSIGN74415[a.cp:26]
    S_i30_assign, -- ASSIGN38794[a.cp:27]
    S_i31_assign, -- ASSIGN8441[a.cp:26]
    S_i31_assign_1, -- ASSIGN8441[a.cp:26]
    S_i32_assign, -- ASSIGN29677[a.cp:27]
    S_i33_assign, -- ASSIGN25871[a.cp:26]
    S_i33_assign_1, -- ASSIGN25871[a.cp:26]
    S_i34_assign, -- ASSIGN11997[a.cp:27]
    S_i35_assign, -- ASSIGN89339[a.cp:29]
    S_p1_end -- PROCESS0[:0]
    );
  signal pro_state: pro_states := S_p1_start;
  signal pro_state_next: pro_states := S_p1_start;
  type alu_ops is (
    Alu_add,
    Alu_nop
    );
  signal alu_1_op: alu_ops;
  -- Auxilliary toplevel definitions
  constant CONST_I16_2: signed(15 downto 0) := "0000000000000010";
  constant CONST_I16_0: signed(15 downto 0) := "0000000000000000";
  constant CONST_I16_1: signed(15 downto 0) := "0000000000000001";
  constant CONST_I16_3: signed(15 downto 0) := "0000000000000011";
  constant CONST_I16_4: signed(15 downto 0) := "0000000000000100";
  constant CONST_I16_5: signed(15 downto 0) := "0000000000000101";
  constant CONST_I16_6: signed(15 downto 0) := "0000000000000110";
  constant CONST_I16_7: signed(15 downto 0) := "0000000000000111";
  constant CONST_I16_8: signed(15 downto 0) := "0000000000001000";
  constant CONST_I16_9: signed(15 downto 0) := "0000000000001001";
  constant CONST_I16_10: signed(15 downto 0) := "0000000000001010";
  constant CONST_I16_11: signed(15 downto 0) := "0000000000001011";
  constant CONST_I16_12: signed(15 downto 0) := "0000000000001100";
  constant CONST_I16_13: signed(15 downto 0) := "0000000000001101";
  constant CONST_I16_14: signed(15 downto 0) := "0000000000001110";
  constant CONST_I16_15: signed(15 downto 0) := "0000000000001111";
  -- ConPro VHDL Library
  --
  -- ConPro2 library
  --
  --  Version 2.1.2
  --
  
  function min(n,m:natural) return natural is
    begin
      if n < m then return n;
      elsif m < n then return m;
      else return n; end if;
    end;
  function max(n,m:natural) return natural is
    begin
      if n > m then return n;
      elsif m > n then return m;
      else return n; end if;
    end;
  
  --
  -- multiplier with width_A=width_B=width_RES, type I
  --
  function mult(A,B: SIGNED) return SIGNED is
    variable BA: SIGNED((A'length+B'length-1) downto 0);
    variable BA_n: SIGNED((A'length-1) downto 0);
    begin
      BA := A * B;
      BA_n := conv_signed(BA,A'length);
      return (BA_n);
    end;
  --
  -- multiplier with width_A=width_B=width_RES, type L
  --
  function mult(A,B: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR is
    variable BA: STD_LOGIC_VECTOR((A'length+B'length-1) downto 0);
    variable BA_n: STD_LOGIC_VECTOR((A'length-1) downto 0);
    begin
      BA := A * B;
      BA_n := BA((A'length-1) downto 0);
      return (BA_n);
    end;
  --
  -- Overloading of 1 bit adder, type L
  --
  function "+" (L: std_logic; R:integer) return std_logic is
    begin
      if R = 0 then return L; else return (L xor '1'); end if;
    end "+";
  
  --
  -- Type conversion
  -- ConPro types! L: logic(std_logic), I:integer(signed), N:natural(integer)
  -- Argument width relation: n <= m
  --
  function Ln_to_Lm(L_n:std_logic_vector;n,m:natural) return std_logic_vector is
    variable fill: std_logic_vector(max(1,m-n-1) downto 0) := (others => '0');
    variable L_m: std_logic_vector(m-1 downto 0);
    begin
      if (m-n) > 1 then L_m := fill & L_n;
      else L_m := '0' & L_n; end if;
      return L_m;
    end;
  function Lm_to_Ln(L_m:std_logic_vector;m,n:natural) return std_logic_vector is
    variable L_n: std_logic_vector(n-1 downto 0);
    begin
      L_n := L_m(n-1 downto 0);
      return L_n;
    end;
  function Ln_to_Lm_1(L_n:std_logic_vector;n,m:natural) return std_logic_vector is
    variable L_m: std_logic_vector(m-1 downto 0);
    begin
      L_m := '1' & L_n;
      return L_m;
    end;
  function In_to_Im(I_n:signed;n,m:natural) return signed is
    variable I_m: signed(m-1 downto 0);
    begin
      I_m := conv_signed(I_n,m);
      return I_m;
    end;
  function Im_to_In(I_m:signed;m,n:natural) return signed is
    variable I_n: signed(n-1 downto 0);
    begin
      I_n := conv_signed(I_m,n);
      return I_n;
    end;
  function I_to_L(I:signed) return std_logic_vector is
    variable L: std_logic_vector(I'length-1 downto 0);
    begin
      L := std_logic_vector(I);
      return L;
    end;
  function In_to_Lm(I_n:signed;n,m:natural) return std_logic_vector is
    variable L_m: std_logic_vector(m-1 downto 0);
    begin
      L_m := std_logic_vector(conv_signed(I_n,m));
      return L_m;
    end;
  function Im_to_Ln(I_m:signed;m,n:natural) return std_logic_vector is
    variable L_n: std_logic_vector(n-1 downto 0);
    begin
      L_n := std_logic_vector(conv_signed(I_m,n));
      return L_n;
    end;
  function L_to_I(L:std_logic_vector) return signed is
    variable I: signed(L'length-1 downto 0);
    begin
      I := signed(L);
      return I;
    end;
  function L_to_B(L:std_logic_vector) return boolean is
    variable comp: std_logic_vector(L'length-1 downto 0) := (others => '1');
    variable B: boolean;
    begin
      B := (L = comp);
      return B;
    end;
  function Ln_to_B(L:std_logic_vector;n:natural) return boolean is
    variable comp: std_logic_vector(n-1 downto 0) := (others => '1');
    variable B: boolean;
    begin
      B := (L = comp);
      return B;
    end;
  function I_to_B(I:signed) return boolean is
    variable comp: signed(I'length-1 downto 0) := (others => '1');
    variable B: boolean;
    begin
      B := (I = comp);
      return B;
    end;
  function In_to_B(I:signed;n:natural) return boolean is
    variable comp: signed(n-1 downto 0) := (others => '1');
    variable B: boolean;
    begin
      B := (I = comp);
      return B;
    end;
  function Ln_to_Im(L_n:std_logic_vector;n,m:natural) return signed is
    variable I_m: signed(m-1 downto 0);
    begin
      I_m := conv_signed(signed(L_n),m);
      return I_m;
    end;
  function Lm_to_In(L_m:std_logic_vector;m,n:natural) return signed is
    variable I_n: signed(n-1 downto 0);
    begin
      I_n := conv_signed(signed(L_m),n);
      return I_n;
    end;
  function N_to_Im(N:natural;m:natural) return signed is
    variable I_m: signed(m-1 downto 0);
    begin
      I_m := conv_signed(N,m);
      return I_m;
    end;
  function L_to_N(L:std_logic_vector) return integer is
    variable N: integer;
    begin
      N := conv_integer(unsigned((L)));
      return N;
    end;
  function I_to_N(I:signed) return integer is
    variable N: integer;
    begin
      N := conv_integer(unsigned((I)));
      return N;
    end;
begin
  state_transition: process(
          PRO_p1_ENABLE,
          pro_state_next,
          conpro_system_clk,
          conpro_system_reset
  )
  begin
    if conpro_system_clk'event and conpro_system_clk='1' then
      if conpro_system_reset='0' or PRO_p1_ENABLE='0' then
        pro_state <= S_p1_start;
      else
        pro_state <= pro_state_next;
      end if;
    end if;
  end process state_transition;
  -- Process implementation
  -- Instruction Controlpath Unit - The Leitwerk
  control_path: process(
          pro_state
          )
  begin
    PRO_p1_END <= '0';
    case pro_state is
      when S_p1_start => -- PROCESS0[:0]
        pro_state_next <= S_i1_bind_to_2;
      when S_i1_bind_to_2 => -- ASSIGN16603[a.cp:23]
        pro_state_next <= S_i3_assign;
      when S_i3_assign => -- ASSIGN46721[a.cp:26]
        pro_state_next <= S_i3_assign_1;
      when S_i3_assign_1 => -- ASSIGN46721[a.cp:26]
        pro_state_next <= S_i4_assign;
      when S_i4_assign => -- ASSIGN38352[a.cp:27]
        pro_state_next <= S_i5_assign;
      when S_i5_assign => -- ASSIGN47800[a.cp:26]
        pro_state_next <= S_i5_assign_1;
      when S_i5_assign_1 => -- ASSIGN47800[a.cp:26]
        pro_state_next <= S_i6_assign;
      when S_i6_assign => -- ASSIGN71698[a.cp:27]
        pro_state_next <= S_i7_assign;
      when S_i7_assign => -- ASSIGN98648[a.cp:26]
        pro_state_next <= S_i7_assign_1;
      when S_i7_assign_1 => -- ASSIGN98648[a.cp:26]
        pro_state_next <= S_i8_assign;
      when S_i8_assign => -- ASSIGN72721[a.cp:27]
        pro_state_next <= S_i9_assign;
      when S_i9_assign => -- ASSIGN61374[a.cp:26]
        pro_state_next <= S_i9_assign_1;
      when S_i9_assign_1 => -- ASSIGN61374[a.cp:26]
        pro_state_next <= S_i10_assign;
      when S_i10_assign => -- ASSIGN5427[a.cp:27]
        pro_state_next <= S_i11_assign;
      when S_i11_assign => -- ASSIGN63574[a.cp:26]
        pro_state_next <= S_i11_assign_1;
      when S_i11_assign_1 => -- ASSIGN63574[a.cp:26]
        pro_state_next <= S_i12_assign;
      when S_i12_assign => -- ASSIGN47348[a.cp:27]
        pro_state_next <= S_i13_assign;
      when S_i13_assign => -- ASSIGN16077[a.cp:26]
        pro_state_next <= S_i13_assign_1;
      when S_i13_assign_1 => -- ASSIGN16077[a.cp:26]
        pro_state_next <= S_i14_assign;
      when S_i14_assign => -- ASSIGN11607[a.cp:27]
        pro_state_next <= S_i15_assign;
      when S_i15_assign => -- ASSIGN42151[a.cp:26]
        pro_state_next <= S_i15_assign_1;
      when S_i15_assign_1 => -- ASSIGN42151[a.cp:26]
        pro_state_next <= S_i16_assign;
      when S_i16_assign => -- ASSIGN43252[a.cp:27]
        pro_state_next <= S_i17_assign;
      when S_i17_assign => -- ASSIGN41425[a.cp:26]
        pro_state_next <= S_i17_assign_1;
      when S_i17_assign_1 => -- ASSIGN41425[a.cp:26]
        pro_state_next <= S_i18_assign;
      when S_i18_assign => -- ASSIGN58270[a.cp:27]
        pro_state_next <= S_i19_assign;
      when S_i19_assign => -- ASSIGN43856[a.cp:26]
        pro_state_next <= S_i19_assign_1;
      when S_i19_assign_1 => -- ASSIGN43856[a.cp:26]
        pro_state_next <= S_i20_assign;
      when S_i20_assign => -- ASSIGN99481[a.cp:27]
        pro_state_next <= S_i21_assign;
      when S_i21_assign => -- ASSIGN34847[a.cp:26]
        pro_state_next <= S_i21_assign_1;
      when S_i21_assign_1 => -- ASSIGN34847[a.cp:26]
        pro_state_next <= S_i22_assign;
      when S_i22_assign => -- ASSIGN57915[a.cp:27]
        pro_state_next <= S_i23_assign;
      when S_i23_assign => -- ASSIGN45461[a.cp:26]
        pro_state_next <= S_i23_assign_1;
      when S_i23_assign_1 => -- ASSIGN45461[a.cp:26]
        pro_state_next <= S_i24_assign;
      when S_i24_assign => -- ASSIGN70081[a.cp:27]
        pro_state_next <= S_i25_assign;
      when S_i25_assign => -- ASSIGN58065[a.cp:26]
        pro_state_next <= S_i25_assign_1;
      when S_i25_assign_1 => -- ASSIGN58065[a.cp:26]
        pro_state_next <= S_i26_assign;
      when S_i26_assign => -- ASSIGN88513[a.cp:27]
        pro_state_next <= S_i27_assign;
      when S_i27_assign => -- ASSIGN14545[a.cp:26]
        pro_state_next <= S_i27_assign_1;
      when S_i27_assign_1 => -- ASSIGN14545[a.cp:26]
        pro_state_next <= S_i28_assign;
      when S_i28_assign => -- ASSIGN40275[a.cp:27]
        pro_state_next <= S_i29_assign;
      when S_i29_assign => -- ASSIGN74415[a.cp:26]
        pro_state_next <= S_i29_assign_1;
      when S_i29_assign_1 => -- ASSIGN74415[a.cp:26]
        pro_state_next <= S_i30_assign;
      when S_i30_assign => -- ASSIGN38794[a.cp:27]
        pro_state_next <= S_i31_assign;
      when S_i31_assign => -- ASSIGN8441[a.cp:26]
        pro_state_next <= S_i31_assign_1;
      when S_i31_assign_1 => -- ASSIGN8441[a.cp:26]
        pro_state_next <= S_i32_assign;
      when S_i32_assign => -- ASSIGN29677[a.cp:27]
        pro_state_next <= S_i33_assign;
      when S_i33_assign => -- ASSIGN25871[a.cp:26]
        pro_state_next <= S_i33_assign_1;
      when S_i33_assign_1 => -- ASSIGN25871[a.cp:26]
        pro_state_next <= S_i34_assign;
      when S_i34_assign => -- ASSIGN11997[a.cp:27]
        pro_state_next <= S_i35_assign;
      when S_i35_assign => -- ASSIGN89339[a.cp:29]
        pro_state_next <= S_p1_end;
      when S_p1_end => -- PROCESS0[:0]
        pro_state_next <= S_p1_end;
        PRO_p1_END <= '1';
    end case;
  end process control_path;
  
  -- Instruction Datapath Combinational Unit
  data_path: process(
          sum,
          pro_state
          )
  begin
    -- Default values
    alu_1_op <= Alu_nop;
    alu_1_op1 <= conv_signed(0,16);
    alu_1_op2 <= conv_signed(0,16);
    REG_d_WR <= conv_signed(0,16);
    REG_d_WE <= '0';
    case pro_state is
      when S_p1_start => -- PROCESS0[:0]
        null;
      when S_i1_bind_to_2 => -- ASSIGN16603[a.cp:23]
        null;
      when S_i3_assign => -- ASSIGN46721[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_0;
        alu_1_op  <= Alu_add;
      when S_i3_assign_1 => -- ASSIGN46721[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i4_assign => -- ASSIGN38352[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i5_assign => -- ASSIGN47800[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_1;
        alu_1_op  <= Alu_add;
      when S_i5_assign_1 => -- ASSIGN47800[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i6_assign => -- ASSIGN71698[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i7_assign => -- ASSIGN98648[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i7_assign_1 => -- ASSIGN98648[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i8_assign => -- ASSIGN72721[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i9_assign => -- ASSIGN61374[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_3;
        alu_1_op  <= Alu_add;
      when S_i9_assign_1 => -- ASSIGN61374[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i10_assign => -- ASSIGN5427[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i11_assign => -- ASSIGN63574[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_4;
        alu_1_op  <= Alu_add;
      when S_i11_assign_1 => -- ASSIGN63574[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i12_assign => -- ASSIGN47348[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i13_assign => -- ASSIGN16077[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_5;
        alu_1_op  <= Alu_add;
      when S_i13_assign_1 => -- ASSIGN16077[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i14_assign => -- ASSIGN11607[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i15_assign => -- ASSIGN42151[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_6;
        alu_1_op  <= Alu_add;
      when S_i15_assign_1 => -- ASSIGN42151[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i16_assign => -- ASSIGN43252[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i17_assign => -- ASSIGN41425[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_7;
        alu_1_op  <= Alu_add;
      when S_i17_assign_1 => -- ASSIGN41425[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i18_assign => -- ASSIGN58270[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i19_assign => -- ASSIGN43856[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_8;
        alu_1_op  <= Alu_add;
      when S_i19_assign_1 => -- ASSIGN43856[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i20_assign => -- ASSIGN99481[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i21_assign => -- ASSIGN34847[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_9;
        alu_1_op  <= Alu_add;
      when S_i21_assign_1 => -- ASSIGN34847[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i22_assign => -- ASSIGN57915[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i23_assign => -- ASSIGN45461[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_10;
        alu_1_op  <= Alu_add;
      when S_i23_assign_1 => -- ASSIGN45461[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i24_assign => -- ASSIGN70081[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i25_assign => -- ASSIGN58065[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_11;
        alu_1_op  <= Alu_add;
      when S_i25_assign_1 => -- ASSIGN58065[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i26_assign => -- ASSIGN88513[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i27_assign => -- ASSIGN14545[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_12;
        alu_1_op  <= Alu_add;
      when S_i27_assign_1 => -- ASSIGN14545[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i28_assign => -- ASSIGN40275[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i29_assign => -- ASSIGN74415[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_13;
        alu_1_op  <= Alu_add;
      when S_i29_assign_1 => -- ASSIGN74415[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i30_assign => -- ASSIGN38794[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i31_assign => -- ASSIGN8441[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_14;
        alu_1_op  <= Alu_add;
      when S_i31_assign_1 => -- ASSIGN8441[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i32_assign => -- ASSIGN29677[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i33_assign => -- ASSIGN25871[a.cp:26]
        alu_1_op1 <= sum;
        alu_1_op2 <= CONST_I16_15;
        alu_1_op  <= Alu_add;
      when S_i33_assign_1 => -- ASSIGN25871[a.cp:26]
        alu_1_op1 <= alu_1_reg;
        alu_1_op2 <= n;
        alu_1_op  <= Alu_add;
      when S_i34_assign => -- ASSIGN11997[a.cp:27]
        alu_1_op1 <= n;
        alu_1_op2 <= CONST_I16_2;
        alu_1_op  <= Alu_add;
      when S_i35_assign => -- ASSIGN89339[a.cp:29]
        REG_d_WR <= sum;
        REG_d_WE <= '1';
      when S_p1_end => -- PROCESS0[:0]
        null;
    end case;
  end process data_path;
  
  -- Instruction Datapath Transitional Unit
  data_trans: process(
          REG_d_RD,
          alu_1_res,
          sum,
          alu_1_reg,
          n,
          conpro_system_clk,
          conpro_system_reset,
          pro_state
          )
  begin
    if conpro_system_clk'event and conpro_system_clk='1' then
      if conpro_system_reset = '0' then
        n <= conv_signed(0,16);
        sum <= conv_signed(0,16);
        alu_1_reg <= conv_signed(0,16);
      else
        case pro_state is
          when S_p1_start => -- PROCESS0[:0]
            null;
          when S_i1_bind_to_2 => -- ASSIGN16603[a.cp:23]
            n <= CONST_I16_2;
            sum <= REG_d_RD;
          when S_i3_assign => -- ASSIGN46721[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i3_assign_1 => -- ASSIGN46721[a.cp:26]
            sum <= alu_1_res;
          when S_i4_assign => -- ASSIGN38352[a.cp:27]
            n <= alu_1_res;
          when S_i5_assign => -- ASSIGN47800[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i5_assign_1 => -- ASSIGN47800[a.cp:26]
            sum <= alu_1_res;
          when S_i6_assign => -- ASSIGN71698[a.cp:27]
            n <= alu_1_res;
          when S_i7_assign => -- ASSIGN98648[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i7_assign_1 => -- ASSIGN98648[a.cp:26]
            sum <= alu_1_res;
          when S_i8_assign => -- ASSIGN72721[a.cp:27]
            n <= alu_1_res;
          when S_i9_assign => -- ASSIGN61374[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i9_assign_1 => -- ASSIGN61374[a.cp:26]
            sum <= alu_1_res;
          when S_i10_assign => -- ASSIGN5427[a.cp:27]
            n <= alu_1_res;
          when S_i11_assign => -- ASSIGN63574[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i11_assign_1 => -- ASSIGN63574[a.cp:26]
            sum <= alu_1_res;
          when S_i12_assign => -- ASSIGN47348[a.cp:27]
            n <= alu_1_res;
          when S_i13_assign => -- ASSIGN16077[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i13_assign_1 => -- ASSIGN16077[a.cp:26]
            sum <= alu_1_res;
          when S_i14_assign => -- ASSIGN11607[a.cp:27]
            n <= alu_1_res;
          when S_i15_assign => -- ASSIGN42151[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i15_assign_1 => -- ASSIGN42151[a.cp:26]
            sum <= alu_1_res;
          when S_i16_assign => -- ASSIGN43252[a.cp:27]
            n <= alu_1_res;
          when S_i17_assign => -- ASSIGN41425[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i17_assign_1 => -- ASSIGN41425[a.cp:26]
            sum <= alu_1_res;
          when S_i18_assign => -- ASSIGN58270[a.cp:27]
            n <= alu_1_res;
          when S_i19_assign => -- ASSIGN43856[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i19_assign_1 => -- ASSIGN43856[a.cp:26]
            sum <= alu_1_res;
          when S_i20_assign => -- ASSIGN99481[a.cp:27]
            n <= alu_1_res;
          when S_i21_assign => -- ASSIGN34847[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i21_assign_1 => -- ASSIGN34847[a.cp:26]
            sum <= alu_1_res;
          when S_i22_assign => -- ASSIGN57915[a.cp:27]
            n <= alu_1_res;
          when S_i23_assign => -- ASSIGN45461[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i23_assign_1 => -- ASSIGN45461[a.cp:26]
            sum <= alu_1_res;
          when S_i24_assign => -- ASSIGN70081[a.cp:27]
            n <= alu_1_res;
          when S_i25_assign => -- ASSIGN58065[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i25_assign_1 => -- ASSIGN58065[a.cp:26]
            sum <= alu_1_res;
          when S_i26_assign => -- ASSIGN88513[a.cp:27]
            n <= alu_1_res;
          when S_i27_assign => -- ASSIGN14545[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i27_assign_1 => -- ASSIGN14545[a.cp:26]
            sum <= alu_1_res;
          when S_i28_assign => -- ASSIGN40275[a.cp:27]
            n <= alu_1_res;
          when S_i29_assign => -- ASSIGN74415[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i29_assign_1 => -- ASSIGN74415[a.cp:26]
            sum <= alu_1_res;
          when S_i30_assign => -- ASSIGN38794[a.cp:27]
            n <= alu_1_res;
          when S_i31_assign => -- ASSIGN8441[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i31_assign_1 => -- ASSIGN8441[a.cp:26]
            sum <= alu_1_res;
          when S_i32_assign => -- ASSIGN29677[a.cp:27]
            n <= alu_1_res;
          when S_i33_assign => -- ASSIGN25871[a.cp:26]
            alu_1_reg <= alu_1_res;
          when S_i33_assign_1 => -- ASSIGN25871[a.cp:26]
            sum <= alu_1_res;
          when S_i34_assign => -- ASSIGN11997[a.cp:27]
            n <= alu_1_res;
          when S_i35_assign => -- ASSIGN89339[a.cp:29]
            null;
          when S_p1_end => -- PROCESS0[:0]
            null;
        end case;
      end if;
    end if;
  end process data_trans;
  
  -- Object implementation
  -- Process Arithmetic Logic Boolean Unit: The Rechenwerk
  alu_1: process(
          alu_1_op,
          res_1_Alu_add
          )
  begin
    -- Default values
    alu_1_res <= conv_signed(0,16);
    case alu_1_op is
      when Alu_add => alu_1_res <= res_1_Alu_add;
      when Alu_nop => null;
    end case;
  end process alu_1;
  
  -- Toplevel assignments
  -- Monitors
  res_1_Alu_add <= alu_1_op1 + alu_1_op2;
end main;
