<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;CkEASX47eCl7ImA9WxBUEk8.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/321/comments/full/1</ns0:id><ns0:author>
			<ns0:name>cbiffle@google.com</ns0:name><ns0:uri>/u/cbiffle@google.com/</ns0:uri></ns0:author><ns0:content type="html">From the ARM ISA docs, it appears that
- for VLDx.y and VSTx.y instructions,
- where Rm is 13 (a roundabout way of specifying automatic post-indexing),
- the maximum base register displacement is 32 bytes.

More specifically, for VLDx/VSTx,
- For the multiple-structure forms, the max disp is 32 in all cases.
- For the single-lane forms, the max disp is 4x.
- For the all-lane forms, the max disp is also 4x.

This displacement is small enough that, for SFI purposes, we can treat it as a safe 
register update.  I'll make the change.</ns0:content><ns0:updated>2010-02-26T21:44:08.000Z</ns0:updated><ns0:published>2010-02-26T21:44:08.000Z</ns0:published><ns2:updates /><ns0:title>Comment 1 by cbiffle@google.com</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=321#c1" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/321/comments/full/1" rel="self" type="application/atom+xml" /></ns0:entry>