Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Mar 14 01:09:24 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.568        0.000                      0                  158        0.184        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.568        0.000                      0                  158        0.184        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.978ns (20.883%)  route 3.705ns (79.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.670     9.821    alu16/adder/E[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.701    14.390    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.952ns (19.394%)  route 3.957ns (80.606%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.550     5.134    inputstorer/btnB/CLK
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.282    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.307     6.714    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.838 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.572     7.409    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.533 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     7.997    inputstorer/btnB/M_detector_b_in
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.121 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.922    10.043    inputstorer/M_last_q_reg[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.169    14.832    inputstorer/M_storeB_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.952ns (19.394%)  route 3.957ns (80.606%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.550     5.134    inputstorer/btnB/CLK
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.282    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.307     6.714    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.838 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.572     7.409    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.533 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     7.997    inputstorer/btnB/M_detector_b_in
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.121 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.922    10.043    inputstorer/M_last_q_reg[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.169    14.832    inputstorer/M_storeB_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.978ns (20.892%)  route 3.703ns (79.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.668     9.819    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.978ns (20.892%)  route 3.703ns (79.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.668     9.819    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.978ns (20.892%)  route 3.703ns (79.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.668     9.819    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.978ns (20.892%)  route 3.703ns (79.108%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.668     9.819    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.978ns (21.469%)  route 3.577ns (78.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.542     9.693    inputstorer/E[0]
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y46         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.978ns (21.469%)  route 3.577ns (78.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.542     9.693    inputstorer/E[0]
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y46         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.978ns (21.469%)  route 3.577ns (78.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.138    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.286    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.410 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.718    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I4_O)        0.124     6.842 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.413    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.001    inputstorer/btnA/M_detector_a_in
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.150     8.151 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.542     9.693    inputstorer/E[0]
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y46         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  4.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 inputstorer/btnA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/sync/CLK
    SLICE_X60Y65         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  inputstorer/btnA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.105     1.801    inputstorer/btnA/sync/M_pipe_d[1]
    SLICE_X58Y64         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnA/sync/CLK
    SLICE_X58Y64         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.070     1.617    inputstorer/btnA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/btnA/CLK
    SLICE_X57Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/btnA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.767    inputstorer/btnA/M_ctr_q_reg[3]
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.875    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X57Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnA/CLK
    SLICE_X57Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X57Y59         FDRE (Hold_fdre_C_D)         0.105     1.614    inputstorer/btnA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnA/CLK
    SLICE_X57Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/btnA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.768    inputstorer/btnA/M_ctr_q_reg[11]
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     2.022    inputstorer/btnA/CLK
    SLICE_X57Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.105     1.613    inputstorer/btnA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.506    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.766    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    inputstorer/btnA/CLK
    SLICE_X57Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.105     1.611    inputstorer/btnA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnA/CLK
    SLICE_X57Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/btnA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.768    inputstorer/btnA/M_ctr_q_reg[7]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     2.022    inputstorer/btnA/CLK
    SLICE_X57Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.105     1.613    inputstorer/btnA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.503    inputstorer/btnB/CLK
    SLICE_X55Y66         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  inputstorer/btnB/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.763    inputstorer/btnB/M_ctr_q_reg[15]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X55Y66         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.017    inputstorer/btnB/CLK
    SLICE_X55Y66         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.105     1.608    inputstorer/btnB/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnA/CLK
    SLICE_X57Y62         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  inputstorer/btnA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.767    inputstorer/btnA/M_ctr_q_reg[15]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y62         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     2.020    inputstorer/btnA/CLK
    SLICE_X57Y62         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.612    inputstorer/btnA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.560     1.504    inputstorer/btnB/CLK
    SLICE_X55Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  inputstorer/btnB/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.764    inputstorer/btnB/M_ctr_q_reg[11]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.872    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X55Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.828     2.018    inputstorer/btnB/CLK
    SLICE_X55Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.105     1.609    inputstorer/btnB/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.558     1.502    inputstorer/btnB/CLK
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.762    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.870    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.826     2.016    inputstorer/btnB/CLK
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.105     1.607    inputstorer/btnB/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.560     1.504    inputstorer/btnB/CLK
    SLICE_X55Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  inputstorer/btnB/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.764    inputstorer/btnB/M_ctr_q_reg[3]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  inputstorer/btnB/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.872    inputstorer/btnB/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X55Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    inputstorer/btnB/CLK
    SLICE_X55Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.105     1.609    inputstorer/btnB/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y47   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y47   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y47   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.727ns  (logic 6.773ns (40.488%)  route 9.955ns (59.512%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.027 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.027    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.141    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.363 f  alu16/adder/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.044     7.407    alu16/adder/data0[8]
    SLICE_X56Y47         LUT6 (Prop_lut6_I2_O)        0.299     7.706 r  alu16/adder/io_led_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.182     8.888    alu16/adder/io_led_OBUF[16]_inst_i_7_n_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I1_O)        0.150     9.038 f  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.468     9.506    alu16/adder/io_dip[1]
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.328     9.834 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.343    13.176    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.727 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.727    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.021ns  (logic 6.747ns (42.111%)  route 9.274ns (57.889%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.027 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.027    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.141    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.363 r  alu16/adder/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.044     7.407    alu16/adder/data0[8]
    SLICE_X56Y47         LUT6 (Prop_lut6_I2_O)        0.299     7.706 f  alu16/adder/io_led_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.182     8.888    alu16/adder/io_led_OBUF[16]_inst_i_7_n_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I1_O)        0.150     9.038 r  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.668     9.706    inputstorer/io_led[16]
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.328    10.034 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.462    12.496    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    16.021 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.021    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.424ns  (logic 6.115ns (39.642%)  route 9.310ns (60.358%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.665     6.057 r  alu16/adder/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           1.040     7.097    alu16/adder/data0[2]
    SLICE_X56Y43         LUT6 (Prop_lut6_I2_O)        0.302     7.399 f  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           1.349     8.748    inputstorer/io_led[10]
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.872 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.003    11.875    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    15.424 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.424    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.393ns  (logic 6.509ns (42.288%)  route 8.883ns (57.712%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.027 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.027    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.141    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  alu16/adder/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.123     7.598    alu16/adder/data0[9]
    SLICE_X56Y47         LUT6 (Prop_lut6_I2_O)        0.303     7.901 f  alu16/adder/io_led_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           1.406     9.307    inputstorer/io_led[17]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.431 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.437    11.867    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    15.393 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    15.393    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.368ns  (logic 6.750ns (43.920%)  route 8.618ns (56.080%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.027 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.027    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.141    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  alu16/adder/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.255    alu16/adder/_inferred__0/i__carry__1_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.568 r  alu16/adder/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.310     6.878    inputstorer/O[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.306     7.184 f  inputstorer/io_led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.652     7.836    inputstorer/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X61Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.960 r  inputstorer/io_led_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.830     8.790    inputstorer/io_led_OBUF[0]
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.914 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.908    11.822    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    15.368 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.368    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.345ns  (logic 5.709ns (37.201%)  route 9.637ns (62.799%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.906     5.380    io_dip_IBUF[0]
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.152     5.532 r  io_led_OBUF[22]_inst_i_12/O
                         net (fo=5, routed)           0.464     5.996    inputstorer/io_led_OBUF[22]_inst_i_2_1
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.332     6.328 r  inputstorer/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.881     7.209    inputstorer/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.333 f  inputstorer/io_led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.733     8.067    inputstorer/io_led_OBUF[14]_inst_i_3_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.191 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.652    11.843    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.345 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.345    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.047ns  (logic 5.883ns (39.097%)  route 9.164ns (60.903%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.906     5.380    io_dip_IBUF[0]
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.152     5.532 r  io_led_OBUF[22]_inst_i_12/O
                         net (fo=5, routed)           0.334     5.866    inputstorer/io_led_OBUF[22]_inst_i_2_1
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.332     6.198 f  inputstorer/io_led_OBUF[13]_inst_i_13/O
                         net (fo=1, routed)           0.804     7.002    inputstorer/io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.126 f  inputstorer/io_led_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.606     7.732    inputstorer/io_led_OBUF[13]_inst_i_6_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.856 f  inputstorer/io_led_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.592     8.449    inputstorer/io_led_OBUF[13]_inst_i_3_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.573 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.921    11.494    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    15.047 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.047    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.002ns  (logic 6.625ns (44.165%)  route 8.376ns (55.835%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.027 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.027    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.141    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  alu16/adder/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.255    alu16/adder/_inferred__0/i__carry__1_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.568 r  alu16/adder/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.310     6.878    inputstorer/O[0]
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.306     7.184 f  inputstorer/io_led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.652     7.836    inputstorer/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X61Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.960 r  inputstorer/io_led_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           3.496    11.456    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.002 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.002    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.723ns  (logic 5.851ns (39.741%)  route 8.872ns (60.259%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.906     5.380    io_dip_IBUF[0]
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.152     5.532 r  io_led_OBUF[22]_inst_i_12/O
                         net (fo=5, routed)           0.329     5.861    inputstorer/io_led_OBUF[22]_inst_i_2_1
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.332     6.193 f  inputstorer/io_led_OBUF[19]_inst_i_11/O
                         net (fo=1, routed)           0.636     6.829    inputstorer/io_led_OBUF[19]_inst_i_11_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.953 f  inputstorer/io_led_OBUF[19]_inst_i_6/O
                         net (fo=2, routed)           0.819     7.773    inputstorer/io_led_OBUF[19]_inst_i_6_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.940     8.837    inputstorer/io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.961 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.241    11.202    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    14.723 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    14.723    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.721ns  (logic 6.186ns (42.024%)  route 8.535ns (57.976%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=76, routed)          3.918     5.392    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y42         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     6.116 r  alu16/adder/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.816     6.932    alu16/adder/data0[3]
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.306     7.238 f  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.741     7.979    inputstorer/io_led[11]
    SLICE_X59Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.103 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.059    11.163    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.721 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.721    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.505ns (57.590%)  route 1.108ns (42.410%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.661     0.891    inputstorer/io_dip_IBUF[5]
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.936 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.448     1.383    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.613 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.613    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.477ns (53.600%)  route 1.278ns (46.400%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.851     1.081    inputstorer/io_dip_IBUF[5]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.126 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.553    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.755 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.755    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.844ns  (logic 1.513ns (53.214%)  route 1.331ns (46.786%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 f  io_dip_IBUF[1]_inst/O
                         net (fo=51, routed)          0.833     1.072    inputstorer/io_dip_IBUF[1]
    SLICE_X65Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.117 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.614    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.844 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.844    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.497ns (52.355%)  route 1.363ns (47.645%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.792     1.022    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.067 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.571     1.637    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.860 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.860    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.498ns (51.901%)  route 1.388ns (48.099%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.856     1.086    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.131 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.663    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.887 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.887    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.502ns (51.601%)  route 1.408ns (48.399%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.755     0.985    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.030 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.654     1.683    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.910 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.910    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.507ns (51.770%)  route 1.404ns (48.230%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.963     1.193    inputstorer/io_dip_IBUF[5]
    SLICE_X64Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.238 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.441     1.679    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.911 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.911    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.083ns  (logic 1.509ns (48.961%)  route 1.574ns (51.039%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          1.088     1.318    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.363 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.485     1.848    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.083 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.083    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.529ns (48.725%)  route 1.609ns (51.275%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=19, routed)          0.940     1.176    inputstorer/io_dip_IBUF[4]
    SLICE_X61Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.221 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.669     1.890    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.138 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.138    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.583ns  (logic 24.596ns (44.250%)  route 30.987ns (55.750%))
  Logic Levels:           91  (CARRY4=72 LUT1=1 LUT3=14 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.867    38.379    alu16/adder/data2[5]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    38.708 r  alu16/adder/io_led_OBUF[12]_inst_i_27/O
                         net (fo=1, routed)           0.000    38.708    inputstorer/io_led_OBUF[11]_inst_i_28[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.084 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.084    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.201 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.201    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.318 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.318    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.435 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.435    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.592 r  inputstorer/io_led_OBUF[12]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.677    41.269    alu16/adder/data2[4]
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.332    41.601 r  alu16/adder/io_led_OBUF[11]_inst_i_29/O
                         net (fo=1, routed)           0.000    41.601    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.151 r  inputstorer/io_led_OBUF[11]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.151    inputstorer/io_led_OBUF[11]_inst_i_22_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.265 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.265    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.379 r  inputstorer/io_led_OBUF[11]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.379    inputstorer/io_led_OBUF[11]_inst_i_12_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.493 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.493    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.650 r  inputstorer/io_led_OBUF[11]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.817    44.466    inputstorer/data2[3]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.251 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.251    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.365    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.479 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.479    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.593 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.593    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.750 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.198    46.949    alu16/adder/data2[2]
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.329    47.278 r  alu16/adder/io_led_OBUF[9]_inst_i_29/O
                         net (fo=1, routed)           0.000    47.278    inputstorer/io_led_OBUF[8]_inst_i_29[0]
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.811 r  inputstorer/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.811    inputstorer/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.928 r  inputstorer/io_led_OBUF[9]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.928    inputstorer/io_led_OBUF[9]_inst_i_17_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.045 r  inputstorer/io_led_OBUF[9]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.045    inputstorer/io_led_OBUF[9]_inst_i_12_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.162 r  inputstorer/io_led_OBUF[9]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.162    inputstorer/io_led_OBUF[9]_inst_i_9_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.319 r  inputstorer/io_led_OBUF[9]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.739    50.058    alu16/adder/data2[1]
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.332    50.390 r  alu16/adder/io_led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.000    50.390    inputstorer/io_led_OBUF[8]_inst_i_17_0[3]
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.766 r  inputstorer/io_led_OBUF[8]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.766    inputstorer/io_led_OBUF[8]_inst_i_22_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.883 r  inputstorer/io_led_OBUF[8]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.883    inputstorer/io_led_OBUF[8]_inst_i_17_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.000 r  inputstorer/io_led_OBUF[8]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    51.000    inputstorer/io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.117 r  inputstorer/io_led_OBUF[8]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.117    inputstorer/io_led_OBUF[8]_inst_i_9_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.371 f  inputstorer/io_led_OBUF[8]_inst_i_7/CO[0]
                         net (fo=1, routed)           0.546    51.917    alu16/adder/data2[0]
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.367    52.284 r  alu16/adder/io_led_OBUF[8]_inst_i_5/O
                         net (fo=2, routed)           1.066    53.350    alu16/adder/s0_12
    SLICE_X60Y43         LUT5 (Prop_lut5_I3_O)        0.124    53.474 r  alu16/adder/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.302    53.776    alu16/adder/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.124    53.900 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.343    57.242    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    60.793 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    60.793    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.695ns  (logic 24.592ns (44.963%)  route 30.103ns (55.037%))
  Logic Levels:           91  (CARRY4=72 LUT1=1 LUT3=14 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.867    38.379    alu16/adder/data2[5]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    38.708 r  alu16/adder/io_led_OBUF[12]_inst_i_27/O
                         net (fo=1, routed)           0.000    38.708    inputstorer/io_led_OBUF[11]_inst_i_28[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.084 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.084    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.201 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.201    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.318 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.318    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.435 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.435    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.592 r  inputstorer/io_led_OBUF[12]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.677    41.269    alu16/adder/data2[4]
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.332    41.601 r  alu16/adder/io_led_OBUF[11]_inst_i_29/O
                         net (fo=1, routed)           0.000    41.601    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.151 r  inputstorer/io_led_OBUF[11]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.151    inputstorer/io_led_OBUF[11]_inst_i_22_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.265 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.265    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.379 r  inputstorer/io_led_OBUF[11]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.379    inputstorer/io_led_OBUF[11]_inst_i_12_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.493 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.493    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.650 r  inputstorer/io_led_OBUF[11]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.817    44.466    inputstorer/data2[3]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.251 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.251    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.365    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.479 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.479    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.593 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.593    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.750 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.198    46.949    alu16/adder/data2[2]
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.329    47.278 r  alu16/adder/io_led_OBUF[9]_inst_i_29/O
                         net (fo=1, routed)           0.000    47.278    inputstorer/io_led_OBUF[8]_inst_i_29[0]
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.811 r  inputstorer/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.811    inputstorer/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.928 r  inputstorer/io_led_OBUF[9]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.928    inputstorer/io_led_OBUF[9]_inst_i_17_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.045 r  inputstorer/io_led_OBUF[9]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.045    inputstorer/io_led_OBUF[9]_inst_i_12_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.162 r  inputstorer/io_led_OBUF[9]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.162    inputstorer/io_led_OBUF[9]_inst_i_9_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.319 r  inputstorer/io_led_OBUF[9]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.739    50.058    alu16/adder/data2[1]
    SLICE_X52Y42         LUT3 (Prop_lut3_I0_O)        0.332    50.390 r  alu16/adder/io_led_OBUF[8]_inst_i_27/O
                         net (fo=1, routed)           0.000    50.390    inputstorer/io_led_OBUF[8]_inst_i_17_0[3]
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.766 r  inputstorer/io_led_OBUF[8]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.766    inputstorer/io_led_OBUF[8]_inst_i_22_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.883 r  inputstorer/io_led_OBUF[8]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.883    inputstorer/io_led_OBUF[8]_inst_i_17_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.000 r  inputstorer/io_led_OBUF[8]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    51.000    inputstorer/io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.117 r  inputstorer/io_led_OBUF[8]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.117    inputstorer/io_led_OBUF[8]_inst_i_9_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.371 r  inputstorer/io_led_OBUF[8]_inst_i_7/CO[0]
                         net (fo=1, routed)           0.546    51.917    alu16/adder/data2[0]
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.367    52.284 f  alu16/adder/io_led_OBUF[8]_inst_i_5/O
                         net (fo=2, routed)           0.398    52.682    inputstorer/io_led_OBUF[8]_inst_i_1_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.124    52.806 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.957    53.763    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124    53.887 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.471    56.358    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    59.905 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    59.905    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.792ns  (logic 23.122ns (44.644%)  route 28.670ns (55.356%))
  Logic Levels:           84  (CARRY4=67 LUT1=1 LUT3=13 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.867    38.379    alu16/adder/data2[5]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    38.708 r  alu16/adder/io_led_OBUF[12]_inst_i_27/O
                         net (fo=1, routed)           0.000    38.708    inputstorer/io_led_OBUF[11]_inst_i_28[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.084 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.084    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.201 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.201    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.318 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.318    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.435 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.435    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.592 r  inputstorer/io_led_OBUF[12]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.677    41.269    alu16/adder/data2[4]
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.332    41.601 r  alu16/adder/io_led_OBUF[11]_inst_i_29/O
                         net (fo=1, routed)           0.000    41.601    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.151 r  inputstorer/io_led_OBUF[11]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.151    inputstorer/io_led_OBUF[11]_inst_i_22_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.265 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.265    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.379 r  inputstorer/io_led_OBUF[11]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.379    inputstorer/io_led_OBUF[11]_inst_i_12_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.493 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.493    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.650 r  inputstorer/io_led_OBUF[11]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.817    44.466    inputstorer/data2[3]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.251 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.251    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.365    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.479 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.479    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.593 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.593    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.750 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.198    46.949    alu16/adder/data2[2]
    SLICE_X54Y42         LUT3 (Prop_lut3_I0_O)        0.329    47.278 r  alu16/adder/io_led_OBUF[9]_inst_i_29/O
                         net (fo=1, routed)           0.000    47.278    inputstorer/io_led_OBUF[8]_inst_i_29[0]
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.811 r  inputstorer/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.811    inputstorer/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.928 r  inputstorer/io_led_OBUF[9]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.928    inputstorer/io_led_OBUF[9]_inst_i_17_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.045 r  inputstorer/io_led_OBUF[9]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.045    inputstorer/io_led_OBUF[9]_inst_i_12_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.162 r  inputstorer/io_led_OBUF[9]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.162    inputstorer/io_led_OBUF[9]_inst_i_9_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.319 r  inputstorer/io_led_OBUF[9]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.342    49.661    alu16/adder/data2[1]
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.332    49.993 f  alu16/adder/io_led_OBUF[9]_inst_i_4/O
                         net (fo=2, routed)           0.678    50.671    inputstorer/io_led[9]
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.124    50.795 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.658    53.453    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    57.002 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    57.002    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.092ns  (logic 21.750ns (43.420%)  route 28.342ns (56.580%))
  Logic Levels:           78  (CARRY4=62 LUT1=1 LUT3=12 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.867    38.379    alu16/adder/data2[5]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    38.708 r  alu16/adder/io_led_OBUF[12]_inst_i_27/O
                         net (fo=1, routed)           0.000    38.708    inputstorer/io_led_OBUF[11]_inst_i_28[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.084 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.084    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.201 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.201    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.318 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.318    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.435 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.435    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.592 r  inputstorer/io_led_OBUF[12]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.677    41.269    alu16/adder/data2[4]
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.332    41.601 r  alu16/adder/io_led_OBUF[11]_inst_i_29/O
                         net (fo=1, routed)           0.000    41.601    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.151 r  inputstorer/io_led_OBUF[11]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.151    inputstorer/io_led_OBUF[11]_inst_i_22_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.265 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.265    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.379 r  inputstorer/io_led_OBUF[11]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.379    inputstorer/io_led_OBUF[11]_inst_i_12_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.493 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.493    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.650 r  inputstorer/io_led_OBUF[11]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.817    44.466    inputstorer/data2[3]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.251 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.251    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.365 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.365    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.479 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.479    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.593 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.593    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.750 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.197    46.947    alu16/adder/data2[2]
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.329    47.276 f  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           1.349    48.625    inputstorer/io_led[10]
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124    48.749 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.003    51.752    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    55.302 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    55.302    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.493ns  (logic 20.475ns (43.111%)  route 27.018ns (56.889%))
  Logic Levels:           73  (CARRY4=57 LUT1=1 LUT3=12 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.867    38.379    alu16/adder/data2[5]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    38.708 r  alu16/adder/io_led_OBUF[12]_inst_i_27/O
                         net (fo=1, routed)           0.000    38.708    inputstorer/io_led_OBUF[11]_inst_i_28[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.084 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.084    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.201 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.201    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.318 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.318    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.435 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.435    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.592 r  inputstorer/io_led_OBUF[12]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.677    41.269    alu16/adder/data2[4]
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.332    41.601 r  alu16/adder/io_led_OBUF[11]_inst_i_29/O
                         net (fo=1, routed)           0.000    41.601    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.151 r  inputstorer/io_led_OBUF[11]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.151    inputstorer/io_led_OBUF[11]_inst_i_22_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.265 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.265    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.379 r  inputstorer/io_led_OBUF[11]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.379    inputstorer/io_led_OBUF[11]_inst_i_12_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.493 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.493    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.650 r  inputstorer/io_led_OBUF[11]_inst_i_7/CO[1]
                         net (fo=20, routed)          2.241    44.891    alu16/adder/data2[3]
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.329    45.220 f  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.741    45.961    inputstorer/io_led[11]
    SLICE_X59Y43         LUT6 (Prop_lut6_I4_O)        0.124    46.085 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.059    49.144    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    52.703 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    52.703    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.582ns  (logic 19.082ns (43.784%)  route 24.500ns (56.216%))
  Logic Levels:           67  (CARRY4=52 LUT1=1 LUT3=11 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.867    38.379    alu16/adder/data2[5]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    38.708 r  alu16/adder/io_led_OBUF[12]_inst_i_27/O
                         net (fo=1, routed)           0.000    38.708    inputstorer/io_led_OBUF[11]_inst_i_28[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.084 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.084    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.201 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.201    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.318 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.318    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.435 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.435    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.592 r  inputstorer/io_led_OBUF[12]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.655    41.247    alu16/adder/data2[4]
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.332    41.579 f  alu16/adder/io_led_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.666    42.245    inputstorer/io_led[12]
    SLICE_X61Y44         LUT6 (Prop_lut6_I4_O)        0.124    42.369 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.879    45.248    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    48.792 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    48.792    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.034ns  (logic 17.875ns (43.562%)  route 23.159ns (56.438%))
  Logic Levels:           61  (CARRY4=47 LUT1=1 LUT3=10 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.529    35.282    alu16/adder/data2[6]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.611 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    35.611    inputstorer/io_led_OBUF[12]_inst_i_28[2]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.012 r  inputstorer/io_led_OBUF[13]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.012    inputstorer/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.126 r  inputstorer/io_led_OBUF[13]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    36.127    inputstorer/io_led_OBUF[13]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.241    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.354 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.354    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.512 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.982    38.494    alu16/adder/data2[5]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.329    38.823 f  alu16/adder/io_led_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.823    39.646    inputstorer/io_led[13]
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    39.770 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.921    42.691    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    46.244 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    46.244    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.977ns  (logic 16.596ns (43.699%)  route 21.382ns (56.301%))
  Logic Levels:           55  (CARRY4=42 LUT1=1 LUT3=9 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.242    32.371    alu16/adder/data2[7]
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.332    32.703 r  alu16/adder/io_led_OBUF[14]_inst_i_34/O
                         net (fo=1, routed)           0.000    32.703    inputstorer/io_led_OBUF[13]_inst_i_33[0]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.253 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.001    33.254    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.368 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.368    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.482 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.482    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.596 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.596    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.753 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.522    35.275    alu16/adder/data2[6]
    SLICE_X59Y43         LUT6 (Prop_lut6_I4_O)        0.329    35.604 f  alu16/adder/io_led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.304    35.908    inputstorer/io_led[14]
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124    36.032 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.652    39.685    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    43.187 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    43.187    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.778ns  (logic 15.216ns (45.046%)  route 18.562ns (54.954%))
  Logic Levels:           49  (CARRY4=37 LUT1=1 LUT3=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.536    29.759    alu16/adder/data2[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.329    30.088 r  alu16/adder/io_led_OBUF[15]_inst_i_47/O
                         net (fo=1, routed)           0.000    30.088    inputstorer/io_led_OBUF[14]_inst_i_33[0]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.621 r  inputstorer/io_led_OBUF[15]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.621    inputstorer/io_led_OBUF[15]_inst_i_35_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.738 r  inputstorer/io_led_OBUF[15]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001    30.739    inputstorer/io_led_OBUF[15]_inst_i_25_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.856 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.856    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.973 r  inputstorer/io_led_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.973    inputstorer/io_led_OBUF[15]_inst_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.130 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          0.807    31.937    alu16/adder/data2[7]
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.332    32.269 f  alu16/adder/io_led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           1.205    33.473    inputstorer/io_led[15]
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.124    33.597 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.890    35.488    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    38.988 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    38.988    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.133ns  (logic 14.221ns (42.921%)  route 18.912ns (57.079%))
  Logic Levels:           44  (CARRY4=32 LUT1=1 LUT2=1 LUT3=7 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          2.324     7.990    inputstorer/M_storeB_q_reg[15]_0[14]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  inputstorer/io_led_OBUF[22]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.114    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.494 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.494    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.748 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[0]
                         net (fo=20, routed)          1.486    10.234    alu16/adder/data2[15]
    SLICE_X63Y47         LUT3 (Prop_lut3_I0_O)        0.367    10.601 r  alu16/adder/io_led_OBUF[22]_inst_i_61/O
                         net (fo=1, routed)           0.000    10.601    inputstorer/io_led_OBUF[21]_inst_i_30[0]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.151 r  inputstorer/io_led_OBUF[22]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.151    inputstorer/io_led_OBUF[22]_inst_i_45_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  inputstorer/io_led_OBUF[22]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.265    inputstorer/io_led_OBUF[22]_inst_i_31_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  inputstorer/io_led_OBUF[22]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    11.380    inputstorer/io_led_OBUF[22]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.494 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.494    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.651 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.995    13.646    alu16/adder/data2[14]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.329    13.975 r  alu16/adder/io_led_OBUF[21]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.975    inputstorer/io_led_OBUF[20]_inst_i_31[2]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.376 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.376    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.490 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.490    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.604 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.604    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.718 r  inputstorer/io_led_OBUF[21]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001    14.719    inputstorer/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.876 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.427    16.303    alu16/adder/data2[13]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    16.632 r  alu16/adder/io_led_OBUF[20]_inst_i_32/O
                         net (fo=1, routed)           0.000    16.632    inputstorer/io_led_OBUF[19]_inst_i_31[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.165 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.165    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  inputstorer/io_led_OBUF[20]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.282    inputstorer/io_led_OBUF[20]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  inputstorer/io_led_OBUF[20]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.516    inputstorer/io_led_OBUF[20]_inst_i_12_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.673 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.204    18.877    alu16/adder/data2[12]
    SLICE_X62Y47         LUT3 (Prop_lut3_I0_O)        0.332    19.209 r  alu16/adder/io_led_OBUF[19]_inst_i_32/O
                         net (fo=1, routed)           0.000    19.209    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.759 r  inputstorer/io_led_OBUF[19]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.759    inputstorer/io_led_OBUF[19]_inst_i_25_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.873 r  inputstorer/io_led_OBUF[19]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.873    inputstorer/io_led_OBUF[19]_inst_i_20_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.987 r  inputstorer/io_led_OBUF[19]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    19.988    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.102    inputstorer/io_led_OBUF[19]_inst_i_8_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.259 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.519    21.778    alu16/adder/data2[11]
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.329    22.107 r  alu16/adder/io_led_OBUF[18]_inst_i_26/O
                         net (fo=1, routed)           0.000    22.107    inputstorer/io_led_OBUF[17]_inst_i_27[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.657 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.657    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.771 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.771    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.885 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    22.885    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.042 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.600    24.642    alu16/adder/data2[10]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.971 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.971    inputstorer/io_led_OBUF[15]_inst_i_49[2]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.372 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.372    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.486 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.486    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.600 r  inputstorer/io_led_OBUF[17]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.600    inputstorer/io_led_OBUF[17]_inst_i_14_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.714 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.714    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.871 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.566    27.437    alu16/adder/data2[9]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.329    27.766 r  alu16/adder/io_led_OBUF[16]_inst_i_12/O
                         net (fo=1, routed)           0.000    27.766    inputstorer/io_led_OBUF[15]_inst_i_10[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    28.223 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.477    29.699    alu16/adder/data2[8]
    SLICE_X56Y47         LUT6 (Prop_lut6_I4_O)        0.329    30.028 f  alu16/adder/io_led_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.182    31.210    alu16/adder/io_led_OBUF[16]_inst_i_7_n_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I1_O)        0.150    31.360 r  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.668    32.028    inputstorer/io_led[16]
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.328    32.356 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.462    34.818    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    38.343 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    38.343    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.461ns (61.870%)  route 0.900ns (38.130%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=15, routed)          0.371     2.051    inputstorer/Q[14]
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.096 f  inputstorer/io_led_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.177    inputstorer/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.222 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.670    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.900 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.900    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.466ns (61.080%)  route 0.934ns (38.920%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=14, routed)          0.350     2.030    inputstorer/Q[12]
    SLICE_X62Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.075 f  inputstorer/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.099     2.173    inputstorer/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.218 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.704    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.938 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.938    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.453ns (59.563%)  route 0.987ns (40.437%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[10]/Q
                         net (fo=11, routed)          0.270     1.949    inputstorer/Q[10]
    SLICE_X62Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.994 f  inputstorer/io_led_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           0.146     2.140    inputstorer/io_led_OBUF[18]_inst_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.185 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.571     2.755    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.978 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.978    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.454ns (59.204%)  route 1.002ns (40.796%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[11]/Q
                         net (fo=13, routed)          0.371     2.051    inputstorer/Q[11]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.096 f  inputstorer/io_led_OBUF[19]_inst_i_4/O
                         net (fo=1, routed)           0.099     2.194    inputstorer/io_led_OBUF[19]_inst_i_4_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.239 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.772    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.995 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.995    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.433ns (58.109%)  route 1.033ns (41.891%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=44, routed)          0.432     2.111    inputstorer/M_storeB_q_reg[15]_0[0]
    SLICE_X61Y41         LUT6 (Prop_lut6_I2_O)        0.045     2.156 f  inputstorer/io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.174     2.329    inputstorer/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.374 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.802    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.003 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.003    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.457ns (57.691%)  route 1.068ns (42.309%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeA_q_reg[8]/Q
                         net (fo=13, routed)          0.344     1.996    inputstorer/Q[8]
    SLICE_X61Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.041 f  inputstorer/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.049     2.090    inputstorer/io_led_OBUF[16]_inst_i_3_n_0
    SLICE_X61Y43         LUT5 (Prop_lut5_I3_O)        0.045     2.135 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.675     2.810    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.036 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.036    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.460ns (58.142%)  route 1.051ns (41.858%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=12, routed)          0.419     2.098    inputstorer/Q[13]
    SLICE_X65Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.143 f  inputstorer/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.278    inputstorer/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.323 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.821    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.051 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.051    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.463ns (57.702%)  route 1.073ns (42.298%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=44, routed)          0.521     2.200    inputstorer/M_storeB_q_reg[15]_0[0]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.245 r  inputstorer/io_led_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.110     2.355    inputstorer/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.400 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.841    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.073 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.073    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.458ns (55.872%)  route 1.151ns (44.128%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=11, routed)          0.352     2.030    inputstorer/Q[9]
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.075 f  inputstorer/io_led_OBUF[17]_inst_i_4/O
                         net (fo=1, routed)           0.146     2.221    inputstorer/io_led_OBUF[17]_inst_i_4_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.266 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.654     2.920    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.146 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.146    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.479ns (56.213%)  route 1.152ns (43.787%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=30, routed)          0.433     2.113    inputstorer/M_inputstorer_outA[15]
    SLICE_X61Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.158 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.050     2.208    inputstorer/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.253 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.922    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.170 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.170    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.715ns  (logic 1.501ns (26.261%)  route 4.214ns (73.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.214     5.715    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.682ns  (logic 1.501ns (26.415%)  route 4.181ns (73.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.181     5.682    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.501ns (27.935%)  route 3.872ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.872     5.372    inputstorer/io_button_IBUF[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.501ns (27.935%)  route 3.872ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.872     5.372    inputstorer/io_button_IBUF[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.501ns (27.935%)  route 3.872ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.872     5.372    inputstorer/io_button_IBUF[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.501ns (27.935%)  route 3.872ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.872     5.372    inputstorer/io_button_IBUF[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.501ns (27.935%)  route 3.872ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.872     5.372    inputstorer/io_button_IBUF[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.323ns  (logic 1.501ns (28.193%)  route 3.822ns (71.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.822     5.323    inputstorer/io_button_IBUF[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518     4.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.323ns  (logic 1.501ns (28.193%)  route 3.822ns (71.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.822     5.323    inputstorer/io_button_IBUF[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518     4.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.323ns  (logic 1.501ns (28.193%)  route 3.822ns (71.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.822     5.323    inputstorer/io_button_IBUF[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518     4.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.221ns (31.201%)  route 0.487ns (68.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.487     0.707    inputstorer/io_dip_IBUF[20]
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.232ns (30.617%)  route 0.525ns (69.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.525     0.757    inputstorer/io_dip_IBUF[21]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.243ns (30.668%)  route 0.549ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.549     0.792    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.221ns (23.929%)  route 0.702ns (76.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.702     0.922    inputstorer/io_dip_IBUF[20]
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            alu16/adder/s0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.232ns (24.807%)  route 0.702ns (75.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.702     0.934    alu16/adder/io_dip_IBUF[19]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.244ns (25.655%)  route 0.707ns (74.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.707     0.951    inputstorer/io_dip_IBUF[15]
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.270ns (27.850%)  route 0.698ns (72.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.698     0.968    inputstorer/btnA/sync/io_button_IBUF[0]
    SLICE_X60Y65         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    inputstorer/btnA/sync/CLK
    SLICE_X60Y65         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.240ns (24.767%)  route 0.729ns (75.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.729     0.969    inputstorer/io_dip_IBUF[19]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.240ns (24.421%)  route 0.742ns (75.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.742     0.982    inputstorer/io_dip_IBUF[19]
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X59Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.260ns (26.247%)  route 0.730ns (73.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=4, routed)           0.730     0.990    inputstorer/io_dip_IBUF[6]
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.054    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C





