Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 12 15:00:28 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.529        0.000                      0                 4501        0.140        0.000                      0                 4501        4.500        0.000                       0                  1542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.529        0.000                      0                 4500        0.140        0.000                      0                 4500        9.500        0.000                       0                  1540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.027        0.000                      0                    1        0.284        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 5.715ns (30.230%)  route 13.190ns (69.770%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 27.619 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.829    21.125    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X11Y120        LUT5 (Prop_lut5_I1_O)        0.124    21.249 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[10]_i_2/O
                         net (fo=2, routed)           0.634    21.883    rvsteel_soc_instance/rvsteel_core_instance/program_counter[10]_i_2_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I4_O)        0.124    22.007 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[10]_i_1/O
                         net (fo=2, routed)           0.431    22.438    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[10]_i_1_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I2_O)        0.124    22.562 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[10]_i_1/O
                         net (fo=6, routed)           1.102    23.663    rvsteel_soc_instance/rvsteel_core_instance/D[8]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.124    23.787 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3/O
                         net (fo=2, routed)           0.870    24.657    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_3_n_0
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.124    24.781 r  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=4, routed)           0.925    25.707    rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2_n_0
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.124    25.831 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3/O
                         net (fo=5, routed)           0.447    26.277    rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_3_n_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.124    26.401 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.684    27.086    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X6Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.582    27.619    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X6Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/C
                         clock pessimism              0.555    28.174    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    27.615    rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         27.615    
                         arrival time                         -27.086    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.777ns  (logic 5.709ns (30.405%)  route 13.068ns (69.595%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 27.616 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.680    26.957    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y119         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.579    27.616    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y119         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.555    28.171    
                         clock uncertainty           -0.035    28.136    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.631    27.505    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.505    
                         arrival time                         -26.957    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 5.583ns (29.840%)  route 13.127ns (70.160%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 27.575 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           1.109    25.894    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.116    26.010 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_1/O
                         net (fo=3, routed)           0.881    26.890    rvsteel_soc_instance/ram_instance/mem_write_request
    RAMB36_X0Y24         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.538    27.575    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.573    28.149    
                         clock uncertainty           -0.035    28.113    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    27.466    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.466    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 5.709ns (30.631%)  route 12.929ns (69.369%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 27.617 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.542    26.819    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.580    27.617    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.555    28.172    
                         clock uncertainty           -0.035    28.137    
    SLICE_X5Y118         FDRE (Setup_fdre_C_R)       -0.631    27.506    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.506    
                         arrival time                         -26.819    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 5.709ns (30.631%)  route 12.929ns (69.369%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 27.617 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.542    26.819    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.580    27.617    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.555    28.172    
                         clock uncertainty           -0.035    28.137    
    SLICE_X5Y118         FDRE (Setup_fdre_C_R)       -0.631    27.506    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.506    
                         arrival time                         -26.819    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 5.709ns (30.631%)  route 12.929ns (69.369%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 27.617 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.542    26.819    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.580    27.617    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.555    28.172    
                         clock uncertainty           -0.035    28.137    
    SLICE_X5Y118         FDRE (Setup_fdre_C_R)       -0.631    27.506    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.506    
                         arrival time                         -26.819    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 5.709ns (30.631%)  route 12.929ns (69.369%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 27.617 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.542    26.819    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.580    27.617    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y118         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism              0.555    28.172    
                         clock uncertainty           -0.035    28.137    
    SLICE_X5Y118         FDRE (Setup_fdre_C_R)       -0.631    27.506    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         27.506    
                         arrival time                         -26.819    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.634ns  (logic 5.709ns (30.638%)  route 12.925ns (69.362%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 27.619 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.537    26.814    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.582    27.619    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.555    28.174    
                         clock uncertainty           -0.035    28.139    
    SLICE_X5Y117         FDRE (Setup_fdre_C_R)       -0.631    27.508    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.508    
                         arrival time                         -26.814    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.634ns  (logic 5.709ns (30.638%)  route 12.925ns (69.362%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 27.619 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.537    26.814    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.582    27.619    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.555    28.174    
                         clock uncertainty           -0.035    28.139    
    SLICE_X5Y117         FDRE (Setup_fdre_C_R)       -0.631    27.508    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.508    
                         arrival time                         -26.814    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.634ns  (logic 5.709ns (30.638%)  route 12.925ns (69.362%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 27.619 - 20.000 ) 
    Source Clock Delay      (SCD):    8.181ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.666     8.181    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.635 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.392    12.027    rvsteel_soc_instance/bus_mux_instance/mem_read_data[16]
    SLICE_X12Y116        LUT4 (Prop_lut4_I3_O)        0.153    12.180 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[16]_i_2/O
                         net (fo=6, routed)           0.976    13.156    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[16]
    SLICE_X28Y115        LUT4 (Prop_lut4_I0_O)        0.361    13.517 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[21]_i_15/O
                         net (fo=86, routed)          1.064    14.581    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[21]_i_5_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.327    14.908 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14/O
                         net (fo=1, routed)           0.000    14.908    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_14_n_0
    SLICE_X49Y118        MUXF7 (Prop_muxf7_I1_O)      0.217    15.125 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6/O
                         net (fo=1, routed)           0.859    15.983    rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch_reg[19]_i_6_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I5_O)        0.299    16.282 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch[19]_i_2/O
                         net (fo=19, routed)          1.701    17.983    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[19]_25
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    18.107 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.107    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.657    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.771 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.927    19.698    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X9Y123         LUT6 (Prop_lut6_I1_O)        0.124    19.822 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.350    20.172    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.296 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.641    20.937    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124    21.061 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.362    21.423    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X10Y118        LUT6 (Prop_lut6_I4_O)        0.124    21.547 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          1.268    22.815    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.124    22.939 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1/O
                         net (fo=2, routed)           0.676    23.615    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[27]_i_1_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5/O
                         net (fo=1, routed)           0.921    24.660    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_5_n_0
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124    24.784 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3/O
                         net (fo=9, routed)           0.767    25.552    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_3_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.676 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.483    26.159    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_request_reg_1
    SLICE_X5Y115         LUT4 (Prop_lut4_I0_O)        0.118    26.277 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.537    26.814    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X5Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.582    27.619    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.555    28.174    
                         clock uncertainty           -0.035    28.139    
    SLICE_X5Y117         FDRE (Setup_fdre_C_R)       -0.631    27.508    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.508    
                         arrival time                         -26.814    
  -------------------------------------------------------------------
                         slack                                  0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.593     2.523    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X7Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141     2.664 r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.087     2.752    rvsteel_soc_instance/uart_instance/rx_data[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I0_O)        0.045     2.797 r  rvsteel_soc_instance/uart_instance/mem_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.797    rvsteel_soc_instance/uart_instance/mem_read_data[0]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.861     3.378    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X6Y117         FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/C
                         clock pessimism             -0.841     2.536    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120     2.656    rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.519%)  route 0.158ns (45.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.562     2.492    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X9Y120         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     2.633 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[15]/Q
                         net (fo=4, routed)           0.158     2.791    rvsteel_soc_instance/bus_mux_instance/Q[14]
    SLICE_X10Y121        LUT3 (Prop_lut3_I0_O)        0.048     2.839 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[15]_i_1/O
                         net (fo=1, routed)           0.000     2.839    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[13]
    SLICE_X10Y121        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.830     3.346    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X10Y121        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[15]/C
                         clock pessimism             -0.819     2.526    
    SLICE_X10Y121        FDRE (Hold_fdre_C_D)         0.131     2.657    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.618%)  route 0.167ns (47.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.569     2.499    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     2.640 f  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.167     2.808    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.045     2.853 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.853    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.840     3.356    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y110        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C
                         clock pessimism             -0.819     2.536    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.120     2.656    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.867%)  route 0.120ns (39.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.587     2.517    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y123         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     2.658 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]/Q
                         net (fo=1, routed)           0.120     2.778    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I0_O)        0.045     2.823 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[13]_i_1/O
                         net (fo=2, routed)           0.000     2.823    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[31]_0[13]
    SLICE_X4Y123         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.854     3.371    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y123         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]/C
                         clock pessimism             -0.853     2.517    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.092     2.609    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.867%)  route 0.120ns (39.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.586     2.516    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     2.657 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]/Q
                         net (fo=1, routed)           0.120     2.777    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[25]
    SLICE_X4Y124         LUT4 (Prop_lut4_I0_O)        0.045     2.822 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[25]_i_1/O
                         net (fo=2, routed)           0.000     2.822    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[31]_0[25]
    SLICE_X4Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.853     3.370    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]/C
                         clock pessimism             -0.853     2.516    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.092     2.608    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.387%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.586     2.516    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     2.680 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]/Q
                         net (fo=1, routed)           0.137     2.818    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[30]
    SLICE_X6Y124         LUT6 (Prop_lut6_I0_O)        0.045     2.863 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[30]_i_1/O
                         net (fo=2, routed)           0.000     2.863    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[30]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.853     3.370    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]/C
                         clock pessimism             -0.853     2.516    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.121     2.637    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.999%)  route 0.218ns (54.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.569     2.499    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     2.640 r  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.218     2.859    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I1_O)        0.045     2.904 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.904    rvsteel_soc_instance/uart_instance/rx_bit_counter[1]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.840     3.356    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/C
                         clock pessimism             -0.819     2.536    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.120     2.656    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.565     2.495    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X9Y117         FDSE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDSE (Prop_fdse_C_Q)         0.141     2.636 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/Q
                         net (fo=2, routed)           0.155     2.791    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[0]
    SLICE_X9Y117         LUT4 (Prop_lut4_I3_O)        0.045     2.836 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.836    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[0]_i_1_n_0
    SLICE_X9Y117         FDSE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.833     3.350    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X9Y117         FDSE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]/C
                         clock pessimism             -0.854     2.495    
    SLICE_X9Y117         FDSE (Hold_fdse_C_D)         0.092     2.587    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.586     2.516    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.657 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/Q
                         net (fo=1, routed)           0.156     2.814    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg_n_0_[14]
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.859 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[14]_i_1/O
                         net (fo=2, routed)           0.000     2.859    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[14]_i_1_n_0
    SLICE_X7Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.853     3.370    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/C
                         clock pessimism             -0.853     2.516    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.091     2.607    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.589     2.519    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]/Q
                         net (fo=1, routed)           0.156     2.817    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg_n_0_[18]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.045     2.862 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[18]_i_1/O
                         net (fo=2, routed)           0.000     2.862    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[18]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y122         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]/C
                         clock pessimism             -0.853     2.519    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.091     2.610    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y114   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y115   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y115   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y114   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y114   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y114   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y114   rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y115   rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y115   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.949    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     7.073    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.100    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 11.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564    11.483    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    11.624 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.083    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.128 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.128    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.753    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    11.844    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.844    
                         arrival time                          12.128    
  -------------------------------------------------------------------
                         slack                                  0.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 3.979ns (58.723%)  route 2.797ns (41.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.703     8.217    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y115         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     8.673 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.797    11.470    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.992 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.992    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.364ns (64.030%)  route 0.767ns (35.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.595     2.525    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X5Y115         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     2.666 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.767     3.433    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.656 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.656    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1778 Endpoints
Min Delay          1778 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][18]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.413ns  (logic 1.611ns (11.180%)  route 12.801ns (88.820%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.537    14.413    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X54Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.480     7.517    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X54Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.413ns  (logic 1.611ns (11.180%)  route 12.801ns (88.820%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.537    14.413    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.480     7.517    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.413ns  (logic 1.611ns (11.180%)  route 12.801ns (88.820%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.537    14.413    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.480     7.517    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.413ns  (logic 1.611ns (11.180%)  route 12.801ns (88.820%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.537    14.413    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.480     7.517    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.413ns  (logic 1.611ns (11.180%)  route 12.801ns (88.820%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.537    14.413    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.480     7.517    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X55Y119        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][15]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.300ns  (logic 1.611ns (11.268%)  route 12.689ns (88.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.424    14.300    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.492     7.529    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][18]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.300ns  (logic 1.611ns (11.268%)  route 12.689ns (88.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.424    14.300    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.492     7.529    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.300ns  (logic 1.611ns (11.268%)  route 12.689ns (88.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.424    14.300    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.492     7.529    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.300ns  (logic 1.611ns (11.268%)  route 12.689ns (88.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.424    14.300    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.492     7.529    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.300ns  (logic 1.611ns (11.268%)  route 12.689ns (88.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=51, routed)          5.265     6.752    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y111         LUT2 (Prop_lut2_I1_O)        0.124     6.876 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        7.424    14.300    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        1.492     7.529    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X46Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[20][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.300ns (18.765%)  route 1.299ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.299     1.554    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.599 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1/O
                         net (fo=2, routed)           0.000     1.599    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X5Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.300ns (18.593%)  route 1.314ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.314     1.569    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y127         LUT4 (Prop_lut4_I3_O)        0.045     1.614 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.000     1.614    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X4Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.294ns (17.192%)  route 1.415ns (82.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.415     1.709    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X9Y112         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.838     3.354    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y112         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.300ns (17.554%)  route 1.410ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.410     1.665    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.710 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1/O
                         net (fo=2, routed)           0.000     1.710    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[25]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.300ns (17.266%)  route 1.438ns (82.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.438     1.693    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1/O
                         net (fo=2, routed)           0.000     1.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1_n_0
    SLICE_X6Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.300ns (17.256%)  route 1.439ns (82.744%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.439     1.694    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.739 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[23]_i_1/O
                         net (fo=2, routed)           0.000     1.739    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[23]_i_1_n_0
    SLICE_X6Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.300ns (16.551%)  route 1.513ns (83.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.513     1.768    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y126         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1/O
                         net (fo=2, routed)           0.000     1.813    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[29]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.854     3.371    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y126         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.300ns (16.506%)  route 1.518ns (83.494%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.518     1.773    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[21]_i_1/O
                         net (fo=2, routed)           0.000     1.818    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[21]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.856     3.373    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y127         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.300ns (16.506%)  route 1.518ns (83.494%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.518     1.773    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X7Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1/O
                         net (fo=2, routed)           0.000     1.818    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1_n_0
    SLICE_X7Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.853     3.370    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.300ns (16.505%)  route 1.518ns (83.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.518     1.773    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X6Y126         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1/O
                         net (fo=2, routed)           0.000     1.818    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[20]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1539, routed)        0.854     3.371    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y126         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[20]/C





