// ddr4_wr_rd_intel_onchip_memory_1.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ddr4_wr_rd_intel_onchip_memory_1 (
		input  wire         clk,        //   clk1.clk
		input  wire [12:0]  address,    //     s1.address
		input  wire [15:0]  byteenable, //       .byteenable
		input  wire         write,      //       .write
		input  wire [127:0] writedata,  //       .writedata
		input  wire         reset,      // reset1.reset
		input  wire         reset_req,  //       .reset_req
		input  wire [12:0]  address2,   //     s2.address
		input  wire         read2,      //       .read
		output wire [127:0] readdata2,  //       .readdata
		input  wire         clk2,       //   clk2.clk
		input  wire         reset2,     // reset2.reset
		input  wire         reset_req2  //       .reset_req
	);

	ddr4_wr_rd_intel_onchip_memory_1_intel_onchip_memory_148_3d3ll6i #(
		.INIT_FILE ("ddr4_wr_rd_intel_onchip_memory_1_intel_onchip_memory_1.hex")
	) intel_onchip_memory_1 (
		.clk        (clk),        //   input,    width = 1,   clk1.clk
		.address    (address),    //   input,   width = 13,     s1.address
		.byteenable (byteenable), //   input,   width = 16,       .byteenable
		.write      (write),      //   input,    width = 1,       .write
		.writedata  (writedata),  //   input,  width = 128,       .writedata
		.reset      (reset),      //   input,    width = 1, reset1.reset
		.reset_req  (reset_req),  //   input,    width = 1,       .reset_req
		.address2   (address2),   //   input,   width = 13,     s2.address
		.read2      (read2),      //   input,    width = 1,       .read
		.readdata2  (readdata2),  //  output,  width = 128,       .readdata
		.clk2       (clk2),       //   input,    width = 1,   clk2.clk
		.reset2     (reset2),     //   input,    width = 1, reset2.reset
		.reset_req2 (reset_req2)  //   input,    width = 1,       .reset_req
	);

endmodule
