<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RAM_addresser_and_data.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RAM_addresser_and_data.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RAM_addresser_and_data.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RAM_addresser_and_data.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_addresser_and_data.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_addresser_and_data.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RAM_addresser_and_data.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RAM_addresser_and_data.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_addresser_and_data_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_addresser_and_data_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_addresser_and_data_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446322287" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446322287">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1446322287" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3171391912175193532" xil_pn:start_ts="1446322287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446322287" xil_pn:in_ck="1173259021652114145" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6272603468835695061" xil_pn:start_ts="1446322287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_ram_bank.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_ram_bank.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446322287" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6095234024808844094" xil_pn:start_ts="1446322287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446322287" xil_pn:in_ck="1824059567100670320" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1446322287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446322287" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2224029816680971445" xil_pn:start_ts="1446322287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446322905" xil_pn:in_ck="5515875893468009048" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5918734613248087962" xil_pn:start_ts="1446322893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM_addresser_and_data.lso"/>
      <outfile xil_pn:name="RAM_addresser_and_data.ngc"/>
      <outfile xil_pn:name="RAM_addresser_and_data.ngr"/>
      <outfile xil_pn:name="RAM_addresser_and_data.prj"/>
      <outfile xil_pn:name="RAM_addresser_and_data.stx"/>
      <outfile xil_pn:name="RAM_addresser_and_data.syr"/>
      <outfile xil_pn:name="RAM_addresser_and_data.xst"/>
      <outfile xil_pn:name="RAM_addresser_and_data_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
