{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 13:26:46 2019 " "Info: Processing started: Fri Sep 13 13:26:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off figura2 -c figura2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off figura2 -c figura2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst " "Info: Detected ripple clock \"figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst\" as buffer" {  } { { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst5 register figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst 68.03 MHz 14.7 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 68.03 MHz between source register \"figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst5\" and destination register \"figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst\" (period= 14.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.900 ns + Longest register register " "Info: + Longest register to register delay is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst5 1 REG LC2_F8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_F8; Fanout = 2; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 2.400 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst7 2 COMB LC1_F8 4 " "Info: 2: + IC(0.200 ns) + CELL(2.200 ns) = 2.400 ns; Loc. = LC1_F8; Fanout = 4; COMB Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst7 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 144 800 864 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 5.100 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst4\|inst4~0 3 COMB LC1_F6 4 " "Info: 3: + IC(1.000 ns) + CELL(1.700 ns) = 5.100 ns; Loc. = LC1_F6; Fanout = 4; COMB Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst4\|inst4~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst4|inst4~0 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 88 400 464 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 7.800 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst5\|inst7 4 COMB LC1_F5 4 " "Info: 4: + IC(1.000 ns) + CELL(1.700 ns) = 7.800 ns; Loc. = LC1_F5; Fanout = 4; COMB Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst5\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst4|inst4~0 figura1:inst2|divisorDeFrequencia:inst|contador:inst5|inst7 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 144 800 864 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.700 ns) 10.500 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst7\|inst4~0 5 COMB LC5_F4 4 " "Info: 5: + IC(1.000 ns) + CELL(1.700 ns) = 10.500 ns; Loc. = LC5_F4; Fanout = 4; COMB Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst7\|inst4~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst5|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst7|inst4~0 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 88 400 464 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 12.400 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst8\|inst7 6 COMB LC6_F4 1 " "Info: 6: + IC(0.200 ns) + CELL(1.700 ns) = 12.400 ns; Loc. = LC6_F4; Fanout = 1; COMB Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst8\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst7|inst4~0 figura1:inst2|divisorDeFrequencia:inst|contador:inst8|inst7 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 144 800 864 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 12.900 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst 7 REG LC1_F4 3 " "Info: 7: + IC(0.200 ns) + CELL(0.300 ns) = 12.900 ns; Loc. = LC1_F4; Fanout = 3; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.500 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst8|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.300 ns ( 72.09 % ) " "Info: Total cell delay = 9.300 ns ( 72.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 27.91 % ) " "Info: Total interconnect delay = 3.600 ns ( 27.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.900 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst4|inst4~0 figura1:inst2|divisorDeFrequencia:inst|contador:inst5|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst7|inst4~0 figura1:inst2|divisorDeFrequencia:inst|contador:inst8|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "12.900 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst7 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst4|inst4~0 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst5|inst7 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst7|inst4~0 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst8|inst7 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} } { 0.000ns 0.200ns 1.000ns 1.000ns 1.000ns 0.200ns 0.200ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst 2 REG LC1_F4 3 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_F4; Fanout = 3; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst5 2 REG LC2_F8 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC2_F8; Fanout = 2; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst2\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.400 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.900 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst4|inst4~0 figura1:inst2|divisorDeFrequencia:inst|contador:inst5|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst7|inst4~0 figura1:inst2|divisorDeFrequencia:inst|contador:inst8|inst7 figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "12.900 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst7 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst4|inst4~0 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst5|inst7 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst7|inst4~0 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst8|inst7 {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} } { 0.000ns 0.200ns 1.000ns 1.000ns 1.000ns 0.200ns 0.200ns } { 0.000ns 2.200ns 1.700ns 1.700ns 1.700ns 1.700ns 0.300ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst2|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "figura1:inst2\|contador:inst3\|inst5 CLK CLK -0.400 ns register " "Info: tsu for register \"figura1:inst2\|contador:inst3\|inst5\" (data pin = \"CLK\", clock pin = \"CLK\") is -0.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest pin register " "Info: + Longest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.700 ns) 4.100 ns figura1:inst2\|contador:inst3\|inst4 2 COMB LC7_J32 1 " "Info: 2: + IC(1.900 ns) + CELL(1.700 ns) = 4.100 ns; Loc. = LC7_J32; Fanout = 1; COMB Node = 'figura1:inst2\|contador:inst3\|inst4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK figura1:inst2|contador:inst3|inst4 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 88 400 464 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 4.600 ns figura1:inst2\|contador:inst3\|inst5 3 REG LC4_J32 7 " "Info: 3: + IC(0.200 ns) + CELL(0.300 ns) = 4.600 ns; Loc. = LC4_J32; Fanout = 7; REG Node = 'figura1:inst2\|contador:inst3\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.500 ns" { figura1:inst2|contador:inst3|inst4 figura1:inst2|contador:inst3|inst5 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 54.35 % ) " "Info: Total cell delay = 2.500 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 45.65 % ) " "Info: Total interconnect delay = 2.100 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.600 ns" { CLK figura1:inst2|contador:inst3|inst4 figura1:inst2|contador:inst3|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "4.600 ns" { CLK {} CLK~out {} figura1:inst2|contador:inst3|inst4 {} figura1:inst2|contador:inst3|inst5 {} } { 0.000ns 0.000ns 1.900ns 0.200ns } { 0.000ns 0.500ns 1.700ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.700 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst 2 REG LC1_F4 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F4; Fanout = 3; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.700 ns figura1:inst2\|contador:inst3\|inst5 3 REG LC4_J32 7 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = LC4_J32; Fanout = 7; REG Node = 'figura1:inst2\|contador:inst3\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst5 } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 528 592 176 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 28.07 % ) " "Info: Total cell delay = 1.600 ns ( 28.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 71.93 % ) " "Info: Total interconnect delay = 4.100 ns ( 71.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} figura1:inst2|contador:inst3|inst5 {} } { 0.000ns 0.000ns 1.400ns 2.700ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.600 ns" { CLK figura1:inst2|contador:inst3|inst4 figura1:inst2|contador:inst3|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "4.600 ns" { CLK {} CLK~out {} figura1:inst2|contador:inst3|inst4 {} figura1:inst2|contador:inst3|inst5 {} } { 0.000ns 0.000ns 1.900ns 0.200ns } { 0.000ns 0.500ns 1.700ns 0.300ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} figura1:inst2|contador:inst3|inst5 {} } { 0.000ns 0.000ns 1.400ns 2.700ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK G figura1:inst2\|contador:inst3\|inst 36.700 ns register " "Info: tco from clock \"CLK\" to destination pin \"G\" through register \"figura1:inst2\|contador:inst3\|inst\" is 36.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst 2 REG LC1_F4 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F4; Fanout = 3; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.700 ns figura1:inst2\|contador:inst3\|inst 3 REG LC5_J32 8 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = LC5_J32; Fanout = 8; REG Node = 'figura1:inst2\|contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 28.07 % ) " "Info: Total cell delay = 1.600 ns ( 28.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 71.93 % ) " "Info: Total interconnect delay = 4.100 ns ( 71.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} figura1:inst2|contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.700ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.900 ns + Longest register pin " "Info: + Longest register to pin delay is 29.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns figura1:inst2\|contador:inst3\|inst 1 REG LC5_J32 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_J32; Fanout = 8; REG Node = 'figura1:inst2\|contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.900 ns) 4.000 ns figura1:inst2\|codificador:inst5\|inst~1 2 COMB LC5_J47 3 " "Info: 2: + IC(2.100 ns) + CELL(1.900 ns) = 4.000 ns; Loc. = LC5_J47; Fanout = 3; COMB Node = 'figura1:inst2\|codificador:inst5\|inst~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.000 ns" { figura1:inst2|contador:inst3|inst figura1:inst2|codificador:inst5|inst~1 } "NODE_NAME" } } { "codificador/codificador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/codificador.bdf" { { 8 424 488 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 8.100 ns figura1:inst2\|multiplexador:inst1\|inst10~0 3 COMB LC5_J35 1 " "Info: 3: + IC(1.900 ns) + CELL(2.200 ns) = 8.100 ns; Loc. = LC5_J35; Fanout = 1; COMB Node = 'figura1:inst2\|multiplexador:inst1\|inst10~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { figura1:inst2|codificador:inst5|inst~1 figura1:inst2|multiplexador:inst1|inst10~0 } "NODE_NAME" } } { "multiplexador/multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.500 ns figura1:inst2\|multiplexador:inst1\|inst10~3 4 COMB LC2_J35 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.500 ns; Loc. = LC2_J35; Fanout = 1; COMB Node = 'figura1:inst2\|multiplexador:inst1\|inst10~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { figura1:inst2|multiplexador:inst1|inst10~0 figura1:inst2|multiplexador:inst1|inst10~3 } "NODE_NAME" } } { "multiplexador/multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 14.400 ns figura1:inst2\|multiplexador:inst1\|inst10~5 5 COMB LC2_J32 7 " "Info: 5: + IC(1.700 ns) + CELL(2.200 ns) = 14.400 ns; Loc. = LC2_J32; Fanout = 7; COMB Node = 'figura1:inst2\|multiplexador:inst1\|inst10~5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { figura1:inst2|multiplexador:inst1|inst10~3 figura1:inst2|multiplexador:inst1|inst10~5 } "NODE_NAME" } } { "multiplexador/multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 20.300 ns figura1:inst2\|7447:inst18\|87 6 COMB LC1_L52 1 " "Info: 6: + IC(3.900 ns) + CELL(2.000 ns) = 20.300 ns; Loc. = LC1_L52; Fanout = 1; COMB Node = 'figura1:inst2\|7447:inst18\|87'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.900 ns" { figura1:inst2|multiplexador:inst1|inst10~5 figura1:inst2|7447:inst18|87 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7447.bdf" { { 1016 680 744 1056 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(8.500 ns) 29.900 ns G 7 PIN PIN_54 0 " "Info: 7: + IC(1.100 ns) + CELL(8.500 ns) = 29.900 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'G'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.600 ns" { figura1:inst2|7447:inst18|87 G } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 152 672 848 168 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.000 ns ( 63.55 % ) " "Info: Total cell delay = 19.000 ns ( 63.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 36.45 % ) " "Info: Total interconnect delay = 10.900 ns ( 36.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "29.900 ns" { figura1:inst2|contador:inst3|inst figura1:inst2|codificador:inst5|inst~1 figura1:inst2|multiplexador:inst1|inst10~0 figura1:inst2|multiplexador:inst1|inst10~3 figura1:inst2|multiplexador:inst1|inst10~5 figura1:inst2|7447:inst18|87 G } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "29.900 ns" { figura1:inst2|contador:inst3|inst {} figura1:inst2|codificador:inst5|inst~1 {} figura1:inst2|multiplexador:inst1|inst10~0 {} figura1:inst2|multiplexador:inst1|inst10~3 {} figura1:inst2|multiplexador:inst1|inst10~5 {} figura1:inst2|7447:inst18|87 {} G {} } { 0.000ns 2.100ns 1.900ns 0.200ns 1.700ns 3.900ns 1.100ns } { 0.000ns 1.900ns 2.200ns 2.200ns 2.200ns 2.000ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} figura1:inst2|contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.700ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "29.900 ns" { figura1:inst2|contador:inst3|inst figura1:inst2|codificador:inst5|inst~1 figura1:inst2|multiplexador:inst1|inst10~0 figura1:inst2|multiplexador:inst1|inst10~3 figura1:inst2|multiplexador:inst1|inst10~5 figura1:inst2|7447:inst18|87 G } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "29.900 ns" { figura1:inst2|contador:inst3|inst {} figura1:inst2|codificador:inst5|inst~1 {} figura1:inst2|multiplexador:inst1|inst10~0 {} figura1:inst2|multiplexador:inst1|inst10~3 {} figura1:inst2|multiplexador:inst1|inst10~5 {} figura1:inst2|7447:inst18|87 {} G {} } { 0.000ns 2.100ns 1.900ns 0.200ns 1.700ns 3.900ns 1.100ns } { 0.000ns 1.900ns 2.200ns 2.200ns 2.200ns 2.000ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "E4 G 47.700 ns Longest " "Info: Longest tpd from source pin \"E4\" to destination pin \"G\" is 47.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns E4 1 PIN PIN_111 12 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_111; Fanout = 12; PIN Node = 'E4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E4 } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 128 -88 80 144 "E4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(1.700 ns) 10.800 ns figura2:inst\|74185:inst\|25~0 2 COMB LC1_J25 3 " "Info: 2: + IC(5.700 ns) + CELL(1.700 ns) = 10.800 ns; Loc. = LC1_J25; Fanout = 3; COMB Node = 'figura2:inst\|74185:inst\|25~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.400 ns" { E4 figura2:inst|74185:inst|25~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 1392 800 864 1496 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.500 ns) 14.400 ns figura2:inst\|74185:inst\|41~13 3 COMB LC3_J6 1 " "Info: 3: + IC(2.100 ns) + CELL(1.500 ns) = 14.400 ns; Loc. = LC3_J6; Fanout = 1; COMB Node = 'figura2:inst\|74185:inst\|41~13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { figura2:inst|74185:inst|25~0 figura2:inst|74185:inst|41~13 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 16.300 ns figura2:inst\|74185:inst\|41~8 4 COMB LC4_J6 1 " "Info: 4: + IC(0.000 ns) + CELL(1.900 ns) = 16.300 ns; Loc. = LC4_J6; Fanout = 1; COMB Node = 'figura2:inst\|74185:inst\|41~8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { figura2:inst|74185:inst|41~13 figura2:inst|74185:inst|41~8 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 18.200 ns figura2:inst\|74185:inst\|41~2 5 COMB LC7_J6 10 " "Info: 5: + IC(0.200 ns) + CELL(1.700 ns) = 18.200 ns; Loc. = LC7_J6; Fanout = 10; COMB Node = 'figura2:inst\|74185:inst\|41~2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { figura2:inst|74185:inst|41~8 figura2:inst|74185:inst|41~2 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 496 960 1024 696 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.900 ns) 22.900 ns figura2:inst\|74185:inst8\|22~1 6 COMB LC6_J42 1 " "Info: 6: + IC(2.800 ns) + CELL(1.900 ns) = 22.900 ns; Loc. = LC6_J42; Fanout = 1; COMB Node = 'figura2:inst\|74185:inst8\|22~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { figura2:inst|74185:inst|41~2 figura2:inst|74185:inst8|22~1 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 1712 800 864 1816 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 24.800 ns figura1:inst2\|multiplexador:inst1\|inst10~11 7 COMB LC8_J42 1 " "Info: 7: + IC(0.200 ns) + CELL(1.700 ns) = 24.800 ns; Loc. = LC8_J42; Fanout = 1; COMB Node = 'figura1:inst2\|multiplexador:inst1\|inst10~11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { figura2:inst|74185:inst8|22~1 figura1:inst2|multiplexador:inst1|inst10~11 } "NODE_NAME" } } { "multiplexador/multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.700 ns) 28.300 ns figura1:inst2\|multiplexador:inst1\|inst10~3 8 COMB LC2_J35 1 " "Info: 8: + IC(1.800 ns) + CELL(1.700 ns) = 28.300 ns; Loc. = LC2_J35; Fanout = 1; COMB Node = 'figura1:inst2\|multiplexador:inst1\|inst10~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.500 ns" { figura1:inst2|multiplexador:inst1|inst10~11 figura1:inst2|multiplexador:inst1|inst10~3 } "NODE_NAME" } } { "multiplexador/multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 32.200 ns figura1:inst2\|multiplexador:inst1\|inst10~5 9 COMB LC2_J32 7 " "Info: 9: + IC(1.700 ns) + CELL(2.200 ns) = 32.200 ns; Loc. = LC2_J32; Fanout = 7; COMB Node = 'figura1:inst2\|multiplexador:inst1\|inst10~5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { figura1:inst2|multiplexador:inst1|inst10~3 figura1:inst2|multiplexador:inst1|inst10~5 } "NODE_NAME" } } { "multiplexador/multiplexador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/multiplexador/multiplexador.bdf" { { 472 1736 1800 552 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 38.100 ns figura1:inst2\|7447:inst18\|87 10 COMB LC1_L52 1 " "Info: 10: + IC(3.900 ns) + CELL(2.000 ns) = 38.100 ns; Loc. = LC1_L52; Fanout = 1; COMB Node = 'figura1:inst2\|7447:inst18\|87'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.900 ns" { figura1:inst2|multiplexador:inst1|inst10~5 figura1:inst2|7447:inst18|87 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7447.bdf" { { 1016 680 744 1056 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(8.500 ns) 47.700 ns G 11 PIN PIN_54 0 " "Info: 11: + IC(1.100 ns) + CELL(8.500 ns) = 47.700 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'G'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.600 ns" { figura1:inst2|7447:inst18|87 G } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 152 672 848 168 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.200 ns ( 59.12 % ) " "Info: Total cell delay = 28.200 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.500 ns ( 40.88 % ) " "Info: Total interconnect delay = 19.500 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "47.700 ns" { E4 figura2:inst|74185:inst|25~0 figura2:inst|74185:inst|41~13 figura2:inst|74185:inst|41~8 figura2:inst|74185:inst|41~2 figura2:inst|74185:inst8|22~1 figura1:inst2|multiplexador:inst1|inst10~11 figura1:inst2|multiplexador:inst1|inst10~3 figura1:inst2|multiplexador:inst1|inst10~5 figura1:inst2|7447:inst18|87 G } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "47.700 ns" { E4 {} E4~out {} figura2:inst|74185:inst|25~0 {} figura2:inst|74185:inst|41~13 {} figura2:inst|74185:inst|41~8 {} figura2:inst|74185:inst|41~2 {} figura2:inst|74185:inst8|22~1 {} figura1:inst2|multiplexador:inst1|inst10~11 {} figura1:inst2|multiplexador:inst1|inst10~3 {} figura1:inst2|multiplexador:inst1|inst10~5 {} figura1:inst2|7447:inst18|87 {} G {} } { 0.000ns 0.000ns 5.700ns 2.100ns 0.000ns 0.200ns 2.800ns 0.200ns 1.800ns 1.700ns 3.900ns 1.100ns } { 0.000ns 3.400ns 1.700ns 1.500ns 1.900ns 1.700ns 1.900ns 1.700ns 1.700ns 2.200ns 2.000ns 8.500ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "figura1:inst2\|contador:inst3\|inst CLK CLK 3.900 ns register " "Info: th for register \"figura1:inst2\|contador:inst3\|inst\" (data pin = \"CLK\", clock pin = \"CLK\") is 3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst 2 REG LC1_F4 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F4; Fanout = 3; REG Node = 'figura1:inst2\|divisorDeFrequencia:inst\|contador:inst9\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.700 ns figura1:inst2\|contador:inst3\|inst 3 REG LC5_J32 8 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = LC5_J32; Fanout = 8; REG Node = 'figura1:inst2\|contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 28.07 % ) " "Info: Total cell delay = 1.600 ns ( 28.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 71.93 % ) " "Info: Total interconnect delay = 4.100 ns ( 71.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} figura1:inst2|contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.700ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 19; CLK Node = 'CLK'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "codificador/Experimento1.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/codificador/Experimento1.bdf" { { 408 176 344 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.300 ns) 2.700 ns figura1:inst2\|contador:inst3\|inst 2 REG LC5_J32 8 " "Info: 2: + IC(1.900 ns) + CELL(0.300 ns) = 2.700 ns; Loc. = LC5_J32; Fanout = 8; REG Node = 'figura1:inst2\|contador:inst3\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "contador/contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/roteiro6/figura1/contador/contador.bdf" { { 96 264 328 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 29.63 % ) " "Info: Total cell delay = 0.800 ns ( 29.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 70.37 % ) " "Info: Total interconnect delay = 1.900 ns ( 70.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~out {} figura1:inst2|contador:inst3|inst {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.500ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} figura1:inst2|divisorDeFrequencia:inst|contador:inst9|inst {} figura1:inst2|contador:inst3|inst {} } { 0.000ns 0.000ns 1.400ns 2.700ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK figura1:inst2|contador:inst3|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~out {} figura1:inst2|contador:inst3|inst {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.500ns 0.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 13:26:47 2019 " "Info: Processing ended: Fri Sep 13 13:26:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
