/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2022 Du Huanpeng <dhu@hodcarrier.org>
 */

#ifndef __LS1C300_H__
#define __LS1C300_H__

/* generated, don't edit */

#define	SDRAM_BASE	0x00000000
#define	CAMERA_BASE	0x1c280000
#define	DC_BASE		0x1c300000
#define	AXIMUX_BASE	0x1f000000

#define	SPI0MEM_BASE	0x1d000000
#define	SPI1MEM_BASE	0x1e000000
#define	Boot_BASE	0xbfc00000
#define	CONFREG_BASE	0x1fd00000
#define	OTG_BASE	0x1fe00000
#define	MAC_BASE	0x1fe10000
#define	USB_BASE	0x1fe20000
#define	APB_BASE	0x1fe40000
#define	SPI0_BASE	0x1fe80000
#define	SPI1_BASE	0x1fec0000

#define	UART0_BASE	0x1fe40000
#define	UART1_BASE	0x1fe44000
#define	UART2_BASE	0x1fe48000
#define	UART3_BASE	0x1fe4c000
#define	UART4_BASE	0x1fe4c400
#define	UART5_BASE	0x1fe4c500
#define	UART6_BASE	0x1fe4c600
#define	UART7_BASE	0x1fe4c700
#define	UART8_BASE	0x1fe4c800
#define	UART9_BASE	0x1fe4c900
#define	UART10_BASE	0x1fe4ca00
#define	UART11_BASE	0x1fe4cb00
#define	CAN0_BASE	0x1fe50000
#define	CAN1_BASE	0x1fe54000
#define	I2C0_BASE	0x1fe58000
#define	PWM_BASE	0x1fe5c000
#define	I2S_BASE	0x1fe60000
#define	RTC_BASE	0x1fe64000
#define	I2C1_BASE	0x1fe68000
#define	SDIO_BASE	0x1fe6c000
#define	I2C2_BASE	0x1fe70000
#define	ADC_BASE	0x1fe74000
#define	NAND_BASE	0x1fe78000
#define	HCNTR_BASE	0x1fe7c000

#endif /* __LS1C300_H__ */
