Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 20 15:13:05 2025
| Host         : thedongzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                            64          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1344)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[13]_replica_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[13]_replica_4/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[2]_replica_3/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[2]_replica_6/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[4]_replica_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[4]_replica_2/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[7]_replica_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[7]_replica_5/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[8]_replica_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[8]_replica_6/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/IF/IF_PC/pc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.384        0.000                      0               322328        0.088        0.000                      0               322328        1.100        0.000                       0                 34325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       15.723        0.000                      0                  558        0.088        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        0.384        0.000                      0               321708        0.192        0.000                      0               321708        9.232        0.000                       0                 33966  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll        7.418        0.000                      0                   63        0.120        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  
(none)                      clk_out2_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.500ns (12.255%)  route 3.580ns (87.745%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.469     0.223    uart_inst/sw[62]_i_3_n_0
    SLICE_X1Y203         LUT2 (Prop_lut2_I0_O)        0.043     0.266 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.284     1.550    uart_inst/sw[62]_i_2_n_0
    SLICE_X1Y195         LUT6 (Prop_lut6_I2_O)        0.043     1.593 r  uart_inst/sw[28]_i_1/O
                         net (fo=1, routed)           0.000     1.593    twin_controller_inst/sw_reg[28]_0
    SLICE_X1Y195         FDCE                                         r  twin_controller_inst/sw_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X1Y195         FDCE                                         r  twin_controller_inst/sw_reg[28]/C
                         clock pessimism             -0.463    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X1Y195         FDCE (Setup_fdce_C_D)        0.033    17.316    twin_controller_inst/sw_reg[28]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.500ns (12.363%)  route 3.544ns (87.637%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.469     0.223    uart_inst/sw[62]_i_3_n_0
    SLICE_X1Y203         LUT2 (Prop_lut2_I0_O)        0.043     0.266 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.249     1.515    uart_inst/sw[62]_i_2_n_0
    SLICE_X0Y195         LUT6 (Prop_lut6_I2_O)        0.043     1.558 r  uart_inst/sw[4]_i_1/O
                         net (fo=1, routed)           0.000     1.558    twin_controller_inst/sw_reg[4]_0
    SLICE_X0Y195         FDCE                                         r  twin_controller_inst/sw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X0Y195         FDCE                                         r  twin_controller_inst/sw_reg[4]/C
                         clock pessimism             -0.463    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X0Y195         FDCE (Setup_fdce_C_D)        0.034    17.317    twin_controller_inst/sw_reg[4]
  -------------------------------------------------------------------
                         required time                         17.317    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.500ns (12.570%)  route 3.478ns (87.430%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.469     0.223    uart_inst/sw[62]_i_3_n_0
    SLICE_X1Y203         LUT2 (Prop_lut2_I0_O)        0.043     0.266 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.182     1.448    uart_inst/sw[62]_i_2_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I2_O)        0.043     1.491 r  uart_inst/sw[3]_i_1/O
                         net (fo=1, routed)           0.000     1.491    twin_controller_inst/sw_reg[3]_0
    SLICE_X5Y196         FDCE                                         r  twin_controller_inst/sw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.221    17.850    twin_controller_inst/CLK
    SLICE_X5Y196         FDCE                                         r  twin_controller_inst/sw_reg[3]/C
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X5Y196         FDCE (Setup_fdce_C_D)        0.034    17.316    twin_controller_inst/sw_reg[3]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.851ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.500ns (12.656%)  route 3.451ns (87.344%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.469     0.223    uart_inst/sw[62]_i_3_n_0
    SLICE_X1Y203         LUT2 (Prop_lut2_I0_O)        0.043     0.266 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.155     1.421    uart_inst/sw[62]_i_2_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I2_O)        0.043     1.464 r  uart_inst/sw[35]_i_1/O
                         net (fo=1, routed)           0.000     1.464    twin_controller_inst/sw_reg[35]_0
    SLICE_X5Y196         FDCE                                         r  twin_controller_inst/sw_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.221    17.850    twin_controller_inst/CLK
    SLICE_X5Y196         FDCE                                         r  twin_controller_inst/sw_reg[35]/C
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X5Y196         FDCE (Setup_fdce_C_D)        0.033    17.315    twin_controller_inst/sw_reg[35]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 15.851    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.500ns (12.985%)  route 3.350ns (87.015%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.469     0.223    uart_inst/sw[62]_i_3_n_0
    SLICE_X1Y203         LUT2 (Prop_lut2_I0_O)        0.043     0.266 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.055     1.321    uart_inst/sw[62]_i_2_n_0
    SLICE_X5Y198         LUT6 (Prop_lut6_I2_O)        0.043     1.364 r  uart_inst/sw[20]_i_1/O
                         net (fo=1, routed)           0.000     1.364    twin_controller_inst/sw_reg[20]_0
    SLICE_X5Y198         FDCE                                         r  twin_controller_inst/sw_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.221    17.850    twin_controller_inst/CLK
    SLICE_X5Y198         FDCE                                         r  twin_controller_inst/sw_reg[20]/C
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X5Y198         FDCE (Setup_fdce_C_D)        0.034    17.316    twin_controller_inst/sw_reg[20]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.994ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.601ns (15.775%)  route 3.209ns (84.225%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.372     0.126    uart_inst/sw[62]_i_3_n_0
    SLICE_X0Y202         LUT4 (Prop_lut4_I2_O)        0.051     0.177 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           1.010     1.187    uart_inst/sw[57]_i_2_n_0
    SLICE_X0Y195         LUT4 (Prop_lut4_I1_O)        0.136     1.323 r  uart_inst/sw[1]_i_1/O
                         net (fo=1, routed)           0.000     1.323    twin_controller_inst/sw_reg[1]_0
    SLICE_X0Y195         FDCE                                         r  twin_controller_inst/sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X0Y195         FDCE                                         r  twin_controller_inst/sw_reg[1]/C
                         clock pessimism             -0.463    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X0Y195         FDCE (Setup_fdce_C_D)        0.034    17.317    twin_controller_inst/sw_reg[1]
  -------------------------------------------------------------------
                         required time                         17.317    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                 15.994    

Slack (MET) :             16.084ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.500ns (13.441%)  route 3.220ns (86.559%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.469     0.223    uart_inst/sw[62]_i_3_n_0
    SLICE_X1Y203         LUT2 (Prop_lut2_I0_O)        0.043     0.266 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          0.924     1.191    uart_inst/sw[62]_i_2_n_0
    SLICE_X1Y199         LUT6 (Prop_lut6_I2_O)        0.043     1.234 r  uart_inst/sw[21]_i_1/O
                         net (fo=1, routed)           0.000     1.234    twin_controller_inst/sw_reg[21]_0
    SLICE_X1Y199         FDCE                                         r  twin_controller_inst/sw_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X1Y199         FDCE                                         r  twin_controller_inst/sw_reg[21]/C
                         clock pessimism             -0.463    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X1Y199         FDCE (Setup_fdce_C_D)        0.034    17.317    twin_controller_inst/sw_reg[21]
  -------------------------------------------------------------------
                         required time                         17.317    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 16.084    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.601ns (16.189%)  route 3.111ns (83.811%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.372     0.126    uart_inst/sw[62]_i_3_n_0
    SLICE_X0Y202         LUT4 (Prop_lut4_I2_O)        0.051     0.177 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           0.913     1.090    uart_inst/sw[57]_i_2_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I1_O)        0.136     1.226 r  uart_inst/sw[33]_i_1/O
                         net (fo=1, routed)           0.000     1.226    twin_controller_inst/sw_reg[33]_0
    SLICE_X3Y195         FDCE                                         r  twin_controller_inst/sw_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X3Y195         FDCE                                         r  twin_controller_inst/sw_reg[33]/C
                         clock pessimism             -0.463    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X3Y195         FDCE (Setup_fdce_C_D)        0.034    17.317    twin_controller_inst/sw_reg[33]
  -------------------------------------------------------------------
                         required time                         17.317    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.094ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.601ns (16.209%)  route 3.107ns (83.791%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.372     0.126    uart_inst/sw[62]_i_3_n_0
    SLICE_X0Y202         LUT4 (Prop_lut4_I2_O)        0.051     0.177 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           0.908     1.085    uart_inst/sw[57]_i_2_n_0
    SLICE_X5Y198         LUT4 (Prop_lut4_I1_O)        0.136     1.221 r  uart_inst/sw[25]_i_1/O
                         net (fo=1, routed)           0.000     1.221    twin_controller_inst/sw_reg[25]_0
    SLICE_X5Y198         FDCE                                         r  twin_controller_inst/sw_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.221    17.850    twin_controller_inst/CLK
    SLICE_X5Y198         FDCE                                         r  twin_controller_inst/sw_reg[25]/C
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X5Y198         FDCE (Setup_fdce_C_D)        0.033    17.315    twin_controller_inst/sw_reg[25]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 16.094    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.601ns (16.654%)  route 3.008ns (83.346%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.347    -2.486    uart_inst/clk_out1
    SLICE_X3Y207         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDCE (Prop_fdce_C_Q)         0.223    -2.263 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.541    -0.722    uart_inst/rx_data[1]
    SLICE_X0Y202         LUT3 (Prop_lut3_I2_O)        0.054    -0.668 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.286    -0.383    uart_inst/sw[63]_i_4_n_0
    SLICE_X1Y202         LUT6 (Prop_lut6_I1_O)        0.137    -0.246 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.372     0.126    uart_inst/sw[62]_i_3_n_0
    SLICE_X0Y202         LUT4 (Prop_lut4_I2_O)        0.051     0.177 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           0.809     0.986    uart_inst/sw[57]_i_2_n_0
    SLICE_X5Y196         LUT4 (Prop_lut4_I1_O)        0.136     1.122 r  uart_inst/sw[17]_i_1/O
                         net (fo=1, routed)           0.000     1.122    twin_controller_inst/sw_reg[17]_0
    SLICE_X5Y196         FDCE                                         r  twin_controller_inst/sw_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.221    17.850    twin_controller_inst/CLK
    SLICE_X5Y196         FDCE                                         r  twin_controller_inst/sw_reg[17]/C
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X5Y196         FDCE (Setup_fdce_C_D)        0.034    17.316    twin_controller_inst/sw_reg[17]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 16.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (71.991%)  route 0.098ns (28.009%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.089 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_7
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.264ns (72.841%)  route 0.098ns (27.159%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.078 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.078    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_5
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.051%)  route 0.248ns (65.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.610    -0.423    uart_inst/clk_out1
    SLICE_X3Y205         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y205         FDCE (Prop_fdce_C_Q)         0.100    -0.323 r  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          0.248    -0.075    uart_inst/rx_data[0]
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.028    -0.047 r  uart_inst/sw[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    twin_controller_inst/sw_reg[19]_0
    SLICE_X7Y198         FDCE                                         r  twin_controller_inst/sw_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824    -0.619    twin_controller_inst/CLK
    SLICE_X7Y198         FDCE                                         r  twin_controller_inst/sw_reg[19]/C
                         clock pessimism              0.411    -0.209    
    SLICE_X7Y198         FDCE (Hold_fdce_C_D)         0.060    -0.149    twin_controller_inst/sw_reg[19]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.272ns (73.428%)  route 0.098ns (26.572%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.070 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.070    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_6
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[16][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.453%)  route 0.255ns (66.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.579    -0.454    twin_controller_inst/CLK
    SLICE_X9Y201         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y201         FDCE (Prop_fdce_C_Q)         0.100    -0.354 r  twin_controller_inst/status_buffer_reg[16][6]/Q
                         net (fo=1, routed)           0.255    -0.099    twin_controller_inst/status_buffer_reg[16]_16[6]
    SLICE_X9Y199         LUT5 (Prop_lut5_I2_O)        0.028    -0.071 r  twin_controller_inst/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    twin_controller_inst/status_buffer[6]
    SLICE_X9Y199         FDCE                                         r  twin_controller_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.793    -0.650    twin_controller_inst/CLK
    SLICE_X9Y199         FDCE                                         r  twin_controller_inst/tx_data_reg[6]/C
                         clock pessimism              0.411    -0.240    
    SLICE_X9Y199         FDCE (Hold_fdce_C_D)         0.061    -0.179    twin_controller_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.277ns (73.782%)  route 0.098ns (26.218%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065    -0.065 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.065    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_4
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.278ns (73.851%)  route 0.098ns (26.149%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.064 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_7
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.289ns (74.594%)  route 0.098ns (25.406%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.053 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_5
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[10]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[16][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.621%)  route 0.277ns (68.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.579    -0.454    twin_controller_inst/CLK
    SLICE_X9Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDCE (Prop_fdce_C_Q)         0.100    -0.354 r  twin_controller_inst/status_buffer_reg[16][4]/Q
                         net (fo=1, routed)           0.277    -0.077    twin_controller_inst/status_buffer_reg[16]_16[4]
    SLICE_X9Y199         LUT5 (Prop_lut5_I2_O)        0.028    -0.049 r  twin_controller_inst/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    twin_controller_inst/status_buffer[4]
    SLICE_X9Y199         FDCE                                         r  twin_controller_inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.793    -0.650    twin_controller_inst/CLK
    SLICE_X9Y199         FDCE                                         r  twin_controller_inst/tx_data_reg[4]/C
                         clock pessimism              0.411    -0.240    
    SLICE_X9Y199         FDCE (Hold_fdce_C_D)         0.060    -0.180    twin_controller_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.297ns (75.108%)  route 0.098ns (24.892%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.592    -0.441    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.098    -0.243    student_top_inst/bridge_inst/counter_inst/cnt_rdata[3]
    SLICE_X11Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.131 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.130    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]_i_2_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.105 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]_i_1_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.045 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.045    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]_i_1_n_6
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X11Y201        FDRE (Hold_fdre_C_D)         0.071    -0.178    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[9]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X5Y199    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X5Y199    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y196    twin_controller_inst/status_buffer_reg[15][0]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y198    twin_controller_inst/status_buffer_reg[17][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y196    twin_controller_inst/status_buffer_reg[4][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y197    twin_controller_inst/status_buffer_reg[4][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y198    twin_controller_inst/status_buffer_reg[5][4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y200    twin_controller_inst/status_buffer_reg[5][5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y199    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y199    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y199    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y199    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y196    twin_controller_inst/status_buffer_reg[15][0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y196    twin_controller_inst/status_buffer_reg[15][0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y198    twin_controller_inst/status_buffer_reg[17][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y198    twin_controller_inst/status_buffer_reg[17][6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y196    twin_controller_inst/status_buffer_reg[4][1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y196    twin_controller_inst/status_buffer_reg[4][1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y204   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y204   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y206   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y206   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y206   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y206   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y207   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y207   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y207   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y207   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 1.925ns (10.227%)  route 16.898ns (89.773%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.222ns = ( 17.778 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.401    16.281    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/D
    SLICE_X142Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.149    17.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/WCLK
    SLICE_X142Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.316    
                         clock uncertainty           -0.105    17.210    
    SLICE_X142Y209       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.665    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                         -16.281    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 1.925ns (10.268%)  route 16.822ns (89.732%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.227ns = ( 17.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.326    16.206    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_26_26/D
    SLICE_X142Y216       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.144    17.773    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_26_26/WCLK
    SLICE_X142Y216       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.311    
                         clock uncertainty           -0.105    17.205    
    SLICE_X142Y216       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.660    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                         -16.206    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 1.925ns (10.274%)  route 16.812ns (89.726%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 17.775 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.315    16.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_26_26/D
    SLICE_X142Y214       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.146    17.775    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_26_26/WCLK
    SLICE_X142Y214       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.313    
                         clock uncertainty           -0.105    17.207    
    SLICE_X142Y214       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.662    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.662    
                         arrival time                         -16.195    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.727ns  (logic 1.925ns (10.279%)  route 16.802ns (89.721%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.306    16.186    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_26_26/D
    SLICE_X142Y210       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.148    17.777    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_26_26/WCLK
    SLICE_X142Y210       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.315    
                         clock uncertainty           -0.105    17.209    
    SLICE_X142Y210       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.664    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.664    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.726ns  (logic 1.925ns (10.280%)  route 16.801ns (89.720%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.222ns = ( 17.778 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.304    16.184    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_26_26/D
    SLICE_X138Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.149    17.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_26_26/WCLK
    SLICE_X138Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.316    
                         clock uncertainty           -0.105    17.210    
    SLICE_X138Y209       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.665    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                         -16.184    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 1.925ns (10.294%)  route 16.776ns (89.706%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.279    16.159    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_26_26/D
    SLICE_X138Y212       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.147    17.776    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_26_26/WCLK
    SLICE_X138Y212       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.314    
                         clock uncertainty           -0.105    17.208    
    SLICE_X138Y212       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.663    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.663    
                         arrival time                         -16.159    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.650ns  (logic 1.925ns (10.322%)  route 16.725ns (89.678%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.222ns = ( 17.778 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.228    16.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_26_26/D
    SLICE_X136Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.149    17.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_26_26/WCLK
    SLICE_X136Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.316    
                         clock uncertainty           -0.105    17.210    
    SLICE_X136Y209       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.665    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 1.925ns (10.327%)  route 16.715ns (89.673%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 17.775 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.218    16.098    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_26_26/D
    SLICE_X136Y214       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.146    17.775    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_26_26/WCLK
    SLICE_X136Y214       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.313    
                         clock uncertainty           -0.105    17.207    
    SLICE_X136Y214       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.662    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.662    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 1.925ns (10.227%)  route 16.898ns (89.773%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.222ns = ( 17.778 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.401    16.281    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/D
    SLICE_X142Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.149    17.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/WCLK
    SLICE_X142Y209       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_C/CLK
                         clock pessimism             -0.463    17.316    
                         clock uncertainty           -0.105    17.210    
    SLICE_X142Y209       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.359    16.851    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -16.281    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        18.629ns  (logic 1.925ns (10.333%)  route 16.704ns (89.667%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=4 MUXF8=4 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 f  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.980    -1.303    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X10Y168        LUT6 (Prop_lut6_I1_O)        0.043    -1.260 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.383    -0.877    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_19_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.834 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.439    -0.395    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I0_O)        0.043    -0.352 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.352    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_3_n_0
    SLICE_X19Y163        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.232 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.232    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X19Y163        MUXF8 (Prop_muxf8_I0_O)      0.045    -0.187 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=49, routed)          0.797     0.610    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[13]
    SLICE_X17Y175        LUT2 (Prop_lut2_I1_O)        0.135     0.745 f  student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8/O
                         net (fo=2, routed)           0.427     1.172    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_8_n_0
    SLICE_X15Y177        LUT6 (Prop_lut6_I3_O)        0.132     1.304 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_10/O
                         net (fo=103, routed)         0.802     2.105    student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_6_1
    SLICE_X5Y173         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry__0_i_2/O
                         net (fo=22, routed)          1.383     3.531    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[6]
    SLICE_X21Y194        LUT6 (Prop_lut6_I5_O)        0.043     3.574 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282/O
                         net (fo=7, routed)           0.512     4.086    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_282_n_0
    SLICE_X23Y199        LUT5 (Prop_lut5_I3_O)        0.043     4.129 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328/O
                         net (fo=6, routed)           0.844     4.973    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_328_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132/O
                         net (fo=1, routed)           0.718     5.734    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_132_n_0
    SLICE_X48Y222        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_16/O
                         net (fo=32822, routed)       3.533     9.310    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/A0
    SLICE_X142Y306       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043     9.353 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.353    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/OD
    SLICE_X142Y306       MUXF7 (Prop_muxf7_I0_O)      0.115     9.468 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F7.B/O
                         net (fo=1, routed)           0.000     9.468    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/O0
    SLICE_X142Y306       MUXF8 (Prop_muxf8_I0_O)      0.046     9.514 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26/F8/O
                         net (fo=1, routed)           1.556    11.070    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_26_26_n_0
    SLICE_X137Y243       LUT6 (Prop_lut6_I1_O)        0.125    11.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    11.195    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_105_n_0
    SLICE_X137Y243       MUXF7 (Prop_muxf7_I0_O)      0.107    11.302 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    11.302    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_48_n_0
    SLICE_X137Y243       MUXF8 (Prop_muxf8_I1_O)      0.043    11.345 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19/O
                         net (fo=1, routed)           0.658    12.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_19_n_0
    SLICE_X129Y238       LUT6 (Prop_lut6_I0_O)        0.126    12.129 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.129    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X129Y238       MUXF7 (Prop_muxf7_I1_O)      0.108    12.237 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.237    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X129Y238       MUXF8 (Prop_muxf8_I1_O)      0.043    12.280 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           1.466    13.746    student_top_inst/Core_cpu/MEM/spo[18]
    SLICE_X95Y272        LUT3 (Prop_lut3_I2_O)        0.134    13.880 r  student_top_inst/Core_cpu/MEM/Mem_DRAM_i_22/O
                         net (fo=1024, routed)        2.208    16.088    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_26_26/D
    SLICE_X142Y212       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.147    17.776    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_26_26/WCLK
    SLICE_X142Y212       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.314    
                         clock uncertainty           -0.105    17.208    
    SLICE_X142Y212       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.663    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.663    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.129ns (48.304%)  route 0.138ns (51.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.588    -0.445    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.100    -0.345 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.138    -0.207    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X9Y162         LUT3 (Prop_lut3_I1_O)        0.029    -0.178 r  student_top_inst/bridge_inst/seg_driver/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    student_top_inst/bridge_inst/seg_driver/p_0_in__0[2]
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.788    -0.655    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
                         clock pessimism              0.211    -0.445    
    SLICE_X9Y162         FDCE (Hold_fdce_C_D)         0.075    -0.370    student_top_inst/bridge_inst/seg_driver/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.130ns (48.137%)  route 0.140ns (51.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.588    -0.445    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.100    -0.345 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.140    -0.205    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X9Y162         LUT5 (Prop_lut5_I2_O)        0.030    -0.175 r  student_top_inst/bridge_inst/seg_driver/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    student_top_inst/bridge_inst/seg_driver/p_0_in__0[4]
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.788    -0.655    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                         clock pessimism              0.211    -0.445    
    SLICE_X9Y162         FDCE (Hold_fdce_C_D)         0.075    -0.370    student_top_inst/bridge_inst/seg_driver/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.109%)  route 0.138ns (51.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.588    -0.445    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.100    -0.345 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.138    -0.207    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X9Y162         LUT2 (Prop_lut2_I1_O)        0.028    -0.179 r  student_top_inst/bridge_inst/seg_driver/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    student_top_inst/bridge_inst/seg_driver/p_0_in__0[1]
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.788    -0.655    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                         clock pessimism              0.211    -0.445    
    SLICE_X9Y162         FDCE (Hold_fdce_C_D)         0.060    -0.385    student_top_inst/bridge_inst/seg_driver/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.750%)  route 0.140ns (52.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.588    -0.445    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.100    -0.345 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.140    -0.205    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X9Y162         LUT4 (Prop_lut4_I2_O)        0.028    -0.177 r  student_top_inst/bridge_inst/seg_driver/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    student_top_inst/bridge_inst/seg_driver/p_0_in__0[3]
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.788    -0.655    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
                         clock pessimism              0.211    -0.445    
    SLICE_X9Y162         FDCE (Hold_fdce_C_D)         0.060    -0.385    student_top_inst/bridge_inst/seg_driver/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.145ns (47.038%)  route 0.163ns (52.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.583    -0.450    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X12Y180        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y180        FDCE (Prop_fdce_C_Q)         0.118    -0.332 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]/Q
                         net (fo=4, routed)           0.163    -0.168    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[31][0]_1
    SLICE_X12Y180        LUT3 (Prop_lut3_I2_O)        0.027    -0.141 r  student_top_inst/Core_cpu/ID/ID_Register/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]_2
    SLICE_X12Y180        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.781    -0.662    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X12Y180        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]/C
                         clock pessimism              0.213    -0.450    
    SLICE_X12Y180        FDCE (Hold_fdce_C_D)         0.093    -0.357    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.834%)  route 0.146ns (43.166%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.577    -0.456    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y174        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDCE (Prop_fdce_C_Q)         0.118    -0.338 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]/Q
                         net (fo=4, routed)           0.146    -0.192    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[24]_4
    SLICE_X16Y174        LUT3 (Prop_lut3_I2_O)        0.028    -0.164 r  student_top_inst/Core_cpu/ID/ID_Register/pc[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.164    student_top_inst/Core_cpu/ID/ID_Register/pc[21]_i_2_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.118 r  student_top_inst/Core_cpu/ID/ID_Register/pc_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]_1[3]
    SLICE_X16Y174        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.775    -0.668    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y174        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]/C
                         clock pessimism              0.213    -0.456    
    SLICE_X16Y174        FDCE (Hold_fdce_C_D)         0.092    -0.364    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.814%)  route 0.146ns (43.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.577    -0.456    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y175        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y175        FDCE (Prop_fdce_C_Q)         0.118    -0.338 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]/Q
                         net (fo=4, routed)           0.146    -0.192    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[28]_4
    SLICE_X16Y175        LUT3 (Prop_lut3_I2_O)        0.028    -0.164 r  student_top_inst/Core_cpu/ID/ID_Register/pc[25]_i_2/O
                         net (fo=1, routed)           0.000    -0.164    student_top_inst/Core_cpu/ID/ID_Register/pc[25]_i_2_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.118 r  student_top_inst/Core_cpu/ID/ID_Register/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]_1[3]
    SLICE_X16Y175        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.775    -0.668    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y175        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]/C
                         clock pessimism              0.213    -0.456    
    SLICE_X16Y175        FDCE (Hold_fdce_C_D)         0.092    -0.364    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.192ns (56.688%)  route 0.147ns (43.312%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.578    -0.455    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y173        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.118    -0.337 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]/Q
                         net (fo=7, routed)           0.147    -0.190    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[20]_1
    SLICE_X16Y173        LUT3 (Prop_lut3_I2_O)        0.028    -0.162 r  student_top_inst/Core_cpu/ID/ID_Register/pc[17]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    student_top_inst/Core_cpu/ID/ID_Register/pc[17]_i_2_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.116 r  student_top_inst/Core_cpu/ID/ID_Register/pc_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.116    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]_1[3]
    SLICE_X16Y173        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.776    -0.667    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y173        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]/C
                         clock pessimism              0.213    -0.455    
    SLICE_X16Y173        FDCE (Hold_fdce_C_D)         0.092    -0.363    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.339%)  route 0.146ns (42.661%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.578    -0.455    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y173        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.118    -0.337 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]/Q
                         net (fo=4, routed)           0.146    -0.191    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[20]_3
    SLICE_X16Y173        LUT3 (Prop_lut3_I2_O)        0.028    -0.163 r  student_top_inst/Core_cpu/ID/ID_Register/pc[17]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    student_top_inst/Core_cpu/ID/ID_Register/pc[17]_i_5_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.113 r  student_top_inst/Core_cpu/ID/ID_Register/pc_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[20]_1[0]
    SLICE_X16Y173        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.776    -0.667    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y173        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]/C
                         clock pessimism              0.213    -0.455    
    SLICE_X16Y173        FDCE (Hold_fdce_C_D)         0.092    -0.363    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.339%)  route 0.146ns (42.661%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.578    -0.455    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y176        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDCE (Prop_fdce_C_Q)         0.118    -0.337 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]/Q
                         net (fo=4, routed)           0.146    -0.191    student_top_inst/Core_cpu/ID/ID_Register/pc_reg[31]_2
    SLICE_X16Y176        LUT3 (Prop_lut3_I2_O)        0.028    -0.163 r  student_top_inst/Core_cpu/ID/ID_Register/pc[29]_i_4/O
                         net (fo=1, routed)           0.000    -0.163    student_top_inst/Core_cpu/ID/ID_Register/pc[29]_i_4_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.113 r  student_top_inst/Core_cpu/ID/ID_Register/pc_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[31]_1[0]
    SLICE_X16Y176        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.776    -0.667    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X16Y176        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]/C
                         clock pessimism              0.213    -0.455    
    SLICE_X16Y176        FDCE (Hold_fdce_C_D)         0.092    -0.363    student_top_inst/Core_cpu/IF/IF_PC/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X7Y172    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[10][6]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y179    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[11][18]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y179    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[11][26]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X4Y179    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[11][5]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X2Y177    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][18]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X2Y177    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][2]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X2Y177    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][5]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X2Y177    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X138Y143  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X138Y143  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X52Y142   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X138Y143  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X138Y143  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y3   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.113ns  (logic 1.590ns (13.127%)  route 10.523ns (86.873%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.222ns = ( 17.778 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.541ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.857     2.621    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X17Y188        LUT5 (Prop_lut5_I0_O)        0.054     2.675 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_342/O
                         net (fo=40, routed)          0.642     3.317    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_342_n_0
    SLICE_X17Y194        LUT6 (Prop_lut6_I3_O)        0.137     3.454 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_329/O
                         net (fo=4, routed)           0.717     4.171    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_329_n_0
    SLICE_X19Y199        LUT6 (Prop_lut6_I0_O)        0.043     4.214 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_325/O
                         net (fo=2, routed)           1.618     5.832    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_325_n_0
    SLICE_X101Y221       LUT6 (Prop_lut6_I5_O)        0.043     5.875 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_125/O
                         net (fo=1, routed)           0.266     6.141    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_125_n_0
    SLICE_X100Y221       LUT6 (Prop_lut6_I0_O)        0.043     6.184 f  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_15/O
                         net (fo=32793, routed)       1.886     8.070    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_129_0
    SLICE_X11Y198        LUT3 (Prop_lut3_I1_O)        0.043     8.113 f  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_21/O
                         net (fo=1, routed)           0.345     8.459    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_21_n_0
    SLICE_X11Y198        LUT6 (Prop_lut6_I1_O)        0.043     8.502 f  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_14/O
                         net (fo=34, routed)          0.424     8.926    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_14_n_0
    SLICE_X11Y197        LUT2 (Prop_lut2_I1_O)        0.052     8.978 r  student_top_inst/Core_cpu/ID/ID_Register/start_i_5/O
                         net (fo=1, routed)           0.457     9.435    student_top_inst/Core_cpu/MEM/start_reg_0
    SLICE_X17Y206        LUT6 (Prop_lut6_I4_O)        0.136     9.571 r  student_top_inst/Core_cpu/MEM/start_i_1/O
                         net (fo=1, routed)           0.000     9.571    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X17Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.149    17.778    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X17Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.181    
                         clock uncertainty           -0.225    16.955    
    SLICE_X17Y206        FDRE (Setup_fdre_C_D)        0.034    16.989    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         16.989    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             13.814ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.472ns (8.251%)  route 5.249ns (91.749%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.039     0.706    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y205         LUT3 (Prop_lut3_I1_O)        0.132     0.838 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           1.291     2.128    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X0Y197         LUT6 (Prop_lut6_I5_O)        0.136     2.264 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           0.919     3.183    twin_controller_inst/virtual_seg_OBUF[22]
    SLICE_X0Y199         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X0Y199         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][2]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X0Y199         FDCE (Setup_fdce_C_D)       -0.031    16.997    twin_controller_inst/status_buffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 13.814    

Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 0.472ns (8.282%)  route 5.227ns (91.718%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.239     0.906    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y209         LUT3 (Prop_lut3_I1_O)        0.132     1.038 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     1.872    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y198         LUT6 (Prop_lut6_I0_O)        0.136     2.008 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.154     3.162    twin_controller_inst/virtual_seg_OBUF[3]
    SLICE_X3Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X3Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X3Y198         FDCE (Setup_fdce_C_D)       -0.019    17.009    twin_controller_inst/status_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 13.847    

Slack (MET) :             13.879ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.472ns (8.344%)  route 5.185ns (91.656%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 17.834 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.239     0.906    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y209         LUT3 (Prop_lut3_I1_O)        0.132     1.038 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.899     1.937    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y202         LUT6 (Prop_lut6_I0_O)        0.136     2.073 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.046     3.119    twin_controller_inst/virtual_seg_OBUF[6]
    SLICE_X5Y202         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.205    17.834    twin_controller_inst/CLK
    SLICE_X5Y202         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/C
                         clock pessimism             -0.598    17.237    
                         clock uncertainty           -0.225    17.011    
    SLICE_X5Y202         FDCE (Setup_fdce_C_D)       -0.013    16.998    twin_controller_inst/status_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         16.998    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 13.879    

Slack (MET) :             14.010ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.370ns (6.706%)  route 5.147ns (93.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.235     0.902    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y206         LUT3 (Prop_lut3_I1_O)        0.123     1.025 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.971     1.996    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I0_O)        0.043     2.039 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.941     2.980    twin_controller_inst/virtual_seg_OBUF[10]
    SLICE_X0Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.206    17.835    twin_controller_inst/CLK
    SLICE_X0Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/C
                         clock pessimism             -0.598    17.238    
                         clock uncertainty           -0.225    17.012    
    SLICE_X0Y200         FDCE (Setup_fdce_C_D)       -0.022    16.990    twin_controller_inst/status_buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 14.010    

Slack (MET) :             14.166ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.472ns (8.818%)  route 4.880ns (91.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.235     0.902    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y206         LUT3 (Prop_lut3_I1_O)        0.132     1.034 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.968     2.002    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I3_O)        0.136     2.138 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.678     2.815    twin_controller_inst/virtual_seg_OBUF[11]
    SLICE_X0Y203         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.206    17.835    twin_controller_inst/CLK
    SLICE_X0Y203         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/C
                         clock pessimism             -0.598    17.238    
                         clock uncertainty           -0.225    17.012    
    SLICE_X0Y203         FDCE (Setup_fdce_C_D)       -0.031    16.981    twin_controller_inst/status_buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 14.166    

Slack (MET) :             14.168ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.370ns (6.868%)  route 5.018ns (93.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          2.956     0.623    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y205         LUT3 (Prop_lut3_I1_O)        0.123     0.746 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2/O
                         net (fo=7, routed)           1.080     1.825    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_2_n_0
    SLICE_X0Y200         LUT6 (Prop_lut6_I5_O)        0.043     1.868 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           0.982     2.850    twin_controller_inst/virtual_seg_OBUF[26]
    SLICE_X0Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X0Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X0Y196         FDCE (Setup_fdce_C_D)       -0.010    17.018    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                 14.168    

Slack (MET) :             14.271ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.370ns (7.034%)  route 4.890ns (92.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.239     0.906    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y209         LUT3 (Prop_lut3_I1_O)        0.123     1.029 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.869     1.898    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X3Y203         LUT6 (Prop_lut6_I5_O)        0.043     1.941 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.782     2.723    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X3Y202         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.206    17.835    twin_controller_inst/CLK
    SLICE_X3Y202         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism             -0.598    17.238    
                         clock uncertainty           -0.225    17.012    
    SLICE_X3Y202         FDCE (Setup_fdce_C_D)       -0.019    16.993    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.271ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.472ns (8.974%)  route 4.788ns (91.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.235     0.902    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y206         LUT3 (Prop_lut3_I1_O)        0.132     1.034 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.963     1.997    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I3_O)        0.136     2.133 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.589     2.722    twin_controller_inst/virtual_seg_OBUF[13]
    SLICE_X0Y203         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.206    17.835    twin_controller_inst/CLK
    SLICE_X0Y203         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/C
                         clock pessimism             -0.598    17.238    
                         clock uncertainty           -0.225    17.012    
    SLICE_X0Y203         FDCE (Setup_fdce_C_D)       -0.019    16.993    twin_controller_inst/status_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.472ns (9.016%)  route 4.763ns (90.984%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.296    -2.537    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X9Y162         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_fdce_C_Q)         0.204    -2.333 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=48, routed)          3.239     0.906    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y209         LUT3 (Prop_lut3_I1_O)        0.132     1.038 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     1.869    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y198         LUT6 (Prop_lut6_I0_O)        0.136     2.005 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.693     2.698    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X3Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/CLK
    SLICE_X3Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X3Y198         FDCE (Setup_fdce_C_D)       -0.031    16.997    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 14.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.156%)  route 0.560ns (84.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.591    -0.442    student_top_inst/bridge_inst/CLK
    SLICE_X9Y194         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y194         FDRE (Prop_fdre_C_Q)         0.100    -0.342 r  student_top_inst/bridge_inst/LED_reg[28]/Q
                         net (fo=1, routed)           0.560     0.218    twin_controller_inst/Q[28]
    SLICE_X9Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.793    -0.650    twin_controller_inst/CLK
    SLICE_X9Y198         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][4]/C
                         clock pessimism              0.484    -0.167    
                         clock uncertainty            0.225     0.059    
    SLICE_X9Y198         FDCE (Hold_fdce_C_D)         0.040     0.099    twin_controller_inst/status_buffer_reg[17][4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.128ns (18.771%)  route 0.554ns (81.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.623    -0.410    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  student_top_inst/bridge_inst/seg_wdata_reg[20]/Q
                         net (fo=8, routed)           0.554     0.244    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][20]
    SLICE_X0Y197         LUT6 (Prop_lut6_I4_O)        0.028     0.272 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.272    twin_controller_inst/virtual_seg_OBUF[16]
    SLICE_X0Y197         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.825    -0.618    twin_controller_inst/CLK
    SLICE_X0Y197         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][4]/C
                         clock pessimism              0.484    -0.135    
                         clock uncertainty            0.225     0.091    
    SLICE_X0Y197         FDCE (Hold_fdce_C_D)         0.060     0.151    twin_controller_inst/status_buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.666%)  route 0.582ns (85.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.578    -0.455    student_top_inst/bridge_inst/CLK
    SLICE_X9Y204         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  student_top_inst/bridge_inst/LED_reg[17]/Q
                         net (fo=1, routed)           0.582     0.227    twin_controller_inst/Q[17]
    SLICE_X9Y205         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.783    -0.660    twin_controller_inst/CLK
    SLICE_X9Y205         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/C
                         clock pessimism              0.484    -0.177    
                         clock uncertainty            0.225     0.049    
    SLICE_X9Y205         FDCE (Hold_fdce_C_D)         0.036     0.085    twin_controller_inst/status_buffer_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.610%)  route 0.584ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.578    -0.455    student_top_inst/bridge_inst/CLK
    SLICE_X9Y204         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  student_top_inst/bridge_inst/LED_reg[24]/Q
                         net (fo=1, routed)           0.584     0.230    twin_controller_inst/Q[24]
    SLICE_X9Y205         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.783    -0.660    twin_controller_inst/CLK
    SLICE_X9Y205         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][0]/C
                         clock pessimism              0.484    -0.177    
                         clock uncertainty            0.225     0.049    
    SLICE_X9Y205         FDCE (Hold_fdce_C_D)         0.038     0.087    twin_controller_inst/status_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.222%)  route 0.557ns (84.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.610    -0.423    student_top_inst/bridge_inst/CLK
    SLICE_X7Y200         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[20]/Q
                         net (fo=1, routed)           0.557     0.234    twin_controller_inst/Q[20]
    SLICE_X9Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    twin_controller_inst/CLK
    SLICE_X9Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/C
                         clock pessimism              0.484    -0.176    
                         clock uncertainty            0.225     0.050    
    SLICE_X9Y200         FDCE (Hold_fdce_C_D)         0.041     0.091    twin_controller_inst/status_buffer_reg[16][4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.658%)  route 0.582ns (85.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.591    -0.442    student_top_inst/bridge_inst/CLK
    SLICE_X11Y195        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.342 r  student_top_inst/bridge_inst/LED_reg[31]/Q
                         net (fo=1, routed)           0.582     0.241    twin_controller_inst/Q[31]
    SLICE_X11Y196        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.792    -0.651    twin_controller_inst/CLK
    SLICE_X11Y196        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/C
                         clock pessimism              0.484    -0.168    
                         clock uncertainty            0.225     0.058    
    SLICE_X11Y196        FDCE (Hold_fdce_C_D)         0.038     0.096    twin_controller_inst/status_buffer_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.100ns (14.567%)  route 0.586ns (85.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.592    -0.441    student_top_inst/bridge_inst/CLK
    SLICE_X9Y197         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/LED_reg[7]/Q
                         net (fo=1, routed)           0.586     0.246    twin_controller_inst/Q[7]
    SLICE_X9Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.792    -0.651    twin_controller_inst/CLK
    SLICE_X9Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][7]/C
                         clock pessimism              0.484    -0.168    
                         clock uncertainty            0.225     0.058    
    SLICE_X9Y196         FDCE (Hold_fdce_C_D)         0.043     0.101    twin_controller_inst/status_buffer_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.128ns (18.088%)  route 0.580ns (81.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.623    -0.410    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.100    -0.310 f  student_top_inst/bridge_inst/seg_wdata_reg[16]/Q
                         net (fo=8, routed)           0.580     0.270    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[4][4][16]
    SLICE_X0Y196         LUT6 (Prop_lut6_I1_O)        0.028     0.298 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.298    twin_controller_inst/virtual_seg_OBUF[21]
    SLICE_X0Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824    -0.619    twin_controller_inst/CLK
    SLICE_X0Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][1]/C
                         clock pessimism              0.484    -0.136    
                         clock uncertainty            0.225     0.090    
    SLICE_X0Y196         FDCE (Hold_fdce_C_D)         0.061     0.151    twin_controller_inst/status_buffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.042%)  route 0.565ns (84.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.610    -0.423    student_top_inst/bridge_inst/CLK
    SLICE_X7Y200         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[25]/Q
                         net (fo=1, routed)           0.565     0.242    twin_controller_inst/Q[25]
    SLICE_X9Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    twin_controller_inst/CLK
    SLICE_X9Y200         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][1]/C
                         clock pessimism              0.484    -0.176    
                         clock uncertainty            0.225     0.050    
    SLICE_X9Y200         FDCE (Hold_fdce_C_D)         0.043     0.093    twin_controller_inst/status_buffer_reg[17][1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (13.996%)  route 0.614ns (86.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.592    -0.441    student_top_inst/bridge_inst/CLK
    SLICE_X9Y197         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  student_top_inst/bridge_inst/LED_reg[12]/Q
                         net (fo=1, routed)           0.614     0.274    twin_controller_inst/Q[12]
    SLICE_X5Y197         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824    -0.619    twin_controller_inst/CLK
    SLICE_X5Y197         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][4]/C
                         clock pessimism              0.484    -0.136    
                         clock uncertainty            0.225     0.090    
    SLICE_X5Y197         FDCE (Hold_fdce_C_D)         0.033     0.123    twin_controller_inst/status_buffer_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.151    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 3.539ns (59.070%)  route 2.452ns (40.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.346    -2.487    uart_inst/clk_out1
    SLICE_X1Y209         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDPE (Prop_fdpe_C_Q)         0.223    -2.264 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.452     0.188    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.504 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 0.351ns (11.300%)  route 2.755ns (88.700%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.825    -0.618    twin_controller_inst/CLK
    SLICE_X1Y199         FDCE                                         r  twin_controller_inst/sw_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDCE (Prop_fdce_C_Q)         0.124    -0.494 r  twin_controller_inst/sw_reg[21]/Q
                         net (fo=3, routed)           0.816     0.322    twin_controller_inst/virtual_sw[21]
    SLICE_X4Y199         LUT3 (Prop_lut3_I2_O)        0.035     0.357 r  twin_controller_inst/MEM_out_reg[21]_i_5/O
                         net (fo=1, routed)           0.582     0.939    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_2_0
    SLICE_X7Y203         LUT6 (Prop_lut6_I3_O)        0.035     0.974 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_3/O
                         net (fo=1, routed)           0.253     1.227    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_3_n_0
    SLICE_X9Y204         LUT6 (Prop_lut6_I1_O)        0.035     1.262 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_2/O
                         net (fo=5, routed)           0.550     1.812    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[21]
    SLICE_X9Y194         LUT3 (Prop_lut3_I2_O)        0.037     1.849 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[21]_i_2/O
                         net (fo=1, routed)           0.379     2.228    student_top_inst/Core_cpu/ID/ID_Register/MEM/wd_extend[21]
    SLICE_X2Y194         LUT5 (Prop_lut5_I0_O)        0.085     2.313 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[21]_i_1/O
                         net (fo=1, routed)           0.175     2.488    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][21]
    SLICE_X5Y195         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 0.299ns (9.754%)  route 2.766ns (90.246%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.691     1.365    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT6 (Prop_lut6_I0_O)        0.035     1.400 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_7/O
                         net (fo=18, routed)          0.660     2.059    student_top_inst/Core_cpu/ID/ID_Register/MEM/MEM_out[18]
    SLICE_X11Y193        LUT6 (Prop_lut6_I4_O)        0.035     2.094 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.343     2.437    student_top_inst/Core_cpu/MEM/D[20]
    SLICE_X13Y186        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.299ns (10.063%)  route 2.672ns (89.937%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.739     1.413    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT5 (Prop_lut5_I3_O)        0.035     1.448 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.637     2.085    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X11Y194        LUT6 (Prop_lut6_I0_O)        0.035     2.120 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.223     2.343    student_top_inst/Core_cpu/MEM/D[31]
    SLICE_X11Y191        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 0.299ns (10.232%)  route 2.623ns (89.768%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.739     1.413    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT5 (Prop_lut5_I3_O)        0.035     1.448 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.565     2.013    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X13Y194        LUT6 (Prop_lut6_I0_O)        0.035     2.048 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.246     2.294    student_top_inst/Core_cpu/MEM/D[19]
    SLICE_X15Y194        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 0.299ns (10.383%)  route 2.581ns (89.617%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.691     1.365    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT6 (Prop_lut6_I0_O)        0.035     1.400 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_7/O
                         net (fo=18, routed)          0.293     1.693    student_top_inst/Core_cpu/ID/ID_Register/MEM/MEM_out[18]
    SLICE_X3Y193         LUT6 (Prop_lut6_I5_O)        0.035     1.728 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     2.251    student_top_inst/Core_cpu/MEM/D[7]
    SLICE_X4Y186         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 0.299ns (10.484%)  route 2.553ns (89.516%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.739     1.413    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT5 (Prop_lut5_I3_O)        0.035     1.448 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.574     2.022    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X11Y193        LUT6 (Prop_lut6_I0_O)        0.035     2.057 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.166     2.224    student_top_inst/Core_cpu/MEM/D[28]
    SLICE_X11Y192        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 0.299ns (10.511%)  route 2.546ns (89.489%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.739     1.413    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT5 (Prop_lut5_I3_O)        0.035     1.448 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.500     1.948    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X8Y194         LUT6 (Prop_lut6_I0_O)        0.035     1.983 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.233     2.216    student_top_inst/Core_cpu/MEM/D[27]
    SLICE_X8Y191         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 0.299ns (10.635%)  route 2.512ns (89.365%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/CLK
    SLICE_X5Y201         FDCE                                         r  twin_controller_inst/sw_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDCE (Prop_fdce_C_Q)         0.124    -0.504 r  twin_controller_inst/sw_reg[15]/Q
                         net (fo=3, routed)           0.239    -0.266    twin_controller_inst/virtual_sw[15]
    SLICE_X5Y201         LUT3 (Prop_lut3_I2_O)        0.035    -0.231 r  twin_controller_inst/MEM_out_reg[15]_i_6/O
                         net (fo=1, routed)           0.481     0.251    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3_0
    SLICE_X7Y209         LUT6 (Prop_lut6_I3_O)        0.035     0.286 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4/O
                         net (fo=1, routed)           0.353     0.639    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_4_n_0
    SLICE_X11Y209        LUT6 (Prop_lut6_I1_O)        0.035     0.674 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[15]_i_3/O
                         net (fo=7, routed)           0.739     1.413    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[15]
    SLICE_X0Y194         LUT5 (Prop_lut5_I3_O)        0.035     1.448 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.581     2.029    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X8Y193         LUT6 (Prop_lut6_I0_O)        0.035     2.064 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.119     2.183    student_top_inst/Core_cpu/MEM/D[25]
    SLICE_X8Y191         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 0.299ns (10.747%)  route 2.483ns (89.253%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.825    -0.618    twin_controller_inst/CLK
    SLICE_X1Y199         FDCE                                         r  twin_controller_inst/sw_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDCE (Prop_fdce_C_Q)         0.124    -0.494 r  twin_controller_inst/sw_reg[21]/Q
                         net (fo=3, routed)           0.816     0.322    twin_controller_inst/virtual_sw[21]
    SLICE_X4Y199         LUT3 (Prop_lut3_I2_O)        0.035     0.357 r  twin_controller_inst/MEM_out_reg[21]_i_5/O
                         net (fo=1, routed)           0.582     0.939    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_2_0
    SLICE_X7Y203         LUT6 (Prop_lut6_I3_O)        0.035     0.974 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_3/O
                         net (fo=1, routed)           0.253     1.227    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_3_n_0
    SLICE_X9Y204         LUT6 (Prop_lut6_I1_O)        0.035     1.262 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[21]_i_2/O
                         net (fo=5, routed)           0.412     1.674    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[21]
    SLICE_X2Y195         LUT6 (Prop_lut6_I5_O)        0.035     1.709 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.146     1.855    student_top_inst/Core_cpu/ID/ID_Register/MEM/MEM_out[5]
    SLICE_X2Y195         LUT6 (Prop_lut6_I5_O)        0.035     1.890 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.274     2.164    student_top_inst/Core_cpu/MEM/D[5]
    SLICE_X4Y186         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.073ns  (logic 0.250ns (23.299%)  route 0.823ns (76.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    -2.220    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y202        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y202        FDRE (Prop_fdre_C_Q)         0.178    -2.042 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[14]/Q
                         net (fo=2, routed)           0.322    -1.719    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[14]
    SLICE_X7Y205         LUT5 (Prop_lut5_I3_O)        0.036    -1.683 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_2/O
                         net (fo=4, routed)           0.501    -1.183    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[14]
    SLICE_X1Y194         LUT6 (Prop_lut6_I1_O)        0.036    -1.147 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -1.147    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][14]
    SLICE_X1Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.083ns  (logic 0.250ns (23.093%)  route 0.833ns (76.907%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.150    -2.221    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.178    -2.043 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/Q
                         net (fo=2, routed)           0.160    -1.882    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[29]
    SLICE_X11Y207        LUT6 (Prop_lut6_I4_O)        0.036    -1.846 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[29]_i_2/O
                         net (fo=5, routed)           0.672    -1.174    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[29]
    SLICE_X4Y193         LUT6 (Prop_lut6_I1_O)        0.036    -1.138 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -1.138    student_top_inst/Core_cpu/MEM/D[13]
    SLICE_X4Y193         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.250ns (22.745%)  route 0.849ns (77.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.150    -2.221    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.178    -2.043 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]/Q
                         net (fo=2, routed)           0.157    -1.886    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[30]
    SLICE_X11Y207        LUT6 (Prop_lut6_I4_O)        0.036    -1.850 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[30]_i_2/O
                         net (fo=5, routed)           0.692    -1.157    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[30]
    SLICE_X4Y193         LUT6 (Prop_lut6_I2_O)        0.036    -1.121 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -1.121    student_top_inst/Core_cpu/MEM/D[30]
    SLICE_X4Y193         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.250ns (22.459%)  route 0.863ns (77.541%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.167    -2.204    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y199        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDRE (Prop_fdre_C_Q)         0.178    -2.026 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/Q
                         net (fo=2, routed)           0.294    -1.732    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[0]
    SLICE_X9Y196         LUT6 (Prop_lut6_I4_O)        0.036    -1.696 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[0]_i_2/O
                         net (fo=3, routed)           0.387    -1.309    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[0]
    SLICE_X5Y195         LUT6 (Prop_lut6_I3_O)        0.036    -1.273 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[0]_i_1/O
                         net (fo=1, routed)           0.183    -1.090    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][0]
    SLICE_X5Y195         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.162ns  (logic 0.250ns (21.518%)  route 0.912ns (78.482%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    -2.220    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.178    -2.042 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/Q
                         net (fo=2, routed)           0.237    -1.804    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[4]
    SLICE_X9Y200         LUT6 (Prop_lut6_I2_O)        0.036    -1.768 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[4]_i_2/O
                         net (fo=3, routed)           0.419    -1.349    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[4]
    SLICE_X9Y195         LUT6 (Prop_lut6_I3_O)        0.036    -1.313 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[4]_i_1/O
                         net (fo=1, routed)           0.256    -1.058    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][4]
    SLICE_X9Y195         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.178ns  (logic 0.250ns (21.231%)  route 0.928ns (78.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.150    -2.221    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y206        FDRE (Prop_fdre_C_Q)         0.178    -2.043 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/Q
                         net (fo=2, routed)           0.160    -1.882    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[29]
    SLICE_X11Y207        LUT6 (Prop_lut6_I4_O)        0.036    -1.846 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[29]_i_2/O
                         net (fo=5, routed)           0.767    -1.079    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[29]
    SLICE_X4Y193         LUT6 (Prop_lut6_I2_O)        0.036    -1.043 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -1.043    student_top_inst/Core_cpu/MEM/D[29]
    SLICE_X4Y193         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.248ns  (logic 0.250ns (20.039%)  route 0.998ns (79.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    -2.220    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y205        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y205        FDRE (Prop_fdre_C_Q)         0.178    -2.042 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[26]/Q
                         net (fo=2, routed)           0.354    -1.688    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[26]
    SLICE_X11Y208        LUT6 (Prop_lut6_I3_O)        0.036    -1.652 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[26]_i_2/O
                         net (fo=5, routed)           0.403    -1.249    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[26]
    SLICE_X11Y194        LUT6 (Prop_lut6_I1_O)        0.036    -1.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.241    -0.972    student_top_inst/Core_cpu/MEM/D[10]
    SLICE_X13Y194        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.272ns  (logic 0.250ns (19.658%)  route 1.022ns (80.342%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    -2.220    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y204        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y204        FDRE (Prop_fdre_C_Q)         0.178    -2.042 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.242    -1.799    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[20]
    SLICE_X9Y204         LUT6 (Prop_lut6_I2_O)        0.036    -1.763 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[20]_i_2/O
                         net (fo=5, routed)           0.358    -1.405    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[20]
    SLICE_X9Y195         LUT6 (Prop_lut6_I1_O)        0.036    -1.369 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.422    -0.948    student_top_inst/Core_cpu/MEM/D[4]
    SLICE_X13Y194        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.286ns (22.311%)  route 0.996ns (77.689%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    -2.220    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y200        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y200        FDRE (Prop_fdre_C_Q)         0.178    -2.042 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/Q
                         net (fo=3, routed)           0.460    -1.582    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[7]
    SLICE_X9Y196         LUT6 (Prop_lut6_I1_O)        0.036    -1.546 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_8/O
                         net (fo=1, routed)           0.126    -1.420    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_8_n_0
    SLICE_X9Y196         LUT6 (Prop_lut6_I2_O)        0.036    -1.384 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_3/O
                         net (fo=7, routed)           0.171    -1.213    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_3_n_0
    SLICE_X11Y195        LUT6 (Prop_lut6_I5_O)        0.036    -1.177 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.240    -0.938    student_top_inst/Core_cpu/MEM/D[11]
    SLICE_X9Y193         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 0.250ns (19.083%)  route 1.060ns (80.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    -2.220    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X11Y201        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.178    -2.042 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/Q
                         net (fo=2, routed)           0.499    -1.543    student_top_inst/Core_cpu/ID/ID_Register/cnt_rdata[8]
    SLICE_X7Y201         LUT5 (Prop_lut5_I3_O)        0.036    -1.507 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[8]_i_2/O
                         net (fo=4, routed)           0.401    -1.106    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[8]
    SLICE_X4Y194         LUT6 (Prop_lut6_I1_O)        0.036    -1.070 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[8]_i_1/O
                         net (fo=1, routed)           0.161    -0.910    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][8]
    SLICE_X4Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.199ns  (logic 3.731ns (16.807%)  route 18.468ns (83.193%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.865    19.078    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X11Y193        LUT6 (Prop_lut6_I0_O)        0.043    19.121 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.537    19.657    student_top_inst/Core_cpu/MEM/D[20]
    SLICE_X13Y186        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.125ns  (logic 3.731ns (16.863%)  route 18.394ns (83.137%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.958    19.171    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X11Y194        LUT6 (Prop_lut6_I0_O)        0.043    19.214 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.370    19.584    student_top_inst/Core_cpu/MEM/D[31]
    SLICE_X11Y191        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.057ns  (logic 3.731ns (16.915%)  route 18.326ns (83.085%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.916    17.351    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I2_O)        0.043    17.394 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_7/O
                         net (fo=1, routed)           0.713    18.107    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_7_n_0
    SLICE_X9Y196         LUT6 (Prop_lut6_I1_O)        0.043    18.150 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_3/O
                         net (fo=7, routed)           0.791    18.941    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_3_n_0
    SLICE_X7Y195         LUT6 (Prop_lut6_I5_O)        0.043    18.984 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.532    19.516    student_top_inst/Core_cpu/MEM/D[9]
    SLICE_X7Y186         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.037ns  (logic 3.731ns (16.930%)  route 18.306ns (83.070%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.849    19.062    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X13Y194        LUT6 (Prop_lut6_I0_O)        0.043    19.105 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.391    19.496    student_top_inst/Core_cpu/MEM/D[19]
    SLICE_X15Y194        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.952ns  (logic 3.731ns (16.996%)  route 18.221ns (83.004%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.759    18.972    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X8Y194         LUT6 (Prop_lut6_I0_O)        0.043    19.015 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.396    19.411    student_top_inst/Core_cpu/MEM/D[27]
    SLICE_X8Y191         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.945ns  (logic 3.731ns (17.002%)  route 18.214ns (82.998%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.870    19.083    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X11Y193        LUT6 (Prop_lut6_I0_O)        0.043    19.126 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.277    19.403    student_top_inst/Core_cpu/MEM/D[28]
    SLICE_X11Y192        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.896ns  (logic 3.241ns (14.799%)  route 18.656ns (85.201%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       4.001     9.810    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30/A3
    SLICE_X142Y325       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.388    10.197 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.197    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30/OA
    SLICE_X142Y325       MUXF7 (Prop_muxf7_I1_O)      0.103    10.300 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30/F7.A/O
                         net (fo=1, routed)           0.000    10.300    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30/O1
    SLICE_X142Y325       MUXF8 (Prop_muxf8_I1_O)      0.043    10.343 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30/F8/O
                         net (fo=1, routed)           1.408    11.751    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_30_30_n_0
    SLICE_X129Y289       LUT6 (Prop_lut6_I3_O)        0.125    11.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.000    11.876    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_112_n_0
    SLICE_X129Y289       MUXF7 (Prop_muxf7_I1_O)      0.122    11.998 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    11.998    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_51_n_0
    SLICE_X129Y289       MUXF8 (Prop_muxf8_I0_O)      0.045    12.043 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_21/O
                         net (fo=1, routed)           0.861    12.904    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_21_n_0
    SLICE_X127Y268       LUT6 (Prop_lut6_I3_O)        0.126    13.030 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    13.030    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_6_n_0
    SLICE_X127Y268       MUXF7 (Prop_muxf7_I1_O)      0.108    13.138 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.138    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2_n_0
    SLICE_X127Y268       MUXF8 (Prop_muxf8_I1_O)      0.043    13.181 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=2, routed)           3.419    16.601    student_top_inst/bridge_inst/dram_driver_inst/spo[27]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.133    16.734 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[30]_i_4/O
                         net (fo=1, routed)           0.752    17.486    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[6]_i_3_1
    SLICE_X11Y207        LUT6 (Prop_lut6_I3_O)        0.132    17.618 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[30]_i_2/O
                         net (fo=5, routed)           1.204    18.821    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[30]
    SLICE_X6Y194         LUT6 (Prop_lut6_I4_O)        0.043    18.864 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_4/O
                         net (fo=1, routed)           0.255    19.119    student_top_inst/Core_cpu/ID/ID_Register/MEM/wd_extend0_in[30]
    SLICE_X6Y194         LUT5 (Prop_lut5_I4_O)        0.043    19.162 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_1/O
                         net (fo=1, routed)           0.193    19.355    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][30]
    SLICE_X6Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.875ns  (logic 3.731ns (17.056%)  route 18.144ns (82.944%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.916    17.351    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I2_O)        0.043    17.394 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_7/O
                         net (fo=1, routed)           0.713    18.107    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_7_n_0
    SLICE_X9Y196         LUT6 (Prop_lut6_I1_O)        0.043    18.150 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_3/O
                         net (fo=7, routed)           0.496    18.646    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[14]_i_3_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I5_O)        0.043    18.689 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.645    19.333    student_top_inst/Core_cpu/MEM/D[8]
    SLICE_X13Y181        LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.862ns  (logic 3.731ns (17.066%)  route 18.131ns (82.934%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.864    19.076    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X8Y193         LUT6 (Prop_lut6_I0_O)        0.043    19.119 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.201    19.321    student_top_inst/Core_cpu/MEM/D[25]
    SLICE_X8Y191         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.850ns  (logic 3.731ns (17.075%)  route 18.119ns (82.925%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=5 MUXF8=4 RAMS64E=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.292    -2.541    student_top_inst/Core_cpu/IF/IF_PC/CLK
    SLICE_X14Y165        FDCE                                         r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDCE (Prop_fdce_C_Q)         0.259    -2.282 r  student_top_inst/Core_cpu/IF/IF_PC/pc_reg[3]_replica_4/Q
                         net (fo=188, routed)         0.741    -1.541    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/S[2]_repN_4_alias
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.049    -1.492 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28/O
                         net (fo=5, routed)           0.592    -0.900    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_28_n_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I2_O)        0.136    -0.764 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.540    -0.223    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043    -0.180 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.180    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X5Y162         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.072 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.072    student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X5Y162         MUXF8 (Prop_muxf8_I1_O)      0.043    -0.029 r  student_top_inst/Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=260, routed)         0.768     0.739    student_top_inst/Core_cpu/ID/ID_Register/regs[0][29]_i_15_0[21]
    SLICE_X17Y165        LUT6 (Prop_lut6_I2_O)        0.126     0.865 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.865    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_9_n_0
    SLICE_X17Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     0.973 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4/O
                         net (fo=1, routed)           0.668     1.641    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_4_n_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2/O
                         net (fo=45, routed)          0.567     2.331    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_2_n_0
    SLICE_X19Y182        LUT3 (Prop_lut3_I2_O)        0.055     2.386 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23/O
                         net (fo=67, routed)          0.502     2.888    student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_23_n_0
    SLICE_X12Y183        LUT6 (Prop_lut6_I4_O)        0.137     3.025 r  student_top_inst/Core_cpu/ID/ID_Register/__29_carry_i_6/O
                         net (fo=1, routed)           0.000     3.025    student_top_inst/Core_cpu/EX/EX_ALU/S[3]
    SLICE_X12Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.205 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    student_top_inst/Core_cpu/EX/EX_ALU/__29_carry_n_0
    SLICE_X12Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.370 r  student_top_inst/Core_cpu/EX/EX_ALU/__29_carry__0/O[1]
                         net (fo=1, routed)           0.471     3.841    student_top_inst/Core_cpu/ID/ID_Register/regs[0][31]_i_10_0[4]
    SLICE_X21Y189        LUT4 (Prop_lut4_I3_O)        0.125     3.966 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376/O
                         net (fo=1, routed)           0.274     4.240    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_376_n_0
    SLICE_X21Y192        LUT6 (Prop_lut6_I0_O)        0.043     4.283 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300/O
                         net (fo=1, routed)           0.623     4.906    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_300_n_0
    SLICE_X30Y200        LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117/O
                         net (fo=1, routed)           0.817     5.766    student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_117_n_0
    SLICE_X51Y205        LUT6 (Prop_lut6_I4_O)        0.043     5.809 r  student_top_inst/Core_cpu/ID/ID_Register/Mem_DRAM_i_13/O
                         net (fo=32795, routed)       3.366     9.175    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/A3
    SLICE_X142Y316       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.976    10.151 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.151    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/OA
    SLICE_X142Y316       MUXF7 (Prop_muxf7_I1_O)      0.103    10.254 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F7.A/O
                         net (fo=1, routed)           0.000    10.254    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/O1
    SLICE_X142Y316       MUXF8 (Prop_muxf8_I1_O)      0.043    10.297 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31/F8/O
                         net (fo=1, routed)           0.890    11.187    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_31_31_n_0
    SLICE_X133Y296       LUT6 (Prop_lut6_I0_O)        0.125    11.312 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    11.312    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_62_n_0
    SLICE_X133Y296       MUXF7 (Prop_muxf7_I1_O)      0.108    11.420 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    11.420    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_26_n_0
    SLICE_X133Y296       MUXF8 (Prop_muxf8_I1_O)      0.043    11.463 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.770    12.233    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_8_n_0
    SLICE_X128Y288       LUT6 (Prop_lut6_I1_O)        0.126    12.359 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.359    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_3_n_0
    SLICE_X128Y288       MUXF7 (Prop_muxf7_I0_O)      0.120    12.479 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.479    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X128Y288       MUXF8 (Prop_muxf8_I0_O)      0.045    12.524 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           3.786    16.310    student_top_inst/bridge_inst/dram_driver_inst/spo[28]
    SLICE_X17Y212        LUT2 (Prop_lut2_I0_O)        0.126    16.436 r  student_top_inst/bridge_inst/dram_driver_inst/MEM_out_reg[31]_i_13/O
                         net (fo=2, routed)           0.711    17.146    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_1_0
    SLICE_X9Y200         LUT6 (Prop_lut6_I3_O)        0.043    17.189 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_5/O
                         net (fo=6, routed)           0.980    18.170    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[31]
    SLICE_X0Y194         LUT5 (Prop_lut5_I1_O)        0.043    18.213 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3/O
                         net (fo=16, routed)          0.651    18.863    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[31]_i_3_n_0
    SLICE_X5Y193         LUT6 (Prop_lut6_I0_O)        0.043    18.906 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.403    19.309    student_top_inst/Core_cpu/MEM/D[17]
    SLICE_X5Y192         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.219ns  (logic 0.250ns (20.502%)  route 0.969ns (79.498%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.221    -2.150    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.178    -1.972 r  student_top_inst/bridge_inst/seg_wdata_reg[1]/Q
                         net (fo=5, routed)           0.430    -1.542    student_top_inst/Core_cpu/ID/ID_Register/Q[1]
    SLICE_X9Y197         LUT6 (Prop_lut6_I1_O)        0.036    -1.506 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[1]_i_2/O
                         net (fo=3, routed)           0.379    -1.127    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[1]
    SLICE_X9Y195         LUT6 (Prop_lut6_I3_O)        0.036    -1.091 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[1]_i_1/O
                         net (fo=1, routed)           0.161    -0.930    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][1]
    SLICE_X9Y195         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.393ns  (logic 0.335ns (24.049%)  route 1.058ns (75.951%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.221    -2.150    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.162    -1.988 r  student_top_inst/bridge_inst/seg_wdata_reg[6]/Q
                         net (fo=2, routed)           0.132    -1.856    student_top_inst/Core_cpu/ID/ID_Register/Q[6]
    SLICE_X7Y197         LUT3 (Prop_lut3_I1_O)        0.101    -1.755 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.383    -1.371    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[6]_i_4_n_0
    SLICE_X9Y197         LUT6 (Prop_lut6_I1_O)        0.036    -1.335 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[6]_i_2/O
                         net (fo=3, routed)           0.287    -1.048    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[6]
    SLICE_X7Y196         LUT6 (Prop_lut6_I3_O)        0.036    -1.012 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[6]_i_1/O
                         net (fo=1, routed)           0.256    -0.757    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][6]
    SLICE_X7Y196         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.250ns (17.724%)  route 1.160ns (82.276%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.204    -2.167    student_top_inst/bridge_inst/CLK
    SLICE_X7Y206         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y206         FDRE (Prop_fdre_C_Q)         0.178    -1.989 r  student_top_inst/bridge_inst/seg_wdata_reg[3]/Q
                         net (fo=2, routed)           0.464    -1.525    student_top_inst/Core_cpu/ID/ID_Register/Q[3]
    SLICE_X9Y201         LUT6 (Prop_lut6_I3_O)        0.036    -1.489 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[3]_i_2/O
                         net (fo=3, routed)           0.437    -1.051    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[3]
    SLICE_X13Y203        LUT6 (Prop_lut6_I3_O)        0.036    -1.015 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[3]_i_1/O
                         net (fo=1, routed)           0.259    -0.756    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][3]
    SLICE_X13Y203        LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.431ns (30.161%)  route 0.998ns (69.839%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.218    -2.153    student_top_inst/Core_cpu/ID/ID_Register/CLK
    SLICE_X3Y187         FDRE                                         r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.178    -1.975 r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23][24]/Q
                         net (fo=2, routed)           0.215    -1.759    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23]_23[24]
    SLICE_X2Y187         LUT6 (Prop_lut6_I0_O)        0.036    -1.723 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    -1.723    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_11_n_0
    SLICE_X2Y187         MUXF7 (Prop_muxf7_I1_O)      0.081    -1.642 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_6/O
                         net (fo=1, routed)           0.213    -1.430    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_6_n_0
    SLICE_X2Y187         LUT6 (Prop_lut6_I3_O)        0.100    -1.330 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_3/O
                         net (fo=3, routed)           0.409    -0.921    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_3_n_0
    SLICE_X2Y194         LUT5 (Prop_lut5_I2_O)        0.036    -0.885 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[24]_i_1/O
                         net (fo=1, routed)           0.161    -0.724    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][24]
    SLICE_X2Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.438ns  (logic 0.250ns (17.387%)  route 1.188ns (82.613%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.221    -2.150    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.178    -1.972 r  student_top_inst/bridge_inst/seg_wdata_reg[1]/Q
                         net (fo=5, routed)           0.430    -1.542    student_top_inst/Core_cpu/ID/ID_Register/Q[1]
    SLICE_X9Y197         LUT6 (Prop_lut6_I1_O)        0.036    -1.506 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[1]_i_2/O
                         net (fo=3, routed)           0.409    -1.096    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[1]
    SLICE_X7Y195         LUT6 (Prop_lut6_I3_O)        0.036    -1.060 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.349    -0.712    student_top_inst/Core_cpu/MEM/D[1]
    SLICE_X7Y186         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/ID/ID_Register/regs_reg[10][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.466ns (30.897%)  route 1.042ns (69.103%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.219    -2.152    student_top_inst/Core_cpu/ID/ID_Register/CLK
    SLICE_X4Y191         FDRE                                         r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[10][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y191         FDRE (Prop_fdre_C_Q)         0.178    -1.974 r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[10][23]/Q
                         net (fo=2, routed)           0.226    -1.748    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[10]_10[23]
    SLICE_X2Y190         LUT6 (Prop_lut6_I1_O)        0.036    -1.712 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_16/O
                         net (fo=1, routed)           0.000    -1.712    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_16_n_0
    SLICE_X2Y190         MUXF7 (Prop_muxf7_I0_O)      0.080    -1.632 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_9/O
                         net (fo=1, routed)           0.000    -1.632    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_9_n_0
    SLICE_X2Y190         MUXF8 (Prop_muxf8_I1_O)      0.035    -1.597 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_5/O
                         net (fo=1, routed)           0.246    -1.351    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_5_n_0
    SLICE_X2Y189         LUT6 (Prop_lut6_I1_O)        0.101    -1.250 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_3/O
                         net (fo=3, routed)           0.315    -0.935    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_3_n_0
    SLICE_X3Y194         LUT5 (Prop_lut5_I2_O)        0.036    -0.899 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[23]_i_1/O
                         net (fo=1, routed)           0.256    -0.643    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][23]
    SLICE_X3Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/MEM_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.545ns  (logic 0.286ns (18.514%)  route 1.259ns (81.486%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.204    -2.167    student_top_inst/bridge_inst/CLK
    SLICE_X7Y206         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y206         FDRE (Prop_fdre_C_Q)         0.178    -1.989 r  student_top_inst/bridge_inst/seg_wdata_reg[18]/Q
                         net (fo=2, routed)           0.231    -1.758    student_top_inst/Core_cpu/ID/ID_Register/Q[18]
    SLICE_X7Y205         LUT6 (Prop_lut6_I0_O)        0.036    -1.722 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[18]_i_3/O
                         net (fo=1, routed)           0.318    -1.404    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[18]_i_3_n_0
    SLICE_X9Y204         LUT6 (Prop_lut6_I1_O)        0.036    -1.368 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[18]_i_2/O
                         net (fo=5, routed)           0.552    -0.815    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[18]
    SLICE_X7Y193         LUT6 (Prop_lut6_I2_O)        0.036    -0.779 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[18]_i_1/O
                         net (fo=1, routed)           0.158    -0.622    student_top_inst/Core_cpu/MEM/D[18]
    SLICE_X7Y192         LDCE                                         r  student_top_inst/Core_cpu/MEM/MEM_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.571ns  (logic 0.286ns (18.205%)  route 1.285ns (81.795%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.221    -2.150    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.178    -1.972 r  student_top_inst/bridge_inst/seg_wdata_reg[5]/Q
                         net (fo=5, routed)           0.342    -1.629    student_top_inst/Core_cpu/ID/ID_Register/Q[5]
    SLICE_X7Y197         LUT3 (Prop_lut3_I1_O)        0.036    -1.593 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[5]_i_4/O
                         net (fo=1, routed)           0.303    -1.290    student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[5]_i_4_n_0
    SLICE_X7Y197         LUT6 (Prop_lut6_I1_O)        0.036    -1.254 r  student_top_inst/Core_cpu/ID/ID_Register/MEM_out_reg[5]_i_2/O
                         net (fo=3, routed)           0.380    -0.874    student_top_inst/Core_cpu/ID/ID_Register/perip_rdata[5]
    SLICE_X4Y194         LUT6 (Prop_lut6_I3_O)        0.036    -0.838 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[5]_i_1/O
                         net (fo=1, routed)           0.259    -0.579    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][5]
    SLICE_X4Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.584ns  (logic 0.431ns (27.208%)  route 1.153ns (72.792%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.219    -2.152    student_top_inst/Core_cpu/ID/ID_Register/CLK
    SLICE_X7Y190         FDRE                                         r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y190         FDRE (Prop_fdre_C_Q)         0.178    -1.974 r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23][30]/Q
                         net (fo=2, routed)           0.283    -1.690    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[23]_23[30]
    SLICE_X6Y187         LUT6 (Prop_lut6_I0_O)        0.036    -1.654 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_11/O
                         net (fo=1, routed)           0.000    -1.654    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_11_n_0
    SLICE_X6Y187         MUXF7 (Prop_muxf7_I1_O)      0.081    -1.573 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_6/O
                         net (fo=1, routed)           0.191    -1.382    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_6_n_0
    SLICE_X5Y187         LUT6 (Prop_lut6_I3_O)        0.100    -1.282 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_3/O
                         net (fo=3, routed)           0.517    -0.765    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_3_n_0
    SLICE_X6Y194         LUT5 (Prop_lut5_I2_O)        0.036    -0.729 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[30]_i_1/O
                         net (fo=1, routed)           0.161    -0.567    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][30]
    SLICE_X6Y194         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/MEM/wd_extend_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.644ns  (logic 0.467ns (28.414%)  route 1.177ns (71.586%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.163    -2.208    student_top_inst/Core_cpu/ID/ID_Register/CLK
    SLICE_X11Y187        FDRE                                         r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.178    -2.030 r  student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12][27]/Q
                         net (fo=2, routed)           0.215    -1.814    student_top_inst/Core_cpu/ID/ID_Register/regs_reg[12]_12[27]
    SLICE_X10Y187        LUT6 (Prop_lut6_I5_O)        0.036    -1.778 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_17/O
                         net (fo=1, routed)           0.000    -1.778    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_17_n_0
    SLICE_X10Y187        MUXF7 (Prop_muxf7_I1_O)      0.081    -1.697 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_9/O
                         net (fo=1, routed)           0.000    -1.697    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_9_n_0
    SLICE_X10Y187        MUXF8 (Prop_muxf8_I1_O)      0.035    -1.662 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_5/O
                         net (fo=1, routed)           0.204    -1.458    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_5_n_0
    SLICE_X10Y186        LUT6 (Prop_lut6_I1_O)        0.101    -1.357 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_3/O
                         net (fo=3, routed)           0.596    -0.761    student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_3_n_0
    SLICE_X8Y195         LUT5 (Prop_lut5_I2_O)        0.036    -0.725 r  student_top_inst/Core_cpu/ID/ID_Register/wd_extend_reg[27]_i_1/O
                         net (fo=1, routed)           0.161    -0.564    student_top_inst/Core_cpu/MEM/seg_wdata_reg[31][27]
    SLICE_X8Y195         LDCE                                         r  student_top_inst/Core_cpu/MEM/wd_extend_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.315ns  (logic 0.422ns (7.939%)  route 4.893ns (92.061%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[4]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  student_top_inst/Core_cpu/MEM/wd_extend_reg[4]/Q
                         net (fo=1029, routed)        4.185     4.478    student_top_inst/Core_cpu/MEM/d[4]
    SLICE_X19Y206        LUT5 (Prop_lut5_I0_O)        0.043     4.521 f  student_top_inst/Core_cpu/MEM/start_i_6/O
                         net (fo=1, routed)           0.353     4.874    student_top_inst/Core_cpu/MEM/start_i_6_n_0
    SLICE_X17Y206        LUT4 (Prop_lut4_I0_O)        0.043     4.917 f  student_top_inst/Core_cpu/MEM/start_i_2/O
                         net (fo=1, routed)           0.355     5.272    student_top_inst/Core_cpu/MEM/start_i_2_n_0
    SLICE_X17Y206        LUT6 (Prop_lut6_I1_O)        0.043     5.315 r  student_top_inst/Core_cpu/MEM/start_i_1/O
                         net (fo=1, routed)           0.000     5.315    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X17Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.149    -2.222    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X17Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C

Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.533ns (42.432%)  route 2.080ns (57.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.080     3.613    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y207         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.205    -2.166    uart_inst/clk_out1
    SLICE_X1Y207         FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.212ns (26.337%)  route 0.593ns (73.663%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/G
    SLICE_X13Y203        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/Q
                         net (fo=1029, routed)        0.365     0.493    student_top_inst/Core_cpu/MEM/d[3]
    SLICE_X17Y207        LUT5 (Prop_lut5_I0_O)        0.028     0.521 r  student_top_inst/Core_cpu/MEM/start_i_13/O
                         net (fo=1, routed)           0.113     0.633    student_top_inst/Core_cpu/MEM/start_i_13_n_0
    SLICE_X17Y207        LUT6 (Prop_lut6_I5_O)        0.028     0.661 f  student_top_inst/Core_cpu/MEM/start_i_4/O
                         net (fo=1, routed)           0.116     0.777    student_top_inst/Core_cpu/MEM/start_i_4_n_0
    SLICE_X17Y206        LUT6 (Prop_lut6_I3_O)        0.028     0.805 r  student_top_inst/Core_cpu/MEM/start_i_1/O
                         net (fo=1, routed)           0.000     0.805    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X17Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.782    -0.661    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X17Y206        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C

Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.458ns (29.273%)  route 1.106ns (70.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.106     1.564    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y207         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    uart_inst/clk_out1
    SLICE_X1Y207         FDPE                                         r  uart_inst/rx_d0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_pll

Max Delay         33888 Endpoints
Min Delay         33888 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.872ns  (logic 0.293ns (2.695%)  route 10.579ns (97.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.579    10.872    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/D
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.441    -1.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/WCLK
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.872ns  (logic 0.293ns (2.695%)  route 10.579ns (97.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.579    10.872    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/D
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.441    -1.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/WCLK
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.872ns  (logic 0.293ns (2.695%)  route 10.579ns (97.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.579    10.872    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/D
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.441    -1.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/WCLK
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.872ns  (logic 0.293ns (2.695%)  route 10.579ns (97.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.579    10.872    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/D
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.441    -1.930    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/WCLK
    SLICE_X94Y89         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.778ns  (logic 0.293ns (2.718%)  route 10.485ns (97.282%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.485    10.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/D
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.442    -1.929    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/WCLK
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.778ns  (logic 0.293ns (2.718%)  route 10.485ns (97.282%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.485    10.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/D
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.442    -1.929    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/WCLK
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.778ns  (logic 0.293ns (2.718%)  route 10.485ns (97.282%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.485    10.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/D
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.442    -1.929    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/WCLK
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.778ns  (logic 0.293ns (2.718%)  route 10.485ns (97.282%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/G
    SLICE_X9Y195         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[1]/Q
                         net (fo=1029, routed)       10.485    10.778    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/D
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.442    -1.929    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/WCLK
    SLICE_X94Y91         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.646ns  (logic 0.293ns (2.752%)  route 10.353ns (97.248%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/G
    SLICE_X7Y196         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/Q
                         net (fo=1029, routed)       10.353    10.646    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/D
    SLICE_X116Y174       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.100    -2.271    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/WCLK
    SLICE_X116Y174       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/RAMS64E_A/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.646ns  (logic 0.293ns (2.752%)  route 10.353ns (97.248%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/G
    SLICE_X7Y196         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/Q
                         net (fo=1029, routed)       10.353    10.646    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/D
    SLICE_X116Y174       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       1.100    -2.271    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/WCLK
    SLICE_X116Y174       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_6_6/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.690%)  route 0.140ns (52.310%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[16]/G
    SLICE_X5Y195         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[16]/Q
                         net (fo=6, routed)           0.140     0.268    student_top_inst/bridge_inst/D[8]
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.824    -0.619    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[16]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/LED_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.147%)  route 0.169ns (56.853%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[11]/G
    SLICE_X11Y197        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[11]/Q
                         net (fo=6, routed)           0.169     0.297    student_top_inst/bridge_inst/D[3]
    SLICE_X9Y197         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.793    -0.650    student_top_inst/bridge_inst/CLK
    SLICE_X9Y197         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.143ns (48.078%)  route 0.154ns (51.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
    SLICE_X2Y195         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/Q
                         net (fo=1029, routed)        0.154     0.297    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/D
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.823    -0.620    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/WCLK
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.143ns (48.078%)  route 0.154ns (51.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
    SLICE_X2Y195         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/Q
                         net (fo=1029, routed)        0.154     0.297    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/D
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.823    -0.620    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/WCLK
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.143ns (48.078%)  route 0.154ns (51.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
    SLICE_X2Y195         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/Q
                         net (fo=1029, routed)        0.154     0.297    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/D
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.823    -0.620    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/WCLK
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.143ns (48.078%)  route 0.154ns (51.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/G
    SLICE_X2Y195         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[2]/Q
                         net (fo=1029, routed)        0.154     0.297    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/D
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.823    -0.620    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/WCLK
    SLICE_X6Y195         RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.210%)  route 0.198ns (60.790%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/G
    SLICE_X7Y196         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[6]/Q
                         net (fo=1029, routed)        0.198     0.326    student_top_inst/bridge_inst/d[6]
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.824    -0.619    student_top_inst/bridge_inst/CLK
    SLICE_X7Y197         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[6]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.207%)  route 0.198ns (60.793%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[0]/G
    SLICE_X5Y195         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[0]/Q
                         net (fo=1029, routed)        0.198     0.326    student_top_inst/bridge_inst/d[0]
    SLICE_X9Y194         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.792    -0.651    student_top_inst/bridge_inst/CLK
    SLICE_X9Y194         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[0]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.169%)  route 0.199ns (60.831%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/G
    SLICE_X13Y203        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/Q
                         net (fo=1029, routed)        0.199     0.327    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/D
    SLICE_X16Y202        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.783    -0.660    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/WCLK
    SLICE_X16Y202        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.169%)  route 0.199ns (60.831%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/G
    SLICE_X13Y203        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/MEM/wd_extend_reg[3]/Q
                         net (fo=1029, routed)        0.199     0.327    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/D
    SLICE_X16Y202        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33964, routed)       0.783    -0.660    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/WCLK
    SLICE_X16Y202        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_3_3/RAMS64E_B/CLK





