Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: pipeline.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipeline.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipeline"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : pipeline
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\flipflop.vhd" into library work
Parsing entity <flipflop>.
Parsing architecture <Behavioral> of entity <flipflop>.
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\adder2.vhd" into library work
Parsing entity <adder2>.
Parsing architecture <Behavioral> of entity <adder2>.
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\sad.vhd" into library work
Parsing entity <sad>.
Parsing architecture <Behavioral> of entity <sad>.
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\pipeadd3.vhd" into library work
Parsing entity <pipeadd3>.
Parsing architecture <Behavioral> of entity <pipeadd3>.
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\comparator.vhd" into library work
Parsing entity <comparator>.
Parsing architecture <Behavioral> of entity <comparator>.
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\adder3.vhd" into library work
Parsing entity <adder3>.
Parsing architecture <Behavioral> of entity <adder3>.
Parsing VHDL file "\Users\Bogdan\Desktop\D3Reconstruction\StereoReconstructionPipeline\pipeline.vhd" into library work
Parsing entity <pipeline>.
Parsing architecture <Behavioral> of entity <pipeline>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pipeline> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <flipflop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sad> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder3> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <pipeadd3> (architecture <Behavioral>) from library <work>.

Elaborating entity <flipflop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <adder2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <flipflop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <adder2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <flipflop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <comparator> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pipeline>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/pipeline.vhd".
        R = 1
        DR = 100
INFO:Xst:3010 - "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/pipeline.vhd" line 339: Output port <result> of the instance <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <initialShift>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <initialShift[31]_GND_4_o_add_6_OUT> created at line 188.
    Found 32-bit comparator greater for signal <GND_4_o_initialShift[31]_LessThan_5_o> created at line 182
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pipeline> synthesized.

Synthesizing Unit <flipflop_1>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/flipflop.vhd".
        N = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flipflop_1> synthesized.

Synthesizing Unit <sad>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/sad.vhd".
    Found 10-bit subtractor for signal <n0007> created at line 52.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_2_OUT<7:0>> created at line 54.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_3_OUT<7:0>> created at line 56.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <sad> synthesized.

Synthesizing Unit <adder3>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/adder3.vhd".
        RESULT_SIZE = 10
    Found 10-bit adder for signal <n0013> created at line 50.
    Found 10-bit adder for signal <result> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder3> synthesized.

Synthesizing Unit <pipeadd3>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/pipeadd3.vhd".
    Found 12-bit register for signal <result>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <pipeadd3> synthesized.

Synthesizing Unit <flipflop_2>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/flipflop.vhd".
        N = 10
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <flipflop_2> synthesized.

Synthesizing Unit <adder2_1>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/adder2.vhd".
        OPERATOR_SIZE = 10
    Found 11-bit adder for signal <result> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder2_1> synthesized.

Synthesizing Unit <flipflop_3>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/flipflop.vhd".
        N = 11
    Found 11-bit register for signal <q>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <flipflop_3> synthesized.

Synthesizing Unit <adder2_2>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/adder2.vhd".
        OPERATOR_SIZE = 11
    Found 12-bit adder for signal <result> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder2_2> synthesized.

Synthesizing Unit <flipflop_4>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/flipflop.vhd".
        N = 12
    Found 12-bit register for signal <q>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <flipflop_4> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "/users/bogdan/desktop/d3reconstruction/stereoreconstructionpipeline/comparator.vhd".
        OPERAND_SIZE = 12
    Found 7-bit register for signal <index>.
    Found 12-bit register for signal <result>.
    Found 12-bit comparator greater for signal <operandZ[11]_operandA[11]_LessThan_1_o> created at line 55
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <comparator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 501
 10-bit adder                                          : 100
 10-bit subtractor                                     : 150
 11-bit adder                                          : 50
 12-bit adder                                          : 50
 32-bit adder                                          : 1
 8-bit subtractor                                      : 150
# Registers                                            : 750
 10-bit register                                       : 100
 11-bit register                                       : 100
 12-bit register                                       : 150
 32-bit register                                       : 1
 7-bit register                                        : 99
 8-bit register                                        : 300
# Comparators                                          : 100
 12-bit comparator greater                             : 99
 32-bit comparator greater                             : 1
# Multiplexers                                         : 501
 12-bit 2-to-1 multiplexer                             : 99
 32-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 99
 8-bit 2-to-1 multiplexer                              : 300
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 501
 10-bit adder                                          : 100
 11-bit adder                                          : 50
 12-bit adder                                          : 50
 32-bit adder                                          : 1
 8-bit subtractor                                      : 150
 9-bit subtractor                                      : 150
# Registers                                            : 7025
 Flip-Flops                                            : 7025
# Comparators                                          : 100
 12-bit comparator greater                             : 99
 32-bit comparator greater                             : 1
# Multiplexers                                         : 501
 12-bit 2-to-1 multiplexer                             : 99
 32-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 99
 8-bit 2-to-1 multiplexer                              : 300
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 000
 initialshiftboth  | 001
 initialshiftright | 010
 shiftleft         | 011
 shiftright        | 100
-------------------------------

Optimizing unit <pipeline> ...

Optimizing unit <flipflop_2> ...

Optimizing unit <flipflop_3> ...

Optimizing unit <flipflop_4> ...

Optimizing unit <comparator> ...

Optimizing unit <flipflop_1> ...
WARNING:Xst:1710 - FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[4].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[4].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[4].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[4].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[4].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[4].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[5].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[5].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[5].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[5].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[5].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[5].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[6].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[6].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[6].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[6].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[6].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[6].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[7].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[7].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[7].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[7].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[7].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[7].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[8].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[8].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[8].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[8].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[0].PIPEADD3_COL0.COMPARATOR_COL0/index_1> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[0].PIPEADD3_COL0.COMPARATOR_COL0/index_2> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[0].PIPEADD3_COL0.COMPARATOR_COL0/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[0].PIPEADD3_COL0.COMPARATOR_COL0/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[0].PIPEADD3_COL0.COMPARATOR_COL0/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[0].PIPEADD3_COL0.COMPARATOR_COL0/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_PREV/index_2> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_PREV/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_COLx/index_2> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_COLx/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[1].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_PREV/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_COLx/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[2].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_PREV/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_PREV/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_COLx/index_3> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[3].PIPEADD3_COLx.COMPARATOR_COLx/index_4> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[17].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[17].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[18].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[18].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[19].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[19].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[20].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[20].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[21].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[21].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[22].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[22].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[23].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[23].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[24].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[24].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[25].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[25].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[26].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[26].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[27].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[27].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[28].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[28].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[29].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[29].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[30].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[30].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[31].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[31].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[9].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[9].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[9].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[9].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[10].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[10].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[10].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[10].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[11].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[11].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[11].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[11].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[12].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[12].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[12].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[12].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[13].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[13].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[13].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[13].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[14].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[14].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[14].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[14].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[15].PIPEADD3_COLx.COMPARATOR_PREV/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[15].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[15].PIPEADD3_COLx.COMPARATOR_COLx/index_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[15].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[16].PIPEADD3_COLx.COMPARATOR_PREV/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COLUMN_ITERATION[16].PIPEADD3_COLx.COMPARATOR_COLx/index_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_11> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_10> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_9> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_8> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_7> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_6> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_5> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_4> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_3> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_2> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_1> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/result_0> of sequential type is unconnected in block <pipeline>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pipeline, actual ratio is 49.

Final Macro Processing ...

Processing Unit <pipeline> :
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_2/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[0].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[1].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[2].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[3].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[4].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[5].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[6].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[7].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[8].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[9].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[10].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[11].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[12].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[13].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[14].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[15].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[16].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[17].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[18].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[19].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[20].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[21].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[22].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[23].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[24].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[25].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[26].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[27].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[28].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[29].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[30].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[31].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[32].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[33].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[34].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[35].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[36].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[37].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[38].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[39].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[40].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[41].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[42].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[43].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[44].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[45].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[46].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[47].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[48].PIPE_ADD3/FF_4/q_0>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_10>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_9>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_8>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_7>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_6>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_5>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_4>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_3>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_2>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_1>.
	Found 2-bit shift register for signal <COLUMN_ITERATION[49].PIPE_ADD3/FF_4/q_0>.
Unit <pipeline> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4796
 Flip-Flops                                            : 4796
# Shift Registers                                      : 1050
 2-bit shift register                                  : 1050

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipeline.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15785
#      GND                         : 1
#      INV                         : 58
#      LUT1                        : 130
#      LUT2                        : 3870
#      LUT3                        : 2676
#      LUT4                        : 1624
#      LUT5                        : 11
#      MUXCY                       : 4482
#      VCC                         : 1
#      XORCY                       : 2932
# FlipFlops/Latches                : 5846
#      FD                          : 4794
#      FDE                         : 1050
#      FDR                         : 2
# Shift Registers                  : 1050
#      SRLC16E                     : 1050
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 58
#      IBUF                        : 51
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5846  out of  54576    10%  
 Number of Slice LUTs:                 9419  out of  27288    34%  
    Number used as Logic:              8369  out of  27288    30%  
    Number used as Memory:             1050  out of   6408    16%  
       Number used as SRL:             1050

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11805
   Number with an unused Flip Flop:    5959  out of  11805    50%  
   Number with an unused LUT:          2386  out of  11805    20%  
   Number of fully used LUT-FF pairs:  3460  out of  11805    29%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    218    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                               | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------+-------+
clk                                | IBUF+BUFG                                                                                           | 4496  |
rightLineCLK(rightLineCLK1:O)      | BUFG(*)(COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_RIGHT_COLx_FF/q_7)   | 1200  |
leftLineCLK(leftLineCLK1:O)        | BUFG(*)(COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_LEFT_COLMAX_FF/q_7)| 1200  |
-----------------------------------+-----------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.867ns (Maximum Frequency: 258.625MHz)
   Minimum input arrival time before clock: 2.693ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.867ns (frequency: 258.625MHz)
  Total number of paths / destination ports: 95784 / 3996
-------------------------------------------------------------------------
Delay:               3.867ns (Levels of Logic = 8)
  Source:            COLUMN_ITERATION[32].PIPE_ADD3/sum2[11]_dff_1_0 (FF)
  Destination:       COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/index_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: COLUMN_ITERATION[32].PIPE_ADD3/sum2[11]_dff_1_0 to COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/index_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.992  COLUMN_ITERATION[32].PIPE_ADD3/sum2[11]_dff_1_0 (COLUMN_ITERATION[32].PIPE_ADD3/sum2[11]_dff_1_0)
     LUT4:I0->O            1   0.203   0.000  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_lut<0> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<0> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<1> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<2> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<3> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<4> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<4>)
     MUXCY:CI->O          19   0.019   1.071  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<5> (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<5>)
     INV:I->O              1   0.206   0.579  COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<5>_inv_INV_0 (COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/Mcompar_operandZ[11]_operandA[11]_LessThan_1_o_cy<5>_inv)
     FD:D                      0.102          COLUMN_ITERATION[32].PIPEADD3_COLx.COMPARATOR_PREV/index_6
    ----------------------------------------
    Total                      3.867ns (1.225ns logic, 2.642ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rightLineCLK'
  Clock period: 1.232ns (frequency: 811.985MHz)
  Total number of paths / destination ports: 1176 / 1176
-------------------------------------------------------------------------
Delay:               1.232ns (Levels of Logic = 0)
  Source:            COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_6 (FF)
  Destination:       COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_RIGHT_COLx_FF/q_6 (FF)
  Source Clock:      rightLineCLK rising
  Destination Clock: rightLineCLK rising

  Data Path: COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_6 to COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_RIGHT_COLx_FF/q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_6 (COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_6)
     FD:D                      0.102          COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_RIGHT_COLx_FF/q_6
    ----------------------------------------
    Total                      1.232ns (0.549ns logic, 0.683ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'leftLineCLK'
  Clock period: 1.232ns (frequency: 811.985MHz)
  Total number of paths / destination ports: 1176 / 1176
-------------------------------------------------------------------------
Delay:               1.232ns (Levels of Logic = 0)
  Source:            COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_LEFT_COLx_FF/q_6 (FF)
  Destination:       COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_LEFT_COLMAX_FF/q_6 (FF)
  Source Clock:      leftLineCLK rising
  Destination Clock: leftLineCLK rising

  Data Path: COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_LEFT_COLx_FF/q_6 to COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_LEFT_COLMAX_FF/q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_LEFT_COLx_FF/q_6 (COLUMN_ITERATION[48].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLx.SR_LEFT_COLx_FF/q_6)
     FD:D                      0.102          COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_LEFT_COLMAX_FF/q_6
    ----------------------------------------
    Total                      1.232ns (0.549ns logic, 0.683ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.693ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rst to state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.203   0.000  state_FSM_FFd1_rstpot_lut (state_FSM_FFd1_rstpot_lut)
     MUXCY:S->O            1   0.411   0.000  state_FSM_FFd1_rstpot_cy (state_FSM_FFd1_rstpot)
     FD:D                      0.102          state_FSM_FFd1
    ----------------------------------------
    Total                      2.693ns (1.938ns logic, 0.755ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rightLineCLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            right<23> (PAD)
  Destination:       COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_7 (FF)
  Destination Clock: rightLineCLK rising

  Data Path: right<23> to COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  right_23_IBUF (right_23_IBUF)
     FD:D                      0.102          COLUMN_ITERATION[49].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COLMAX.SR_RIGHT_COLMAX_FF/q_7
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'leftLineCLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            left<23> (PAD)
  Destination:       COLUMN_ITERATION[0].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COL0.SR_LEFT_COL0_FF/q_7 (FF)
  Destination Clock: leftLineCLK rising

  Data Path: left<23> to COLUMN_ITERATION[0].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COL0.SR_LEFT_COL0_FF/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  left_23_IBUF (left_23_IBUF)
     FD:D                      0.102          COLUMN_ITERATION[0].SAD_LINE_ITERATION[2].LINE_SHIFT_REGISTER_COL0.SR_LEFT_COL0_FF/q_7
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/index_6 (FF)
  Destination:       index<6> (PAD)
  Source Clock:      clk rising

  Data Path: COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/index_6 to index<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/index_6 (COLUMN_ITERATION[49].PIPEADD3_COLx.COMPARATOR_COLx/index_6)
     OBUF:I->O                 2.571          index_6_OBUF (index<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.867|         |         |         |
leftLineCLK    |    7.144|         |         |         |
rightLineCLK   |    7.246|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock leftLineCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
leftLineCLK    |    1.232|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rightLineCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rightLineCLK   |    1.232|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 110.00 secs
Total CPU time to Xst completion: 109.78 secs
 
--> 

Total memory usage is 388296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  132 (   0 filtered)
Number of infos    :    2 (   0 filtered)

