verilog work "../Half_Adder/half_adder.v"
verilog work "full_adder.v"
