

================================================================
== Vitis HLS Report for 'rsa'
================================================================
* Date:           Tue Dec  3 22:25:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    68356|   135684|  0.684 ms|  1.357 ms|  68357|  135685|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mod_product_fu_107  |mod_product  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_Montgomery_fu_115   |Montgomery   |      263|      263|  2.630 us|  2.630 us|  263|  263|       no|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- RSA_TOP  |    68096|   135424|  266 ~ 529|          -|          -|   256|        no|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    7353|   4450|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|    1818|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    9171|   4558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       8|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+----+------+------+-----+
    |        Instance        |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------+---------------+---------+----+------+------+-----+
    |grp_Montgomery_fu_115   |Montgomery     |        0|   0|  4650|  1790|    0|
    |control_s_axi_U         |control_s_axi  |        0|   0|  1084|  2088|    0|
    |grp_mod_product_fu_107  |mod_product    |        0|   0|  1619|   572|    0|
    +------------------------+---------------+---------+----+------+------+-----+
    |Total                   |               |        0|   0|  7353|  4450|    0|
    +------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_170_p2                    |         +|   0|  0|  14|           9|           1|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_164_p2              |      icmp|   0|  0|  11|           9|          10|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  27|          19|          12|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |d_V_fu_70                |   9|          2|  256|        512|
    |grp_Montgomery_fu_115_a  |  14|          3|  256|        768|
    |i_fu_74                  |   9|          2|    9|         18|
    |m_V_fu_78                |   9|          2|  256|        512|
    |t_V_1_fu_66              |   9|          2|  256|        512|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17| 1034|       2328|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |N_read_reg_246                       |  256|   0|  256|          0|
    |ap_CS_fsm                            |    5|   0|    5|          0|
    |d_V_fu_70                            |  256|   0|  256|          0|
    |grp_Montgomery_fu_115_ap_start_reg   |    1|   0|    1|          0|
    |grp_mod_product_fu_107_ap_start_reg  |    1|   0|    1|          0|
    |i_2_reg_255                          |    9|   0|    9|          0|
    |i_fu_74                              |    9|   0|    9|          0|
    |m_V_fu_78                            |  256|   0|  256|          0|
    |m_V_load_1_reg_264                   |  256|   0|  256|          0|
    |reg_135                              |  256|   0|  256|          0|
    |t_V_1_fu_66                          |  256|   0|  256|          0|
    |trunc_ln1497_reg_260                 |    1|   0|    1|          0|
    |y_read_reg_241                       |  256|   0|  256|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1818|   0| 1818|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           rsa|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

