Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:56:56 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[5]/QN (DFF_X2)                             0.4529     0.4529 r
  U727/ZN (INV_X8)                                      0.0911     0.5440 f
  U726/ZN (XNOR2_X1)                                    0.4336     0.9776 r
  U1074/ZN (XNOR2_X2)                                   0.3701     1.3477 r
  U1075/ZN (XNOR2_X2)                                   0.3324     1.6801 r
  U810/ZN (INV_X4)                                      0.0584     1.7384 f
  U796/ZN (NAND4_X2)                                    0.1230     1.8614 r
  U795/ZN (NAND2_X2)                                    0.0740     1.9354 f
  U794/ZN (NAND2_X2)                                    0.1235     2.0589 r
  U793/ZN (NAND2_X2)                                    0.0591     2.1180 f
  U1090/ZN (NAND2_X2)                                   0.0805     2.1985 r
  dut_sram_write_data_reg[7]/D (DFF_X2)                 0.0000     2.1985 r
  data arrival time                                                2.1985

  clock clk (rise edge)                                 2.4350     2.4350
  clock network delay (ideal)                           0.0000     2.4350
  clock uncertainty                                    -0.0500     2.3850
  dut_sram_write_data_reg[7]/CK (DFF_X2)                0.0000     2.3850 r
  library setup time                                   -0.1846     2.2004
  data required time                                               2.2004
  --------------------------------------------------------------------------
  data required time                                               2.2004
  data arrival time                                               -2.1985
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0019


1
