
Atmega128.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00800100  000032c8  0000337c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000032c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022b  0080013a  0080013a  000033b6  2**0
                  ALLOC
  3 .eeprom       00000013  00810000  00810000  000033b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  000033c9  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000033fc  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000006a8  00000000  00000000  00003438  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000065be  00000000  00000000  00003ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001ca4  00000000  00000000  0000a09e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000041ea  00000000  00000000  0000bd42  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001194  00000000  00000000  0000ff2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001525  00000000  00000000  000110c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005364  00000000  00000000  000125e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005f8  00000000  00000000  00017949  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	8b c0       	rjmp	.+278    	; 0x118 <__ctors_end>
       2:	00 00       	nop
       4:	30 c3       	rjmp	.+1632   	; 0x666 <__vector_1>
       6:	00 00       	nop
       8:	38 c3       	rjmp	.+1648   	; 0x67a <__vector_2>
       a:	00 00       	nop
       c:	40 c3       	rjmp	.+1664   	; 0x68e <__vector_3>
       e:	00 00       	nop
      10:	48 c3       	rjmp	.+1680   	; 0x6a2 <__vector_4>
      12:	00 00       	nop
      14:	50 c3       	rjmp	.+1696   	; 0x6b6 <__vector_5>
      16:	00 00       	nop
      18:	58 c3       	rjmp	.+1712   	; 0x6ca <__vector_6>
      1a:	00 00       	nop
      1c:	0c 94 9d 18 	jmp	0x313a	; 0x313a <__vector_7>
      20:	5e c3       	rjmp	.+1724   	; 0x6de <__vector_8>
      22:	00 00       	nop
      24:	98 c0       	rjmp	.+304    	; 0x156 <__bad_interrupt>
      26:	00 00       	nop
      28:	f6 c6       	rjmp	.+3564   	; 0xe16 <__vector_10>
      2a:	00 00       	nop
      2c:	fe c6       	rjmp	.+3580   	; 0xe2a <__vector_11>
      2e:	00 00       	nop
      30:	06 c7       	rjmp	.+3596   	; 0xe3e <__vector_12>
      32:	00 00       	nop
      34:	0e c7       	rjmp	.+3612   	; 0xe52 <__vector_13>
      36:	00 00       	nop
      38:	16 c7       	rjmp	.+3628   	; 0xe66 <__vector_14>
      3a:	00 00       	nop
      3c:	1e c7       	rjmp	.+3644   	; 0xe7a <__vector_15>
      3e:	00 00       	nop
      40:	26 c7       	rjmp	.+3660   	; 0xe8e <__vector_16>
      42:	00 00       	nop
      44:	56 c3       	rjmp	.+1708   	; 0x6f2 <__vector_17>
      46:	00 00       	nop
      48:	0c 94 2b 09 	jmp	0x1256	; 0x1256 <__vector_18>
      4c:	0c 94 61 09 	jmp	0x12c2	; 0x12c2 <__vector_19>
      50:	82 c0       	rjmp	.+260    	; 0x156 <__bad_interrupt>
      52:	00 00       	nop
      54:	21 c1       	rjmp	.+578    	; 0x298 <__vector_21>
      56:	00 00       	nop
      58:	7e c0       	rjmp	.+252    	; 0x156 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	7c c0       	rjmp	.+248    	; 0x156 <__bad_interrupt>
      5e:	00 00       	nop
      60:	20 c7       	rjmp	.+3648   	; 0xea2 <__vector_24>
      62:	00 00       	nop
      64:	28 c7       	rjmp	.+3664   	; 0xeb6 <__vector_25>
      66:	00 00       	nop
      68:	30 c7       	rjmp	.+3680   	; 0xeca <__vector_26>
      6a:	00 00       	nop
      6c:	38 c7       	rjmp	.+3696   	; 0xede <__vector_27>
      6e:	00 00       	nop
      70:	40 c7       	rjmp	.+3712   	; 0xef2 <__vector_28>
      72:	00 00       	nop
      74:	0c 94 4c 18 	jmp	0x3098	; 0x3098 <__vector_29>
      78:	0c 94 b7 0a 	jmp	0x156e	; 0x156e <__vector_30>
      7c:	0c 94 f0 0a 	jmp	0x15e0	; 0x15e0 <__vector_31>
      80:	6a c0       	rjmp	.+212    	; 0x156 <__bad_interrupt>
      82:	00 00       	nop
      84:	68 c0       	rjmp	.+208    	; 0x156 <__bad_interrupt>
      86:	00 00       	nop
      88:	66 c0       	rjmp	.+204    	; 0x156 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	08 02       	muls	r16, r24
      8e:	24 02       	muls	r18, r20
      90:	40 02       	muls	r20, r16
      92:	5c 02       	muls	r21, r28
      94:	78 02       	muls	r23, r24
      96:	93 02       	muls	r25, r19
      98:	ae 02       	muls	r26, r30
      9a:	c9 02       	muls	r28, r25
      9c:	ef 02       	muls	r30, r31
      9e:	f3 02       	muls	r31, r19
      a0:	f7 02       	muls	r31, r23
      a2:	fb 02       	muls	r31, r27
      a4:	ff 02       	muls	r31, r31
      a6:	03 03       	mulsu	r16, r19
      a8:	07 03       	mulsu	r16, r23
      aa:	0b 03       	fmul	r16, r19
      ac:	fa 04       	cpc	r15, r10
      ae:	fe 04       	cpc	r15, r14
      b0:	02 05       	cpc	r16, r2
      b2:	06 05       	cpc	r16, r6
      b4:	0a 05       	cpc	r16, r10
      b6:	11 05       	cpc	r17, r1
      b8:	18 05       	cpc	r17, r8
      ba:	1f 05       	cpc	r17, r15
      bc:	23 05       	cpc	r18, r3
      be:	2a 05       	cpc	r18, r10
      c0:	31 05       	cpc	r19, r1
      c2:	38 05       	cpc	r19, r8
      c4:	3c 05       	cpc	r19, r12
      c6:	43 05       	cpc	r20, r3
      c8:	4a 05       	cpc	r20, r10
      ca:	66 05       	cpc	r22, r6
      cc:	6a 05       	cpc	r22, r10
      ce:	6e 05       	cpc	r22, r14
      d0:	72 05       	cpc	r23, r2
      d2:	78 05       	cpc	r23, r8
      d4:	7c 05       	cpc	r23, r12
      d6:	80 05       	cpc	r24, r0
      d8:	84 05       	cpc	r24, r4
      da:	8d 05       	cpc	r24, r13
      dc:	91 05       	cpc	r25, r1
      de:	95 05       	cpc	r25, r5
      e0:	9e 05       	cpc	r25, r14
      e2:	f6 05       	cpc	r31, r6
      e4:	fc 05       	cpc	r31, r12
      e6:	02 06       	cpc	r0, r18
      e8:	08 06       	cpc	r0, r24
      ea:	0e 06       	cpc	r0, r30
      ec:	19 06       	cpc	r1, r25
      ee:	24 06       	cpc	r2, r20
      f0:	2f 06       	cpc	r2, r31
      f2:	35 06       	cpc	r3, r21
      f4:	40 06       	cpc	r4, r16
      f6:	4b 06       	cpc	r4, r27
      f8:	56 06       	cpc	r5, r22
      fa:	5c 06       	cpc	r5, r28
      fc:	67 06       	cpc	r6, r23
      fe:	72 06       	cpc	r7, r18
     100:	91 06       	cpc	r9, r17
     102:	95 06       	cpc	r9, r21
     104:	9b 06       	cpc	r9, r27
     106:	a1 06       	cpc	r10, r17
     108:	a7 06       	cpc	r10, r23
     10a:	ad 06       	cpc	r10, r29
     10c:	b3 06       	cpc	r11, r19
     10e:	b9 06       	cpc	r11, r25
     110:	bf 06       	cpc	r11, r31
     112:	c5 06       	cpc	r12, r21
     114:	cb 06       	cpc	r12, r27
     116:	d1 06       	cpc	r13, r17

00000118 <__ctors_end>:
     118:	11 24       	eor	r1, r1
     11a:	1f be       	out	0x3f, r1	; 63
     11c:	cf ef       	ldi	r28, 0xFF	; 255
     11e:	d0 e1       	ldi	r29, 0x10	; 16
     120:	de bf       	out	0x3e, r29	; 62
     122:	cd bf       	out	0x3d, r28	; 61

00000124 <__do_copy_data>:
     124:	11 e0       	ldi	r17, 0x01	; 1
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	e8 ec       	ldi	r30, 0xC8	; 200
     12c:	f2 e3       	ldi	r31, 0x32	; 50
     12e:	00 e0       	ldi	r16, 0x00	; 0
     130:	0b bf       	out	0x3b, r16	; 59
     132:	02 c0       	rjmp	.+4      	; 0x138 <__do_copy_data+0x14>
     134:	07 90       	elpm	r0, Z+
     136:	0d 92       	st	X+, r0
     138:	aa 33       	cpi	r26, 0x3A	; 58
     13a:	b1 07       	cpc	r27, r17
     13c:	d9 f7       	brne	.-10     	; 0x134 <__do_copy_data+0x10>

0000013e <__do_clear_bss>:
     13e:	23 e0       	ldi	r18, 0x03	; 3
     140:	aa e3       	ldi	r26, 0x3A	; 58
     142:	b1 e0       	ldi	r27, 0x01	; 1
     144:	01 c0       	rjmp	.+2      	; 0x148 <.do_clear_bss_start>

00000146 <.do_clear_bss_loop>:
     146:	1d 92       	st	X+, r1

00000148 <.do_clear_bss_start>:
     148:	a5 36       	cpi	r26, 0x65	; 101
     14a:	b2 07       	cpc	r27, r18
     14c:	e1 f7       	brne	.-8      	; 0x146 <.do_clear_bss_loop>
     14e:	0e 94 49 16 	call	0x2c92	; 0x2c92 <main>
     152:	0c 94 62 19 	jmp	0x32c4	; 0x32c4 <_exit>

00000156 <__bad_interrupt>:
     156:	54 cf       	rjmp	.-344    	; 0x0 <__vectors>

00000158 <ANALOG_read>:
* Returns selected Channel ADC_VALUE
*/
{
	uint8_t ADSC_FLAG;
	ADSC_FLAG=(1<<ADSC);
	if( !(ADC_CONTROL & ADSC_FLAG) ){
     158:	36 9b       	sbis	0x06, 6	; 6
		//ADC_SELECT
		/***/
		ADC_CONTROL|=(1<<ADSC);
     15a:	36 9a       	sbi	0x06, 6	; 6
	}	
	return ADC_VALUE[selection];
     15c:	fc 01       	movw	r30, r24
     15e:	ee 0f       	add	r30, r30
     160:	ff 1f       	adc	r31, r31
     162:	ed 5a       	subi	r30, 0xAD	; 173
     164:	fe 4f       	sbci	r31, 0xFE	; 254
     166:	80 81       	ld	r24, Z
     168:	91 81       	ldd	r25, Z+1	; 0x01
}
     16a:	08 95       	ret

0000016c <ANALOGenable>:
ANALOG ANALOGenable( uint8_t Vreff, uint8_t Divfactor, int n_channel, ... )
/*
* Interrupt running mode setup
* setup, and list of channels to be probed
*/
{
     16c:	0f 93       	push	r16
     16e:	1f 93       	push	r17
     170:	cf 93       	push	r28
     172:	df 93       	push	r29
     174:	cd b7       	in	r28, 0x3d	; 61
     176:	de b7       	in	r29, 0x3e	; 62
     178:	9f 81       	ldd	r25, Y+7	; 0x07
     17a:	68 85       	ldd	r22, Y+8	; 0x08
     17c:	49 85       	ldd	r20, Y+9	; 0x09
     17e:	5a 85       	ldd	r21, Y+10	; 0x0a
	/***LOCAL VARIABLES***/
	uint8_t tSREG;
	va_list list;
	int i;
	//inic variables
	tSREG=SREG;
     180:	1f b7       	in	r17, 0x3f	; 63
	SREG&=~(1<<GLOBAL_INTERRUPT_ENABLE);
     182:	8f b7       	in	r24, 0x3f	; 63
     184:	8f 77       	andi	r24, 0x7F	; 127
     186:	8f bf       	out	0x3f, r24	; 63
	/***GLOBAL VARIABLES INICIALIZE***/
	ADC_N_CHANNEL=n_channel;
     188:	50 93 42 01 	sts	0x0142, r21	; 0x800142 <ADC_N_CHANNEL+0x1>
     18c:	40 93 41 01 	sts	0x0141, r20	; 0x800141 <ADC_N_CHANNEL>
	ADC_SELECTOR=0;
     190:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <ADC_SELECTOR+0x1>
     194:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <ADC_SELECTOR>
	adc_n_sample=0;
     198:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <__data_end>
	//import parametros
	//inic parameters
	//Direccionar apontadores para PROTOTIPOS
	analog.read=ANALOG_read;
		/******/
		ADC_SELECT&=~(3<<REFS0);
     19c:	87 b1       	in	r24, 0x07	; 7
     19e:	8f 73       	andi	r24, 0x3F	; 63
     1a0:	87 b9       	out	0x07, r24	; 7
		switch( Vreff ){
     1a2:	91 30       	cpi	r25, 0x01	; 1
     1a4:	19 f0       	breq	.+6      	; 0x1ac <ANALOGenable+0x40>
     1a6:	93 30       	cpi	r25, 0x03	; 3
     1a8:	21 f0       	breq	.+8      	; 0x1b2 <ANALOGenable+0x46>
     1aa:	08 c0       	rjmp	.+16     	; 0x1bc <ANALOGenable+0x50>
			case 0:
				analog.VREFF=0;
				break;
			case 1:
				ADC_SELECT|=(1<<REFS0);
     1ac:	3e 9a       	sbi	0x07, 6	; 7
				analog.VREFF=1;
     1ae:	01 e0       	ldi	r16, 0x01	; 1
				break;
     1b0:	06 c0       	rjmp	.+12     	; 0x1be <ANALOGenable+0x52>
			case 3:
				ADC_SELECT|=(3<<REFS0);
     1b2:	87 b1       	in	r24, 0x07	; 7
     1b4:	80 6c       	ori	r24, 0xC0	; 192
     1b6:	87 b9       	out	0x07, r24	; 7
				analog.VREFF=3;
     1b8:	03 e0       	ldi	r16, 0x03	; 3
				break;
     1ba:	01 c0       	rjmp	.+2      	; 0x1be <ANALOGenable+0x52>
	analog.read=ANALOG_read;
		/******/
		ADC_SELECT&=~(3<<REFS0);
		switch( Vreff ){
			case 0:
				analog.VREFF=0;
     1bc:	00 e0       	ldi	r16, 0x00	; 0
			default:
				analog.VREFF=0;
				break;
		}
		//
		ADC_SELECT&=~(1<<ADLAR);
     1be:	3d 98       	cbi	0x07, 5	; 7
		/******/
		va_start(list, n_channel);
		for(i=0;i<n_channel;i++){
     1c0:	14 16       	cp	r1, r20
     1c2:	15 06       	cpc	r1, r21
     1c4:	8c f4       	brge	.+34     	; 0x1e8 <ANALOGenable+0x7c>
     1c6:	de 01       	movw	r26, r28
     1c8:	1b 96       	adiw	r26, 0x0b	; 11
     1ca:	80 e0       	ldi	r24, 0x00	; 0
     1cc:	90 e0       	ldi	r25, 0x00	; 0
			ADC_CHANNEL_GAIN[i] = va_arg(list, int);
     1ce:	2d 91       	ld	r18, X+
     1d0:	3d 91       	ld	r19, X+
     1d2:	fc 01       	movw	r30, r24
     1d4:	ee 0f       	add	r30, r30
     1d6:	ff 1f       	adc	r31, r31
     1d8:	ed 5b       	subi	r30, 0xBD	; 189
     1da:	fe 4f       	sbci	r31, 0xFE	; 254
     1dc:	31 83       	std	Z+1, r19	; 0x01
     1de:	20 83       	st	Z, r18
		}
		//
		ADC_SELECT&=~(1<<ADLAR);
		/******/
		va_start(list, n_channel);
		for(i=0;i<n_channel;i++){
     1e0:	01 96       	adiw	r24, 0x01	; 1
     1e2:	48 17       	cp	r20, r24
     1e4:	59 07       	cpc	r21, r25
     1e6:	99 f7       	brne	.-26     	; 0x1ce <ANALOGenable+0x62>
			ADC_CHANNEL_GAIN[i] = va_arg(list, int);
		}
		va_end(list);
		ADC_SELECT&=~MUX_MASK;
     1e8:	87 b1       	in	r24, 0x07	; 7
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	87 b9       	out	0x07, r24	; 7
		ADC_SELECT|=(MUX_MASK & ADC_CHANNEL_GAIN[ADC_SELECTOR]);
     1ee:	e0 91 3f 01 	lds	r30, 0x013F	; 0x80013f <ADC_SELECTOR>
     1f2:	f0 91 40 01 	lds	r31, 0x0140	; 0x800140 <ADC_SELECTOR+0x1>
     1f6:	ee 0f       	add	r30, r30
     1f8:	ff 1f       	adc	r31, r31
     1fa:	ed 5b       	subi	r30, 0xBD	; 189
     1fc:	fe 4f       	sbci	r31, 0xFE	; 254
     1fe:	80 81       	ld	r24, Z
     200:	91 81       	ldd	r25, Z+1	; 0x01
     202:	27 b1       	in	r18, 0x07	; 7
     204:	8f 71       	andi	r24, 0x1F	; 31
     206:	99 27       	eor	r25, r25
     208:	82 2b       	or	r24, r18
     20a:	87 b9       	out	0x07, r24	; 7
		/******/
		ADC_CONTROL|=(1<<ADEN);
     20c:	37 9a       	sbi	0x06, 7	; 6
		ADC_CONTROL|=(1<<ADSC);
     20e:	36 9a       	sbi	0x06, 6	; 6
		ADC_CONTROL&=~(1<<ADFR);
     210:	35 98       	cbi	0x06, 5	; 6
		ADC_CONTROL|=(1<<ADIE);
     212:	33 9a       	sbi	0x06, 3	; 6
		/******/
		ADC_CONTROL&=~(7<<ADPS0);
     214:	86 b1       	in	r24, 0x06	; 6
     216:	88 7f       	andi	r24, 0xF8	; 248
     218:	86 b9       	out	0x06, r24	; 6
		switch( Divfactor ){
     21a:	60 31       	cpi	r22, 0x10	; 16
     21c:	d1 f0       	breq	.+52     	; 0x252 <ANALOGenable+0xe6>
     21e:	38 f4       	brcc	.+14     	; 0x22e <ANALOGenable+0xc2>
     220:	64 30       	cpi	r22, 0x04	; 4
     222:	79 f0       	breq	.+30     	; 0x242 <ANALOGenable+0xd6>
     224:	68 30       	cpi	r22, 0x08	; 8
     226:	81 f0       	breq	.+32     	; 0x248 <ANALOGenable+0xdc>
     228:	62 30       	cpi	r22, 0x02	; 2
     22a:	29 f5       	brne	.+74     	; 0x276 <ANALOGenable+0x10a>
     22c:	07 c0       	rjmp	.+14     	; 0x23c <ANALOGenable+0xd0>
     22e:	60 34       	cpi	r22, 0x40	; 64
     230:	c1 f0       	breq	.+48     	; 0x262 <ANALOGenable+0xf6>
     232:	60 38       	cpi	r22, 0x80	; 128
     234:	d9 f0       	breq	.+54     	; 0x26c <ANALOGenable+0x100>
     236:	60 32       	cpi	r22, 0x20	; 32
     238:	f1 f4       	brne	.+60     	; 0x276 <ANALOGenable+0x10a>
     23a:	0e c0       	rjmp	.+28     	; 0x258 <ANALOGenable+0xec>
			case 2://1
				ADC_CONTROL|=(1<<ADPS0);
     23c:	30 9a       	sbi	0x06, 0	; 6
				analog.DIVISION_FACTOR=2;
     23e:	22 e0       	ldi	r18, 0x02	; 2
				break;
     240:	1e c0       	rjmp	.+60     	; 0x27e <ANALOGenable+0x112>
			case 4://2
				ADC_CONTROL|=(1<<ADPS1);
     242:	31 9a       	sbi	0x06, 1	; 6
				analog.DIVISION_FACTOR=4;
     244:	24 e0       	ldi	r18, 0x04	; 4
				break;
     246:	1b c0       	rjmp	.+54     	; 0x27e <ANALOGenable+0x112>
			case 8://3
				ADC_CONTROL|=(3<<ADPS0);
     248:	86 b1       	in	r24, 0x06	; 6
     24a:	83 60       	ori	r24, 0x03	; 3
     24c:	86 b9       	out	0x06, r24	; 6
				analog.DIVISION_FACTOR=8;
     24e:	28 e0       	ldi	r18, 0x08	; 8
				break;
     250:	16 c0       	rjmp	.+44     	; 0x27e <ANALOGenable+0x112>
			case 16://4
				ADC_CONTROL|=(1<<ADPS2);
     252:	32 9a       	sbi	0x06, 2	; 6
				analog.DIVISION_FACTOR=16;
     254:	20 e1       	ldi	r18, 0x10	; 16
				break;
     256:	13 c0       	rjmp	.+38     	; 0x27e <ANALOGenable+0x112>
			case 32://5
				ADC_CONTROL|=(5<<ADPS0);
     258:	86 b1       	in	r24, 0x06	; 6
     25a:	85 60       	ori	r24, 0x05	; 5
     25c:	86 b9       	out	0x06, r24	; 6
				analog.DIVISION_FACTOR=32;
     25e:	20 e2       	ldi	r18, 0x20	; 32
				break;
     260:	0e c0       	rjmp	.+28     	; 0x27e <ANALOGenable+0x112>
			case 64://6
				ADC_CONTROL|=(6<<ADPS0);
     262:	86 b1       	in	r24, 0x06	; 6
     264:	86 60       	ori	r24, 0x06	; 6
     266:	86 b9       	out	0x06, r24	; 6
				analog.DIVISION_FACTOR=64;
     268:	20 e4       	ldi	r18, 0x40	; 64
				break;
     26a:	09 c0       	rjmp	.+18     	; 0x27e <ANALOGenable+0x112>
			case 128://7
				ADC_CONTROL|=(7<<ADPS0);
     26c:	86 b1       	in	r24, 0x06	; 6
     26e:	87 60       	ori	r24, 0x07	; 7
     270:	86 b9       	out	0x06, r24	; 6
				analog.DIVISION_FACTOR=128;
     272:	20 e8       	ldi	r18, 0x80	; 128
				break;
     274:	04 c0       	rjmp	.+8      	; 0x27e <ANALOGenable+0x112>
			default:
				ADC_CONTROL|=(7<<ADPS0);
     276:	86 b1       	in	r24, 0x06	; 6
     278:	87 60       	ori	r24, 0x07	; 7
     27a:	86 b9       	out	0x06, r24	; 6
				analog.DIVISION_FACTOR=128;
     27c:	20 e8       	ldi	r18, 0x80	; 128
				break;
		}		
		
	SREG=tSREG;
     27e:	1f bf       	out	0x3f, r17	; 63
	SREG|=(1<<GLOBAL_INTERRUPT_ENABLE);
     280:	8f b7       	in	r24, 0x3f	; 63
     282:	80 68       	ori	r24, 0x80	; 128
     284:	8f bf       	out	0x3f, r24	; 63
	/******/
	return analog;
     286:	60 2f       	mov	r22, r16
     288:	72 2f       	mov	r23, r18
     28a:	8c ea       	ldi	r24, 0xAC	; 172
     28c:	90 e0       	ldi	r25, 0x00	; 0
}
     28e:	df 91       	pop	r29
     290:	cf 91       	pop	r28
     292:	1f 91       	pop	r17
     294:	0f 91       	pop	r16
     296:	08 95       	ret

00000298 <__vector_21>:
ISR(ANALOG_INTERRUPT)
/*************************************************************************
Function: ANALOG interrupt
Purpose:  Read Analog Input
**************************************************************************/
{
     298:	1f 92       	push	r1
     29a:	0f 92       	push	r0
     29c:	0f b6       	in	r0, 0x3f	; 63
     29e:	0f 92       	push	r0
     2a0:	11 24       	eor	r1, r1
     2a2:	0b b6       	in	r0, 0x3b	; 59
     2a4:	0f 92       	push	r0
     2a6:	2f 93       	push	r18
     2a8:	3f 93       	push	r19
     2aa:	8f 93       	push	r24
     2ac:	9f 93       	push	r25
     2ae:	ef 93       	push	r30
     2b0:	ff 93       	push	r31
	/******/
	adc_tmp=ADCL;
     2b2:	84 b1       	in	r24, 0x04	; 4
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <adc_tmp+0x1>
     2ba:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <adc_tmp>
	adc_tmp|=(ADCH<<8);
     2be:	25 b1       	in	r18, 0x05	; 5
     2c0:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <adc_tmp>
     2c4:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <adc_tmp+0x1>
     2c8:	92 2b       	or	r25, r18
     2ca:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <adc_tmp+0x1>
     2ce:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <adc_tmp>
	if(adc_n_sample < (1<<ADC_NUMBER_SAMPLE)){
     2d2:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <__data_end>
     2d6:	84 30       	cpi	r24, 0x04	; 4
     2d8:	a0 f4       	brcc	.+40     	; 0x302 <__vector_21+0x6a>
		adc_n_sample++;
     2da:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <__data_end>
     2de:	8f 5f       	subi	r24, 0xFF	; 255
     2e0:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <__data_end>
		adc_sample+=adc_tmp;
     2e4:	20 91 3b 01 	lds	r18, 0x013B	; 0x80013b <adc_tmp>
     2e8:	30 91 3c 01 	lds	r19, 0x013C	; 0x80013c <adc_tmp+0x1>
     2ec:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <adc_sample>
     2f0:	90 91 3e 01 	lds	r25, 0x013E	; 0x80013e <adc_sample+0x1>
     2f4:	82 0f       	add	r24, r18
     2f6:	93 1f       	adc	r25, r19
     2f8:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <adc_sample+0x1>
     2fc:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <adc_sample>
     300:	43 c0       	rjmp	.+134    	; 0x388 <__vector_21+0xf0>
	}else{
		ADC_VALUE[ADC_SELECTOR]=adc_sample>>ADC_NUMBER_SAMPLE;
     302:	e0 91 3f 01 	lds	r30, 0x013F	; 0x80013f <ADC_SELECTOR>
     306:	f0 91 40 01 	lds	r31, 0x0140	; 0x800140 <ADC_SELECTOR+0x1>
     30a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <adc_sample>
     30e:	90 91 3e 01 	lds	r25, 0x013E	; 0x80013e <adc_sample+0x1>
     312:	95 95       	asr	r25
     314:	87 95       	ror	r24
     316:	95 95       	asr	r25
     318:	87 95       	ror	r24
     31a:	ee 0f       	add	r30, r30
     31c:	ff 1f       	adc	r31, r31
     31e:	ed 5a       	subi	r30, 0xAD	; 173
     320:	fe 4f       	sbci	r31, 0xFE	; 254
     322:	91 83       	std	Z+1, r25	; 0x01
     324:	80 83       	st	Z, r24
		adc_n_sample=adc_sample=0;
     326:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <adc_sample+0x1>
     32a:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <adc_sample>
     32e:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <__data_end>
		/******/
		if(ADC_SELECTOR < ADC_N_CHANNEL)
     332:	20 91 3f 01 	lds	r18, 0x013F	; 0x80013f <ADC_SELECTOR>
     336:	30 91 40 01 	lds	r19, 0x0140	; 0x800140 <ADC_SELECTOR+0x1>
     33a:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <ADC_N_CHANNEL>
     33e:	90 91 42 01 	lds	r25, 0x0142	; 0x800142 <ADC_N_CHANNEL+0x1>
     342:	28 17       	cp	r18, r24
     344:	39 07       	cpc	r19, r25
     346:	54 f4       	brge	.+20     	; 0x35c <__vector_21+0xc4>
			ADC_SELECTOR++;
     348:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <ADC_SELECTOR>
     34c:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <ADC_SELECTOR+0x1>
     350:	01 96       	adiw	r24, 0x01	; 1
     352:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <ADC_SELECTOR+0x1>
     356:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <ADC_SELECTOR>
     35a:	04 c0       	rjmp	.+8      	; 0x364 <__vector_21+0xcc>
		else
			ADC_SELECTOR=0;
     35c:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <ADC_SELECTOR+0x1>
     360:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <ADC_SELECTOR>
		ADC_SELECT &= ~MUX_MASK;
     364:	87 b1       	in	r24, 0x07	; 7
     366:	80 7e       	andi	r24, 0xE0	; 224
     368:	87 b9       	out	0x07, r24	; 7
		ADC_SELECT |= (ADC_CHANNEL_GAIN[ADC_SELECTOR] & MUX_MASK);
     36a:	e0 91 3f 01 	lds	r30, 0x013F	; 0x80013f <ADC_SELECTOR>
     36e:	f0 91 40 01 	lds	r31, 0x0140	; 0x800140 <ADC_SELECTOR+0x1>
     372:	ee 0f       	add	r30, r30
     374:	ff 1f       	adc	r31, r31
     376:	ed 5b       	subi	r30, 0xBD	; 189
     378:	fe 4f       	sbci	r31, 0xFE	; 254
     37a:	80 81       	ld	r24, Z
     37c:	91 81       	ldd	r25, Z+1	; 0x01
     37e:	27 b1       	in	r18, 0x07	; 7
     380:	8f 71       	andi	r24, 0x1F	; 31
     382:	99 27       	eor	r25, r25
     384:	82 2b       	or	r24, r18
     386:	87 b9       	out	0x07, r24	; 7
	}		
}
     388:	ff 91       	pop	r31
     38a:	ef 91       	pop	r30
     38c:	9f 91       	pop	r25
     38e:	8f 91       	pop	r24
     390:	3f 91       	pop	r19
     392:	2f 91       	pop	r18
     394:	0f 90       	pop	r0
     396:	0b be       	out	0x3b, r0	; 59
     398:	0f 90       	pop	r0
     39a:	0f be       	out	0x3f, r0	; 63
     39c:	0f 90       	pop	r0
     39e:	1f 90       	pop	r1
     3a0:	18 95       	reti

000003a2 <INTERRUPT_reset_status>:
	return interrupt;
}
	uint8_t INTERRUPT_reset_status(void)
	{
		uint8_t reset,ret=0;
		reset=(MCU_Control_Status_Register & MCU_Control_Status_Register_Mask);
     3a2:	84 b7       	in	r24, 0x34	; 52
		switch(reset){
     3a4:	8f 71       	andi	r24, 0x1F	; 31
     3a6:	84 30       	cpi	r24, 0x04	; 4
     3a8:	a9 f0       	breq	.+42     	; 0x3d4 <INTERRUPT_reset_status+0x32>
     3aa:	28 f4       	brcc	.+10     	; 0x3b6 <INTERRUPT_reset_status+0x14>
     3ac:	81 30       	cpi	r24, 0x01	; 1
     3ae:	41 f0       	breq	.+16     	; 0x3c0 <INTERRUPT_reset_status+0x1e>
     3b0:	82 30       	cpi	r24, 0x02	; 2
     3b2:	59 f0       	breq	.+22     	; 0x3ca <INTERRUPT_reset_status+0x28>
     3b4:	1e c0       	rjmp	.+60     	; 0x3f2 <INTERRUPT_reset_status+0x50>
     3b6:	88 30       	cpi	r24, 0x08	; 8
     3b8:	91 f0       	breq	.+36     	; 0x3de <INTERRUPT_reset_status+0x3c>
     3ba:	80 31       	cpi	r24, 0x10	; 16
     3bc:	a9 f0       	breq	.+42     	; 0x3e8 <INTERRUPT_reset_status+0x46>
     3be:	19 c0       	rjmp	.+50     	; 0x3f2 <INTERRUPT_reset_status+0x50>
			case 1: // Power-On Reset Flag
				ret=0;
				MCU_Control_Status_Register&=~(1<<PORF);
     3c0:	84 b7       	in	r24, 0x34	; 52
     3c2:	8e 7f       	andi	r24, 0xFE	; 254
     3c4:	84 bf       	out	0x34, r24	; 52
	{
		uint8_t reset,ret=0;
		reset=(MCU_Control_Status_Register & MCU_Control_Status_Register_Mask);
		switch(reset){
			case 1: // Power-On Reset Flag
				ret=0;
     3c6:	80 e0       	ldi	r24, 0x00	; 0
				MCU_Control_Status_Register&=~(1<<PORF);
				break;
     3c8:	08 95       	ret
			case 2: // External Reset Flag
				MCU_Control_Status_Register&=~(1<<EXTRF);
     3ca:	84 b7       	in	r24, 0x34	; 52
     3cc:	8d 7f       	andi	r24, 0xFD	; 253
     3ce:	84 bf       	out	0x34, r24	; 52
				ret=1;
     3d0:	81 e0       	ldi	r24, 0x01	; 1
				break;
     3d2:	08 95       	ret
			case 4: // Brown-out Reset Flag
				MCU_Control_Status_Register&=~(1<<BORF);
     3d4:	84 b7       	in	r24, 0x34	; 52
     3d6:	8b 7f       	andi	r24, 0xFB	; 251
     3d8:	84 bf       	out	0x34, r24	; 52
				ret=2;
     3da:	82 e0       	ldi	r24, 0x02	; 2
				break;
     3dc:	08 95       	ret
			case 8: // Watchdog Reset Flag
				MCU_Control_Status_Register&=~(1<<WDRF);
     3de:	84 b7       	in	r24, 0x34	; 52
     3e0:	87 7f       	andi	r24, 0xF7	; 247
     3e2:	84 bf       	out	0x34, r24	; 52
				ret=3;
     3e4:	83 e0       	ldi	r24, 0x03	; 3
				break;
     3e6:	08 95       	ret
			case 16: // JTAG Reset Flag
				MCU_Control_Status_Register&=~(1<<JTRF);
     3e8:	84 b7       	in	r24, 0x34	; 52
     3ea:	8f 7e       	andi	r24, 0xEF	; 239
     3ec:	84 bf       	out	0x34, r24	; 52
				ret=4;
     3ee:	84 e0       	ldi	r24, 0x04	; 4
				break;
     3f0:	08 95       	ret
			default: // clear all status
				MCU_Control_Status_Register&=~(MCU_Control_Status_Register_Mask);
     3f2:	84 b7       	in	r24, 0x34	; 52
     3f4:	80 7e       	andi	r24, 0xE0	; 224
     3f6:	84 bf       	out	0x34, r24	; 52
	interrupt.reset_status=INTERRUPT_reset_status;
	return interrupt;
}
	uint8_t INTERRUPT_reset_status(void)
	{
		uint8_t reset,ret=0;
     3f8:	80 e0       	ldi	r24, 0x00	; 0
			default: // clear all status
				MCU_Control_Status_Register&=~(MCU_Control_Status_Register_Mask);
				break;
		}
		return ret;
	}
     3fa:	08 95       	ret

000003fc <INTERRUPT_set>:
	void INTERRUPT_set(uint8_t channel, uint8_t sense)
	{
		switch( channel ){
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	88 30       	cpi	r24, 0x08	; 8
     400:	91 05       	cpc	r25, r1
     402:	08 f0       	brcs	.+2      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     404:	e1 c0       	rjmp	.+450    	; 0x5c8 <__LOCK_REGION_LENGTH__+0x1c8>
     406:	fc 01       	movw	r30, r24
     408:	ea 5b       	subi	r30, 0xBA	; 186
     40a:	ff 4f       	sbci	r31, 0xFF	; 255
     40c:	0c 94 40 19 	jmp	0x3280	; 0x3280 <__tablejump2__>
			case 0: 
				External_Interrupt_Mask_Register&=~(1<<INT0);
     410:	89 b7       	in	r24, 0x39	; 57
     412:	8e 7f       	andi	r24, 0xFE	; 254
     414:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_A&=~((1<<ISC01) | (1<<ISC00));
     416:	ea e6       	ldi	r30, 0x6A	; 106
     418:	f0 e0       	ldi	r31, 0x00	; 0
     41a:	80 81       	ld	r24, Z
     41c:	8c 7f       	andi	r24, 0xFC	; 252
     41e:	80 83       	st	Z, r24
				switch(sense){
     420:	62 30       	cpi	r22, 0x02	; 2
     422:	19 f0       	breq	.+6      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     424:	63 30       	cpi	r22, 0x03	; 3
     426:	39 f0       	breq	.+14     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     428:	0b c0       	rjmp	.+22     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
					case 0: // The low level of INTn generates an interrupt request.
					case 1: // The low level of INTn generates an interrupt request.
						break;
					case 2: // The falling edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=(1<<ISC01);
     42a:	ea e6       	ldi	r30, 0x6A	; 106
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	80 81       	ld	r24, Z
     430:	82 60       	ori	r24, 0x02	; 2
     432:	80 83       	st	Z, r24
						break;
     434:	05 c0       	rjmp	.+10     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
					case 3: // The rising edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=((1<<ISC01) | (1<<ISC00));
     436:	ea e6       	ldi	r30, 0x6A	; 106
     438:	f0 e0       	ldi	r31, 0x00	; 0
     43a:	80 81       	ld	r24, Z
     43c:	83 60       	ori	r24, 0x03	; 3
     43e:	80 83       	st	Z, r24
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT0);
     440:	89 b7       	in	r24, 0x39	; 57
     442:	81 60       	ori	r24, 0x01	; 1
     444:	89 bf       	out	0x39, r24	; 57
				break;
     446:	08 95       	ret
			case 1:
				External_Interrupt_Mask_Register&=~(1<<INT1);
     448:	89 b7       	in	r24, 0x39	; 57
     44a:	8d 7f       	andi	r24, 0xFD	; 253
     44c:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_A&=~((1<<ISC11) | (1<<ISC10));
     44e:	ea e6       	ldi	r30, 0x6A	; 106
     450:	f0 e0       	ldi	r31, 0x00	; 0
     452:	80 81       	ld	r24, Z
     454:	83 7f       	andi	r24, 0xF3	; 243
     456:	80 83       	st	Z, r24
				switch(sense){
     458:	62 30       	cpi	r22, 0x02	; 2
     45a:	19 f0       	breq	.+6      	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
     45c:	63 30       	cpi	r22, 0x03	; 3
     45e:	39 f0       	breq	.+14     	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
     460:	0b c0       	rjmp	.+22     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
					case 0: // The low level of INTn generates an interrupt request.
					case 1: // The low level of INTn generates an interrupt request.
						break;
					case 2: // The falling edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=(1<<ISC11);
     462:	ea e6       	ldi	r30, 0x6A	; 106
     464:	f0 e0       	ldi	r31, 0x00	; 0
     466:	80 81       	ld	r24, Z
     468:	88 60       	ori	r24, 0x08	; 8
     46a:	80 83       	st	Z, r24
						break;
     46c:	05 c0       	rjmp	.+10     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
					case 3: // The rising edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=((1<<ISC11) | (1<<ISC10));
     46e:	ea e6       	ldi	r30, 0x6A	; 106
     470:	f0 e0       	ldi	r31, 0x00	; 0
     472:	80 81       	ld	r24, Z
     474:	8c 60       	ori	r24, 0x0C	; 12
     476:	80 83       	st	Z, r24
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT1);
     478:	89 b7       	in	r24, 0x39	; 57
     47a:	82 60       	ori	r24, 0x02	; 2
     47c:	89 bf       	out	0x39, r24	; 57
				break;
     47e:	08 95       	ret
			case 2:
				External_Interrupt_Mask_Register&=~(1<<INT2);
     480:	89 b7       	in	r24, 0x39	; 57
     482:	8b 7f       	andi	r24, 0xFB	; 251
     484:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_A&=~((1<<ISC21) | (1<<ISC20));
     486:	ea e6       	ldi	r30, 0x6A	; 106
     488:	f0 e0       	ldi	r31, 0x00	; 0
     48a:	80 81       	ld	r24, Z
     48c:	8f 7c       	andi	r24, 0xCF	; 207
     48e:	80 83       	st	Z, r24
				switch(sense){
     490:	62 30       	cpi	r22, 0x02	; 2
     492:	19 f0       	breq	.+6      	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     494:	63 30       	cpi	r22, 0x03	; 3
     496:	39 f0       	breq	.+14     	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     498:	0b c0       	rjmp	.+22     	; 0x4b0 <__LOCK_REGION_LENGTH__+0xb0>
					case 0: // The low level of INTn generates an interrupt request.
					case 1: // The low level of INTn generates an interrupt request.
						break;
					case 2: // The falling edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=(1<<ISC21);
     49a:	ea e6       	ldi	r30, 0x6A	; 106
     49c:	f0 e0       	ldi	r31, 0x00	; 0
     49e:	80 81       	ld	r24, Z
     4a0:	80 62       	ori	r24, 0x20	; 32
     4a2:	80 83       	st	Z, r24
						break;
     4a4:	05 c0       	rjmp	.+10     	; 0x4b0 <__LOCK_REGION_LENGTH__+0xb0>
					case 3: // The rising edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=((1<<ISC21) | (1<<ISC20));
     4a6:	ea e6       	ldi	r30, 0x6A	; 106
     4a8:	f0 e0       	ldi	r31, 0x00	; 0
     4aa:	80 81       	ld	r24, Z
     4ac:	80 63       	ori	r24, 0x30	; 48
     4ae:	80 83       	st	Z, r24
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT2);
     4b0:	89 b7       	in	r24, 0x39	; 57
     4b2:	84 60       	ori	r24, 0x04	; 4
     4b4:	89 bf       	out	0x39, r24	; 57
				break;
     4b6:	08 95       	ret
			case 3:
				External_Interrupt_Mask_Register&=~(1<<INT3);
     4b8:	89 b7       	in	r24, 0x39	; 57
     4ba:	87 7f       	andi	r24, 0xF7	; 247
     4bc:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_A&=~((1<<ISC31) | (1<<ISC30));
     4be:	ea e6       	ldi	r30, 0x6A	; 106
     4c0:	f0 e0       	ldi	r31, 0x00	; 0
     4c2:	80 81       	ld	r24, Z
     4c4:	8f 73       	andi	r24, 0x3F	; 63
     4c6:	80 83       	st	Z, r24
				switch(sense){
     4c8:	62 30       	cpi	r22, 0x02	; 2
     4ca:	19 f0       	breq	.+6      	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4cc:	63 30       	cpi	r22, 0x03	; 3
     4ce:	39 f0       	breq	.+14     	; 0x4de <__LOCK_REGION_LENGTH__+0xde>
     4d0:	0b c0       	rjmp	.+22     	; 0x4e8 <__LOCK_REGION_LENGTH__+0xe8>
					case 0: // The low level of INTn generates an interrupt request.
					case 1: // The low level of INTn generates an interrupt request.
						break;
					case 2: // The falling edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=(1<<ISC31);
     4d2:	ea e6       	ldi	r30, 0x6A	; 106
     4d4:	f0 e0       	ldi	r31, 0x00	; 0
     4d6:	80 81       	ld	r24, Z
     4d8:	80 68       	ori	r24, 0x80	; 128
     4da:	80 83       	st	Z, r24
						break;
     4dc:	05 c0       	rjmp	.+10     	; 0x4e8 <__LOCK_REGION_LENGTH__+0xe8>
					case 3: // The rising edge of INTn generates asynchronously an interrupt request.
						External_Interrupt_Control_Register_A|=((1<<ISC31) | (1<<ISC30));
     4de:	ea e6       	ldi	r30, 0x6A	; 106
     4e0:	f0 e0       	ldi	r31, 0x00	; 0
     4e2:	80 81       	ld	r24, Z
     4e4:	80 6c       	ori	r24, 0xC0	; 192
     4e6:	80 83       	st	Z, r24
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT3);
     4e8:	89 b7       	in	r24, 0x39	; 57
     4ea:	88 60       	ori	r24, 0x08	; 8
     4ec:	89 bf       	out	0x39, r24	; 57
				break;
     4ee:	08 95       	ret
			case 4:
				External_Interrupt_Mask_Register&=~(1<<INT4);
     4f0:	89 b7       	in	r24, 0x39	; 57
     4f2:	8f 7e       	andi	r24, 0xEF	; 239
     4f4:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_B&=~((1<<ISC41) | (1<<ISC40));
     4f6:	8a b7       	in	r24, 0x3a	; 58
     4f8:	8c 7f       	andi	r24, 0xFC	; 252
     4fa:	8a bf       	out	0x3a, r24	; 58
				switch(sense){
     4fc:	62 30       	cpi	r22, 0x02	; 2
     4fe:	41 f0       	breq	.+16     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
     500:	63 30       	cpi	r22, 0x03	; 3
     502:	51 f0       	breq	.+20     	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
     504:	61 30       	cpi	r22, 0x01	; 1
     506:	59 f4       	brne	.+22     	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
					case 0: // The low level of INTn generates an interrupt request.
						break;
					case 1: // Any logical change on INTn generates an interrupt request
						External_Interrupt_Control_Register_B|=(1<<ISC40);
     508:	8a b7       	in	r24, 0x3a	; 58
     50a:	81 60       	ori	r24, 0x01	; 1
     50c:	8a bf       	out	0x3a, r24	; 58
						break;
     50e:	07 c0       	rjmp	.+14     	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
					case 2: // The falling edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=(1<<ISC41);
     510:	8a b7       	in	r24, 0x3a	; 58
     512:	82 60       	ori	r24, 0x02	; 2
     514:	8a bf       	out	0x3a, r24	; 58
						break;
     516:	03 c0       	rjmp	.+6      	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
					case 3: // The rising edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=((1<<ISC41) | (1<<ISC40));
     518:	8a b7       	in	r24, 0x3a	; 58
     51a:	83 60       	ori	r24, 0x03	; 3
     51c:	8a bf       	out	0x3a, r24	; 58
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT4);
     51e:	89 b7       	in	r24, 0x39	; 57
     520:	80 61       	ori	r24, 0x10	; 16
     522:	89 bf       	out	0x39, r24	; 57
				break;
     524:	08 95       	ret
			case 5:
				External_Interrupt_Mask_Register&=~(1<<INT5);
     526:	89 b7       	in	r24, 0x39	; 57
     528:	8f 7d       	andi	r24, 0xDF	; 223
     52a:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_B&=~((1<<ISC51) | (1<<ISC50));
     52c:	8a b7       	in	r24, 0x3a	; 58
     52e:	83 7f       	andi	r24, 0xF3	; 243
     530:	8a bf       	out	0x3a, r24	; 58
				switch(sense){
     532:	62 30       	cpi	r22, 0x02	; 2
     534:	41 f0       	breq	.+16     	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
     536:	63 30       	cpi	r22, 0x03	; 3
     538:	51 f0       	breq	.+20     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
     53a:	61 30       	cpi	r22, 0x01	; 1
     53c:	59 f4       	brne	.+22     	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
					case 0: // The low level of INTn generates an interrupt request.
						break;
					case 1: // Any logical change on INTn generates an interrupt request
						External_Interrupt_Control_Register_B|=(1<<ISC50);
     53e:	8a b7       	in	r24, 0x3a	; 58
     540:	84 60       	ori	r24, 0x04	; 4
     542:	8a bf       	out	0x3a, r24	; 58
						break;
     544:	07 c0       	rjmp	.+14     	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
					case 2: // The falling edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=(1<<ISC51);
     546:	8a b7       	in	r24, 0x3a	; 58
     548:	88 60       	ori	r24, 0x08	; 8
     54a:	8a bf       	out	0x3a, r24	; 58
						break;
     54c:	03 c0       	rjmp	.+6      	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
					case 3: // The rising edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=((1<<ISC51) | (1<<ISC50));
     54e:	8a b7       	in	r24, 0x3a	; 58
     550:	8c 60       	ori	r24, 0x0C	; 12
     552:	8a bf       	out	0x3a, r24	; 58
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT5);
     554:	89 b7       	in	r24, 0x39	; 57
     556:	80 62       	ori	r24, 0x20	; 32
     558:	89 bf       	out	0x39, r24	; 57
				break;
     55a:	08 95       	ret
			case 6:
				External_Interrupt_Mask_Register&=~(1<<INT6);
     55c:	89 b7       	in	r24, 0x39	; 57
     55e:	8f 7b       	andi	r24, 0xBF	; 191
     560:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_B&=~((1<<ISC61) | (1<<ISC60));
     562:	8a b7       	in	r24, 0x3a	; 58
     564:	8f 7c       	andi	r24, 0xCF	; 207
     566:	8a bf       	out	0x3a, r24	; 58
				switch(sense){
     568:	62 30       	cpi	r22, 0x02	; 2
     56a:	41 f0       	breq	.+16     	; 0x57c <__LOCK_REGION_LENGTH__+0x17c>
     56c:	63 30       	cpi	r22, 0x03	; 3
     56e:	51 f0       	breq	.+20     	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     570:	61 30       	cpi	r22, 0x01	; 1
     572:	59 f4       	brne	.+22     	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
					case 0: // The low level of INTn generates an interrupt request.
						break;
					case 1: // Any logical change on INTn generates an interrupt request
						External_Interrupt_Control_Register_B|=(1<<ISC60);
     574:	8a b7       	in	r24, 0x3a	; 58
     576:	80 61       	ori	r24, 0x10	; 16
     578:	8a bf       	out	0x3a, r24	; 58
						break;
     57a:	07 c0       	rjmp	.+14     	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
					case 2: // The falling edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=(1<<ISC61);
     57c:	8a b7       	in	r24, 0x3a	; 58
     57e:	80 62       	ori	r24, 0x20	; 32
     580:	8a bf       	out	0x3a, r24	; 58
						break;
     582:	03 c0       	rjmp	.+6      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
					case 3: // The rising edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=((1<<ISC61) | (1<<ISC60));
     584:	8a b7       	in	r24, 0x3a	; 58
     586:	80 63       	ori	r24, 0x30	; 48
     588:	8a bf       	out	0x3a, r24	; 58
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT6);
     58a:	89 b7       	in	r24, 0x39	; 57
     58c:	80 64       	ori	r24, 0x40	; 64
     58e:	89 bf       	out	0x39, r24	; 57
				break;
     590:	08 95       	ret
			case 7:
				External_Interrupt_Mask_Register&=~(1<<INT7);
     592:	89 b7       	in	r24, 0x39	; 57
     594:	8f 77       	andi	r24, 0x7F	; 127
     596:	89 bf       	out	0x39, r24	; 57
				External_Interrupt_Control_Register_B&=~((1<<ISC71) | (1<<ISC70));
     598:	8a b7       	in	r24, 0x3a	; 58
     59a:	8f 73       	andi	r24, 0x3F	; 63
     59c:	8a bf       	out	0x3a, r24	; 58
				switch(sense){
     59e:	62 30       	cpi	r22, 0x02	; 2
     5a0:	41 f0       	breq	.+16     	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
     5a2:	63 30       	cpi	r22, 0x03	; 3
     5a4:	51 f0       	breq	.+20     	; 0x5ba <__LOCK_REGION_LENGTH__+0x1ba>
     5a6:	61 30       	cpi	r22, 0x01	; 1
     5a8:	59 f4       	brne	.+22     	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
					case 0: // The low level of INTn generates an interrupt request.
						break;
					case 1: // Any logical change on INTn generates an interrupt request
						External_Interrupt_Control_Register_B|=(1<<ISC70);
     5aa:	8a b7       	in	r24, 0x3a	; 58
     5ac:	80 64       	ori	r24, 0x40	; 64
     5ae:	8a bf       	out	0x3a, r24	; 58
						break;
     5b0:	07 c0       	rjmp	.+14     	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
					case 2: // The falling edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=(1<<ISC71);
     5b2:	8a b7       	in	r24, 0x3a	; 58
     5b4:	80 68       	ori	r24, 0x80	; 128
     5b6:	8a bf       	out	0x3a, r24	; 58
						break;
     5b8:	03 c0       	rjmp	.+6      	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
					case 3: // The rising edge between two samples of INTn generates an interrupt request.
						External_Interrupt_Control_Register_B|=((1<<ISC71) | (1<<ISC70));
     5ba:	8a b7       	in	r24, 0x3a	; 58
     5bc:	80 6c       	ori	r24, 0xC0	; 192
     5be:	8a bf       	out	0x3a, r24	; 58
						break;
					default: // The low level of INTn generates an interrupt request.
						break;
				}
				External_Interrupt_Mask_Register|=(1<<INT7);
     5c0:	89 b7       	in	r24, 0x39	; 57
     5c2:	80 68       	ori	r24, 0x80	; 128
     5c4:	89 bf       	out	0x39, r24	; 57
				break;
     5c6:	08 95       	ret
			default:
				External_Interrupt_Mask_Register=0X00;
     5c8:	19 be       	out	0x39, r1	; 57
     5ca:	08 95       	ret

000005cc <INTERRUPT_off>:
				break;
		}
	}
	void INTERRUPT_off(uint8_t channel)
	{
		switch( channel ){
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	88 30       	cpi	r24, 0x08	; 8
     5d0:	91 05       	cpc	r25, r1
     5d2:	28 f5       	brcc	.+74     	; 0x61e <INTERRUPT_off+0x52>
     5d4:	fc 01       	movw	r30, r24
     5d6:	e2 5b       	subi	r30, 0xB2	; 178
     5d8:	ff 4f       	sbci	r31, 0xFF	; 255
     5da:	0c 94 40 19 	jmp	0x3280	; 0x3280 <__tablejump2__>
			case 0: // desable
				External_Interrupt_Mask_Register&=~(1<<INT0);
     5de:	89 b7       	in	r24, 0x39	; 57
     5e0:	8e 7f       	andi	r24, 0xFE	; 254
     5e2:	89 bf       	out	0x39, r24	; 57
				break;
     5e4:	08 95       	ret
			case 1: // desable
				External_Interrupt_Mask_Register&=~(1<<INT1);
     5e6:	89 b7       	in	r24, 0x39	; 57
     5e8:	8d 7f       	andi	r24, 0xFD	; 253
     5ea:	89 bf       	out	0x39, r24	; 57
				break;
     5ec:	08 95       	ret
			case 2: // desable
				External_Interrupt_Mask_Register&=~(1<<INT2);
     5ee:	89 b7       	in	r24, 0x39	; 57
     5f0:	8b 7f       	andi	r24, 0xFB	; 251
     5f2:	89 bf       	out	0x39, r24	; 57
				break;
     5f4:	08 95       	ret
			case 3: // desable
				External_Interrupt_Mask_Register&=~(1<<INT3);
     5f6:	89 b7       	in	r24, 0x39	; 57
     5f8:	87 7f       	andi	r24, 0xF7	; 247
     5fa:	89 bf       	out	0x39, r24	; 57
				break;
     5fc:	08 95       	ret
			case 4: // desable
				External_Interrupt_Mask_Register&=~(1<<INT4);
     5fe:	89 b7       	in	r24, 0x39	; 57
     600:	8f 7e       	andi	r24, 0xEF	; 239
     602:	89 bf       	out	0x39, r24	; 57
				break;
     604:	08 95       	ret
			case 5: // desable
				External_Interrupt_Mask_Register&=~(1<<INT5);
     606:	89 b7       	in	r24, 0x39	; 57
     608:	8f 7d       	andi	r24, 0xDF	; 223
     60a:	89 bf       	out	0x39, r24	; 57
				break;
     60c:	08 95       	ret
			case 6: // desable
				External_Interrupt_Mask_Register&=~(1<<INT6);
     60e:	89 b7       	in	r24, 0x39	; 57
     610:	8f 7b       	andi	r24, 0xBF	; 191
     612:	89 bf       	out	0x39, r24	; 57
				break;
     614:	08 95       	ret
			case 7: // desable
				External_Interrupt_Mask_Register&=~(1<<INT7);
     616:	89 b7       	in	r24, 0x39	; 57
     618:	8f 77       	andi	r24, 0x7F	; 127
     61a:	89 bf       	out	0x39, r24	; 57
				break;
     61c:	08 95       	ret
			default: // all disable
				External_Interrupt_Mask_Register=0X00;
     61e:	19 be       	out	0x39, r1	; 57
     620:	08 95       	ret

00000622 <INTERRUPTenable>:
*/
INTERRUPT INTERRUPTenable(void)
/*
* setup blank
*/
{
     622:	cf 93       	push	r28
     624:	df 93       	push	r29
     626:	00 d0       	rcall	.+0      	; 0x628 <INTERRUPTenable+0x6>
     628:	00 d0       	rcall	.+0      	; 0x62a <INTERRUPTenable+0x8>
     62a:	00 d0       	rcall	.+0      	; 0x62c <INTERRUPTenable+0xa>
     62c:	cd b7       	in	r28, 0x3d	; 61
     62e:	de b7       	in	r29, 0x3e	; 62
	INTERRUPT interrupt;
	External_Interrupt_Mask_Register=0X00;
     630:	19 be       	out	0x39, r1	; 57
	/******/
	interrupt.set=INTERRUPT_set;
	interrupt.off=INTERRUPT_off;
	interrupt.reset_status=INTERRUPT_reset_status;
	return interrupt;
     632:	2e ef       	ldi	r18, 0xFE	; 254
     634:	31 e0       	ldi	r19, 0x01	; 1
     636:	3a 83       	std	Y+2, r19	; 0x02
     638:	29 83       	std	Y+1, r18	; 0x01
     63a:	46 ee       	ldi	r20, 0xE6	; 230
     63c:	52 e0       	ldi	r21, 0x02	; 2
     63e:	5c 83       	std	Y+4, r21	; 0x04
     640:	4b 83       	std	Y+3, r20	; 0x03
     642:	61 ed       	ldi	r22, 0xD1	; 209
     644:	71 e0       	ldi	r23, 0x01	; 1
     646:	7e 83       	std	Y+6, r23	; 0x06
     648:	6d 83       	std	Y+5, r22	; 0x05
     64a:	3a 81       	ldd	r19, Y+2	; 0x02
     64c:	5c 81       	ldd	r21, Y+4	; 0x04
     64e:	7e 81       	ldd	r23, Y+6	; 0x06
}
     650:	80 e0       	ldi	r24, 0x00	; 0
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	26 96       	adiw	r28, 0x06	; 6
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	f8 94       	cli
     65a:	de bf       	out	0x3e, r29	; 62
     65c:	0f be       	out	0x3f, r0	; 63
     65e:	cd bf       	out	0x3d, r28	; 61
     660:	df 91       	pop	r29
     662:	cf 91       	pop	r28
     664:	08 95       	ret

00000666 <__vector_1>:

/*
** interrupt
*/
// cross out the ones being used and redefine in main
ISR(INT0_vect){ }
     666:	1f 92       	push	r1
     668:	0f 92       	push	r0
     66a:	0f b6       	in	r0, 0x3f	; 63
     66c:	0f 92       	push	r0
     66e:	11 24       	eor	r1, r1
     670:	0f 90       	pop	r0
     672:	0f be       	out	0x3f, r0	; 63
     674:	0f 90       	pop	r0
     676:	1f 90       	pop	r1
     678:	18 95       	reti

0000067a <__vector_2>:
ISR(INT1_vect){ }
     67a:	1f 92       	push	r1
     67c:	0f 92       	push	r0
     67e:	0f b6       	in	r0, 0x3f	; 63
     680:	0f 92       	push	r0
     682:	11 24       	eor	r1, r1
     684:	0f 90       	pop	r0
     686:	0f be       	out	0x3f, r0	; 63
     688:	0f 90       	pop	r0
     68a:	1f 90       	pop	r1
     68c:	18 95       	reti

0000068e <__vector_3>:
ISR(INT2_vect){ }
     68e:	1f 92       	push	r1
     690:	0f 92       	push	r0
     692:	0f b6       	in	r0, 0x3f	; 63
     694:	0f 92       	push	r0
     696:	11 24       	eor	r1, r1
     698:	0f 90       	pop	r0
     69a:	0f be       	out	0x3f, r0	; 63
     69c:	0f 90       	pop	r0
     69e:	1f 90       	pop	r1
     6a0:	18 95       	reti

000006a2 <__vector_4>:
ISR(INT3_vect){ }
     6a2:	1f 92       	push	r1
     6a4:	0f 92       	push	r0
     6a6:	0f b6       	in	r0, 0x3f	; 63
     6a8:	0f 92       	push	r0
     6aa:	11 24       	eor	r1, r1
     6ac:	0f 90       	pop	r0
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	0f 90       	pop	r0
     6b2:	1f 90       	pop	r1
     6b4:	18 95       	reti

000006b6 <__vector_5>:
ISR(INT4_vect){ }
     6b6:	1f 92       	push	r1
     6b8:	0f 92       	push	r0
     6ba:	0f b6       	in	r0, 0x3f	; 63
     6bc:	0f 92       	push	r0
     6be:	11 24       	eor	r1, r1
     6c0:	0f 90       	pop	r0
     6c2:	0f be       	out	0x3f, r0	; 63
     6c4:	0f 90       	pop	r0
     6c6:	1f 90       	pop	r1
     6c8:	18 95       	reti

000006ca <__vector_6>:
ISR(INT5_vect){ }
     6ca:	1f 92       	push	r1
     6cc:	0f 92       	push	r0
     6ce:	0f b6       	in	r0, 0x3f	; 63
     6d0:	0f 92       	push	r0
     6d2:	11 24       	eor	r1, r1
     6d4:	0f 90       	pop	r0
     6d6:	0f be       	out	0x3f, r0	; 63
     6d8:	0f 90       	pop	r0
     6da:	1f 90       	pop	r1
     6dc:	18 95       	reti

000006de <__vector_8>:
//ISR(INT6_vect){ }
ISR(INT7_vect){ }
     6de:	1f 92       	push	r1
     6e0:	0f 92       	push	r0
     6e2:	0f b6       	in	r0, 0x3f	; 63
     6e4:	0f 92       	push	r0
     6e6:	11 24       	eor	r1, r1
     6e8:	0f 90       	pop	r0
     6ea:	0f be       	out	0x3f, r0	; 63
     6ec:	0f 90       	pop	r0
     6ee:	1f 90       	pop	r1
     6f0:	18 95       	reti

000006f2 <__vector_17>:
    return SPI_DATA_REGISTER;
}
/*
** interrupt
*/
ISR(SPI_STC_vect){ }
     6f2:	1f 92       	push	r1
     6f4:	0f 92       	push	r0
     6f6:	0f b6       	in	r0, 0x3f	; 63
     6f8:	0f 92       	push	r0
     6fa:	11 24       	eor	r1, r1
     6fc:	0f 90       	pop	r0
     6fe:	0f be       	out	0x3f, r0	; 63
     700:	0f 90       	pop	r0
     702:	1f 90       	pop	r1
     704:	18 95       	reti

00000706 <TIMER_COUNTER1_start>:
		timer2.compare=TIMER_COUNTER2_compare;
		timer2.start=TIMER_COUNTER2_start;
		timer2.stop=TIMER_COUNTER2_stop;
	
	return timer2;
}
     706:	20 91 63 01 	lds	r18, 0x0163	; 0x800163 <timer1_state>
     70a:	21 11       	cpse	r18, r1
     70c:	42 c0       	rjmp	.+132    	; 0x792 <TIMER_COUNTER1_start+0x8c>
     70e:	2f ef       	ldi	r18, 0xFF	; 255
     710:	3f ef       	ldi	r19, 0xFF	; 255
     712:	3b bd       	out	0x2b, r19	; 43
     714:	2a bd       	out	0x2a, r18	; 42
     716:	2e b5       	in	r18, 0x2e	; 46
     718:	28 7f       	andi	r18, 0xF8	; 248
     71a:	2e bd       	out	0x2e, r18	; 46
     71c:	88 30       	cpi	r24, 0x08	; 8
     71e:	91 05       	cpc	r25, r1
     720:	d1 f0       	breq	.+52     	; 0x756 <TIMER_COUNTER1_start+0x50>
     722:	48 f4       	brcc	.+18     	; 0x736 <TIMER_COUNTER1_start+0x30>
     724:	83 30       	cpi	r24, 0x03	; 3
     726:	91 05       	cpc	r25, r1
     728:	31 f1       	breq	.+76     	; 0x776 <TIMER_COUNTER1_start+0x70>
     72a:	85 30       	cpi	r24, 0x05	; 5
     72c:	91 05       	cpc	r25, r1
     72e:	39 f1       	breq	.+78     	; 0x77e <TIMER_COUNTER1_start+0x78>
     730:	01 97       	sbiw	r24, 0x01	; 1
     732:	49 f5       	brne	.+82     	; 0x786 <TIMER_COUNTER1_start+0x80>
     734:	0c c0       	rjmp	.+24     	; 0x74e <TIMER_COUNTER1_start+0x48>
     736:	81 15       	cp	r24, r1
     738:	21 e0       	ldi	r18, 0x01	; 1
     73a:	92 07       	cpc	r25, r18
     73c:	a1 f0       	breq	.+40     	; 0x766 <TIMER_COUNTER1_start+0x60>
     73e:	81 15       	cp	r24, r1
     740:	24 e0       	ldi	r18, 0x04	; 4
     742:	92 07       	cpc	r25, r18
     744:	a1 f0       	breq	.+40     	; 0x76e <TIMER_COUNTER1_start+0x68>
     746:	80 34       	cpi	r24, 0x40	; 64
     748:	91 05       	cpc	r25, r1
     74a:	e9 f4       	brne	.+58     	; 0x786 <TIMER_COUNTER1_start+0x80>
     74c:	08 c0       	rjmp	.+16     	; 0x75e <TIMER_COUNTER1_start+0x58>
     74e:	8e b5       	in	r24, 0x2e	; 46
     750:	81 60       	ori	r24, 0x01	; 1
     752:	8e bd       	out	0x2e, r24	; 46
     754:	1b c0       	rjmp	.+54     	; 0x78c <TIMER_COUNTER1_start+0x86>
     756:	8e b5       	in	r24, 0x2e	; 46
     758:	82 60       	ori	r24, 0x02	; 2
     75a:	8e bd       	out	0x2e, r24	; 46
     75c:	17 c0       	rjmp	.+46     	; 0x78c <TIMER_COUNTER1_start+0x86>
     75e:	8e b5       	in	r24, 0x2e	; 46
     760:	83 60       	ori	r24, 0x03	; 3
     762:	8e bd       	out	0x2e, r24	; 46
     764:	13 c0       	rjmp	.+38     	; 0x78c <TIMER_COUNTER1_start+0x86>
     766:	8e b5       	in	r24, 0x2e	; 46
     768:	84 60       	ori	r24, 0x04	; 4
     76a:	8e bd       	out	0x2e, r24	; 46
     76c:	0f c0       	rjmp	.+30     	; 0x78c <TIMER_COUNTER1_start+0x86>
     76e:	8e b5       	in	r24, 0x2e	; 46
     770:	85 60       	ori	r24, 0x05	; 5
     772:	8e bd       	out	0x2e, r24	; 46
     774:	0b c0       	rjmp	.+22     	; 0x78c <TIMER_COUNTER1_start+0x86>
     776:	8e b5       	in	r24, 0x2e	; 46
     778:	86 60       	ori	r24, 0x06	; 6
     77a:	8e bd       	out	0x2e, r24	; 46
     77c:	07 c0       	rjmp	.+14     	; 0x78c <TIMER_COUNTER1_start+0x86>
     77e:	8e b5       	in	r24, 0x2e	; 46
     780:	87 60       	ori	r24, 0x07	; 7
     782:	8e bd       	out	0x2e, r24	; 46
     784:	03 c0       	rjmp	.+6      	; 0x78c <TIMER_COUNTER1_start+0x86>
     786:	8e b5       	in	r24, 0x2e	; 46
     788:	85 60       	ori	r24, 0x05	; 5
     78a:	8e bd       	out	0x2e, r24	; 46
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <timer1_state>
     792:	08 95       	ret

00000794 <TIMER_COUNTER1_compoutmodeA>:
     794:	9f b5       	in	r25, 0x2f	; 47
     796:	9f 73       	andi	r25, 0x3F	; 63
     798:	9f bd       	out	0x2f, r25	; 47
     79a:	82 30       	cpi	r24, 0x02	; 2
     79c:	41 f0       	breq	.+16     	; 0x7ae <TIMER_COUNTER1_compoutmodeA+0x1a>
     79e:	83 30       	cpi	r24, 0x03	; 3
     7a0:	51 f0       	breq	.+20     	; 0x7b6 <TIMER_COUNTER1_compoutmodeA+0x22>
     7a2:	81 30       	cpi	r24, 0x01	; 1
     7a4:	59 f4       	brne	.+22     	; 0x7bc <TIMER_COUNTER1_compoutmodeA+0x28>
     7a6:	8f b5       	in	r24, 0x2f	; 47
     7a8:	80 64       	ori	r24, 0x40	; 64
     7aa:	8f bd       	out	0x2f, r24	; 47
     7ac:	08 95       	ret
     7ae:	8f b5       	in	r24, 0x2f	; 47
     7b0:	80 68       	ori	r24, 0x80	; 128
     7b2:	8f bd       	out	0x2f, r24	; 47
     7b4:	08 95       	ret
     7b6:	8f b5       	in	r24, 0x2f	; 47
     7b8:	80 6c       	ori	r24, 0xC0	; 192
     7ba:	8f bd       	out	0x2f, r24	; 47
     7bc:	08 95       	ret

000007be <TIMER_COUNTER1_compoutmodeB>:
     7be:	9f b5       	in	r25, 0x2f	; 47
     7c0:	9f 7c       	andi	r25, 0xCF	; 207
     7c2:	9f bd       	out	0x2f, r25	; 47
     7c4:	82 30       	cpi	r24, 0x02	; 2
     7c6:	41 f0       	breq	.+16     	; 0x7d8 <TIMER_COUNTER1_compoutmodeB+0x1a>
     7c8:	83 30       	cpi	r24, 0x03	; 3
     7ca:	51 f0       	breq	.+20     	; 0x7e0 <TIMER_COUNTER1_compoutmodeB+0x22>
     7cc:	81 30       	cpi	r24, 0x01	; 1
     7ce:	59 f4       	brne	.+22     	; 0x7e6 <TIMER_COUNTER1_compoutmodeB+0x28>
     7d0:	8f b5       	in	r24, 0x2f	; 47
     7d2:	80 61       	ori	r24, 0x10	; 16
     7d4:	8f bd       	out	0x2f, r24	; 47
     7d6:	08 95       	ret
     7d8:	8f b5       	in	r24, 0x2f	; 47
     7da:	80 62       	ori	r24, 0x20	; 32
     7dc:	8f bd       	out	0x2f, r24	; 47
     7de:	08 95       	ret
     7e0:	8f b5       	in	r24, 0x2f	; 47
     7e2:	80 63       	ori	r24, 0x30	; 48
     7e4:	8f bd       	out	0x2f, r24	; 47
     7e6:	08 95       	ret

000007e8 <TIMER_COUNTER1_compoutmodeC>:
     7e8:	9f b5       	in	r25, 0x2f	; 47
     7ea:	93 7f       	andi	r25, 0xF3	; 243
     7ec:	9f bd       	out	0x2f, r25	; 47
     7ee:	82 30       	cpi	r24, 0x02	; 2
     7f0:	41 f0       	breq	.+16     	; 0x802 <TIMER_COUNTER1_compoutmodeC+0x1a>
     7f2:	83 30       	cpi	r24, 0x03	; 3
     7f4:	51 f0       	breq	.+20     	; 0x80a <TIMER_COUNTER1_compoutmodeC+0x22>
     7f6:	81 30       	cpi	r24, 0x01	; 1
     7f8:	59 f4       	brne	.+22     	; 0x810 <TIMER_COUNTER1_compoutmodeC+0x28>
     7fa:	8f b5       	in	r24, 0x2f	; 47
     7fc:	84 60       	ori	r24, 0x04	; 4
     7fe:	8f bd       	out	0x2f, r24	; 47
     800:	08 95       	ret
     802:	8f b5       	in	r24, 0x2f	; 47
     804:	88 60       	ori	r24, 0x08	; 8
     806:	8f bd       	out	0x2f, r24	; 47
     808:	08 95       	ret
     80a:	8f b5       	in	r24, 0x2f	; 47
     80c:	8c 60       	ori	r24, 0x0C	; 12
     80e:	8f bd       	out	0x2f, r24	; 47
     810:	08 95       	ret

00000812 <TIMER_COUNTER1_compareA>:
     812:	9b bd       	out	0x2b, r25	; 43
     814:	8a bd       	out	0x2a, r24	; 42
     816:	08 95       	ret

00000818 <TIMER_COUNTER1_compareB>:
     818:	99 bd       	out	0x29, r25	; 41
     81a:	88 bd       	out	0x28, r24	; 40
     81c:	08 95       	ret

0000081e <TIMER_COUNTER1_compareC>:
     81e:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     822:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     826:	08 95       	ret

00000828 <TIMER_COUNTER1_stop>:
     828:	8e b5       	in	r24, 0x2e	; 46
     82a:	88 7f       	andi	r24, 0xF8	; 248
     82c:	8e bd       	out	0x2e, r24	; 46
     82e:	1d bc       	out	0x2d, r1	; 45
     830:	1c bc       	out	0x2c, r1	; 44
     832:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <timer1_state>
     836:	08 95       	ret

00000838 <TIMER_COUNTER3_start>:
     838:	20 91 64 01 	lds	r18, 0x0164	; 0x800164 <timer3_state>
     83c:	21 11       	cpse	r18, r1
     83e:	56 c0       	rjmp	.+172    	; 0x8ec <TIMER_COUNTER3_start+0xb4>
     840:	2f ef       	ldi	r18, 0xFF	; 255
     842:	3f ef       	ldi	r19, 0xFF	; 255
     844:	30 93 87 00 	sts	0x0087, r19	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     848:	20 93 86 00 	sts	0x0086, r18	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
     84c:	ea e8       	ldi	r30, 0x8A	; 138
     84e:	f0 e0       	ldi	r31, 0x00	; 0
     850:	20 81       	ld	r18, Z
     852:	28 7f       	andi	r18, 0xF8	; 248
     854:	20 83       	st	Z, r18
     856:	88 30       	cpi	r24, 0x08	; 8
     858:	91 05       	cpc	r25, r1
     85a:	e1 f0       	breq	.+56     	; 0x894 <TIMER_COUNTER3_start+0x5c>
     85c:	48 f4       	brcc	.+18     	; 0x870 <TIMER_COUNTER3_start+0x38>
     85e:	83 30       	cpi	r24, 0x03	; 3
     860:	91 05       	cpc	r25, r1
     862:	81 f1       	breq	.+96     	; 0x8c4 <TIMER_COUNTER3_start+0x8c>
     864:	85 30       	cpi	r24, 0x05	; 5
     866:	91 05       	cpc	r25, r1
     868:	99 f1       	breq	.+102    	; 0x8d0 <TIMER_COUNTER3_start+0x98>
     86a:	01 97       	sbiw	r24, 0x01	; 1
     86c:	b9 f5       	brne	.+110    	; 0x8dc <TIMER_COUNTER3_start+0xa4>
     86e:	0c c0       	rjmp	.+24     	; 0x888 <TIMER_COUNTER3_start+0x50>
     870:	81 15       	cp	r24, r1
     872:	21 e0       	ldi	r18, 0x01	; 1
     874:	92 07       	cpc	r25, r18
     876:	d1 f0       	breq	.+52     	; 0x8ac <TIMER_COUNTER3_start+0x74>
     878:	81 15       	cp	r24, r1
     87a:	24 e0       	ldi	r18, 0x04	; 4
     87c:	92 07       	cpc	r25, r18
     87e:	e1 f0       	breq	.+56     	; 0x8b8 <TIMER_COUNTER3_start+0x80>
     880:	80 34       	cpi	r24, 0x40	; 64
     882:	91 05       	cpc	r25, r1
     884:	59 f5       	brne	.+86     	; 0x8dc <TIMER_COUNTER3_start+0xa4>
     886:	0c c0       	rjmp	.+24     	; 0x8a0 <TIMER_COUNTER3_start+0x68>
     888:	ea e8       	ldi	r30, 0x8A	; 138
     88a:	f0 e0       	ldi	r31, 0x00	; 0
     88c:	80 81       	ld	r24, Z
     88e:	81 60       	ori	r24, 0x01	; 1
     890:	80 83       	st	Z, r24
     892:	29 c0       	rjmp	.+82     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     894:	ea e8       	ldi	r30, 0x8A	; 138
     896:	f0 e0       	ldi	r31, 0x00	; 0
     898:	80 81       	ld	r24, Z
     89a:	82 60       	ori	r24, 0x02	; 2
     89c:	80 83       	st	Z, r24
     89e:	23 c0       	rjmp	.+70     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     8a0:	ea e8       	ldi	r30, 0x8A	; 138
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	80 81       	ld	r24, Z
     8a6:	83 60       	ori	r24, 0x03	; 3
     8a8:	80 83       	st	Z, r24
     8aa:	1d c0       	rjmp	.+58     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     8ac:	ea e8       	ldi	r30, 0x8A	; 138
     8ae:	f0 e0       	ldi	r31, 0x00	; 0
     8b0:	80 81       	ld	r24, Z
     8b2:	84 60       	ori	r24, 0x04	; 4
     8b4:	80 83       	st	Z, r24
     8b6:	17 c0       	rjmp	.+46     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     8b8:	ea e8       	ldi	r30, 0x8A	; 138
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	80 81       	ld	r24, Z
     8be:	85 60       	ori	r24, 0x05	; 5
     8c0:	80 83       	st	Z, r24
     8c2:	11 c0       	rjmp	.+34     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     8c4:	ea e8       	ldi	r30, 0x8A	; 138
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	86 60       	ori	r24, 0x06	; 6
     8cc:	80 83       	st	Z, r24
     8ce:	0b c0       	rjmp	.+22     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     8d0:	ea e8       	ldi	r30, 0x8A	; 138
     8d2:	f0 e0       	ldi	r31, 0x00	; 0
     8d4:	80 81       	ld	r24, Z
     8d6:	87 60       	ori	r24, 0x07	; 7
     8d8:	80 83       	st	Z, r24
     8da:	05 c0       	rjmp	.+10     	; 0x8e6 <TIMER_COUNTER3_start+0xae>
     8dc:	ea e8       	ldi	r30, 0x8A	; 138
     8de:	f0 e0       	ldi	r31, 0x00	; 0
     8e0:	80 81       	ld	r24, Z
     8e2:	85 60       	ori	r24, 0x05	; 5
     8e4:	80 83       	st	Z, r24
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <timer3_state>
     8ec:	08 95       	ret

000008ee <TIMER_COUNTER3_compoutmodeA>:
     8ee:	eb e8       	ldi	r30, 0x8B	; 139
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	90 81       	ld	r25, Z
     8f4:	9f 73       	andi	r25, 0x3F	; 63
     8f6:	90 83       	st	Z, r25
     8f8:	82 30       	cpi	r24, 0x02	; 2
     8fa:	41 f0       	breq	.+16     	; 0x90c <TIMER_COUNTER3_compoutmodeA+0x1e>
     8fc:	83 30       	cpi	r24, 0x03	; 3
     8fe:	61 f0       	breq	.+24     	; 0x918 <TIMER_COUNTER3_compoutmodeA+0x2a>
     900:	81 30       	cpi	r24, 0x01	; 1
     902:	79 f4       	brne	.+30     	; 0x922 <TIMER_COUNTER3_compoutmodeA+0x34>
     904:	80 81       	ld	r24, Z
     906:	80 64       	ori	r24, 0x40	; 64
     908:	80 83       	st	Z, r24
     90a:	08 95       	ret
     90c:	eb e8       	ldi	r30, 0x8B	; 139
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	80 81       	ld	r24, Z
     912:	80 68       	ori	r24, 0x80	; 128
     914:	80 83       	st	Z, r24
     916:	08 95       	ret
     918:	eb e8       	ldi	r30, 0x8B	; 139
     91a:	f0 e0       	ldi	r31, 0x00	; 0
     91c:	80 81       	ld	r24, Z
     91e:	80 6c       	ori	r24, 0xC0	; 192
     920:	80 83       	st	Z, r24
     922:	08 95       	ret

00000924 <TIMER_COUNTER3_compoutmodeB>:
     924:	eb e8       	ldi	r30, 0x8B	; 139
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	90 81       	ld	r25, Z
     92a:	9f 7c       	andi	r25, 0xCF	; 207
     92c:	90 83       	st	Z, r25
     92e:	82 30       	cpi	r24, 0x02	; 2
     930:	41 f0       	breq	.+16     	; 0x942 <TIMER_COUNTER3_compoutmodeB+0x1e>
     932:	83 30       	cpi	r24, 0x03	; 3
     934:	61 f0       	breq	.+24     	; 0x94e <TIMER_COUNTER3_compoutmodeB+0x2a>
     936:	81 30       	cpi	r24, 0x01	; 1
     938:	79 f4       	brne	.+30     	; 0x958 <TIMER_COUNTER3_compoutmodeB+0x34>
     93a:	80 81       	ld	r24, Z
     93c:	80 61       	ori	r24, 0x10	; 16
     93e:	80 83       	st	Z, r24
     940:	08 95       	ret
     942:	eb e8       	ldi	r30, 0x8B	; 139
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	80 81       	ld	r24, Z
     948:	80 62       	ori	r24, 0x20	; 32
     94a:	80 83       	st	Z, r24
     94c:	08 95       	ret
     94e:	eb e8       	ldi	r30, 0x8B	; 139
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	80 81       	ld	r24, Z
     954:	80 63       	ori	r24, 0x30	; 48
     956:	80 83       	st	Z, r24
     958:	08 95       	ret

0000095a <TIMER_COUNTER3_compoutmodeC>:
     95a:	eb e8       	ldi	r30, 0x8B	; 139
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	90 81       	ld	r25, Z
     960:	93 7f       	andi	r25, 0xF3	; 243
     962:	90 83       	st	Z, r25
     964:	82 30       	cpi	r24, 0x02	; 2
     966:	41 f0       	breq	.+16     	; 0x978 <TIMER_COUNTER3_compoutmodeC+0x1e>
     968:	83 30       	cpi	r24, 0x03	; 3
     96a:	61 f0       	breq	.+24     	; 0x984 <TIMER_COUNTER3_compoutmodeC+0x2a>
     96c:	81 30       	cpi	r24, 0x01	; 1
     96e:	79 f4       	brne	.+30     	; 0x98e <TIMER_COUNTER3_compoutmodeC+0x34>
     970:	80 81       	ld	r24, Z
     972:	84 60       	ori	r24, 0x04	; 4
     974:	80 83       	st	Z, r24
     976:	08 95       	ret
     978:	eb e8       	ldi	r30, 0x8B	; 139
     97a:	f0 e0       	ldi	r31, 0x00	; 0
     97c:	80 81       	ld	r24, Z
     97e:	88 60       	ori	r24, 0x08	; 8
     980:	80 83       	st	Z, r24
     982:	08 95       	ret
     984:	eb e8       	ldi	r30, 0x8B	; 139
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	80 81       	ld	r24, Z
     98a:	8c 60       	ori	r24, 0x0C	; 12
     98c:	80 83       	st	Z, r24
     98e:	08 95       	ret

00000990 <TIMER_COUNTER3_compareA>:
     990:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     994:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
     998:	08 95       	ret

0000099a <TIMER_COUNTER3_compareB>:
     99a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     99e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     9a2:	08 95       	ret

000009a4 <TIMER_COUNTER3_compareC>:
     9a4:	90 93 83 00 	sts	0x0083, r25	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
     9a8:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
     9ac:	08 95       	ret

000009ae <TIMER_COUNTER3_stop>:
     9ae:	ea e8       	ldi	r30, 0x8A	; 138
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	80 81       	ld	r24, Z
     9b4:	88 7f       	andi	r24, 0xF8	; 248
     9b6:	80 83       	st	Z, r24
     9b8:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     9bc:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     9c0:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <timer3_state>
     9c4:	08 95       	ret

000009c6 <TIMER_COUNTER1enable>:
     9c6:	0f 93       	push	r16
     9c8:	1f 93       	push	r17
     9ca:	dc 01       	movw	r26, r24
     9cc:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <timer1_state>
     9d0:	8f b5       	in	r24, 0x2f	; 47
     9d2:	8c 7f       	andi	r24, 0xFC	; 252
     9d4:	8f bd       	out	0x2f, r24	; 47
     9d6:	8e b5       	in	r24, 0x2e	; 46
     9d8:	87 7e       	andi	r24, 0xE7	; 231
     9da:	8e bd       	out	0x2e, r24	; 46
     9dc:	06 2f       	mov	r16, r22
     9de:	10 e0       	ldi	r17, 0x00	; 0
     9e0:	f8 01       	movw	r30, r16
     9e2:	31 97       	sbiw	r30, 0x01	; 1
     9e4:	ef 30       	cpi	r30, 0x0F	; 15
     9e6:	f1 05       	cpc	r31, r1
     9e8:	08 f0       	brcs	.+2      	; 0x9ec <TIMER_COUNTER1enable+0x26>
     9ea:	5a c0       	rjmp	.+180    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     9ec:	ea 5a       	subi	r30, 0xAA	; 170
     9ee:	ff 4f       	sbci	r31, 0xFF	; 255
     9f0:	0c 94 40 19 	jmp	0x3280	; 0x3280 <__tablejump2__>
     9f4:	8f b5       	in	r24, 0x2f	; 47
     9f6:	81 60       	ori	r24, 0x01	; 1
     9f8:	8f bd       	out	0x2f, r24	; 47
     9fa:	52 c0       	rjmp	.+164    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     9fc:	8f b5       	in	r24, 0x2f	; 47
     9fe:	82 60       	ori	r24, 0x02	; 2
     a00:	8f bd       	out	0x2f, r24	; 47
     a02:	4e c0       	rjmp	.+156    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a04:	8f b5       	in	r24, 0x2f	; 47
     a06:	83 60       	ori	r24, 0x03	; 3
     a08:	8f bd       	out	0x2f, r24	; 47
     a0a:	4a c0       	rjmp	.+148    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a0c:	8e b5       	in	r24, 0x2e	; 46
     a0e:	88 60       	ori	r24, 0x08	; 8
     a10:	8e bd       	out	0x2e, r24	; 46
     a12:	46 c0       	rjmp	.+140    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a14:	8f b5       	in	r24, 0x2f	; 47
     a16:	81 60       	ori	r24, 0x01	; 1
     a18:	8f bd       	out	0x2f, r24	; 47
     a1a:	8e b5       	in	r24, 0x2e	; 46
     a1c:	88 60       	ori	r24, 0x08	; 8
     a1e:	8e bd       	out	0x2e, r24	; 46
     a20:	3f c0       	rjmp	.+126    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a22:	8f b5       	in	r24, 0x2f	; 47
     a24:	82 60       	ori	r24, 0x02	; 2
     a26:	8f bd       	out	0x2f, r24	; 47
     a28:	8e b5       	in	r24, 0x2e	; 46
     a2a:	88 60       	ori	r24, 0x08	; 8
     a2c:	8e bd       	out	0x2e, r24	; 46
     a2e:	38 c0       	rjmp	.+112    	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a30:	8f b5       	in	r24, 0x2f	; 47
     a32:	83 60       	ori	r24, 0x03	; 3
     a34:	8f bd       	out	0x2f, r24	; 47
     a36:	8e b5       	in	r24, 0x2e	; 46
     a38:	88 60       	ori	r24, 0x08	; 8
     a3a:	8e bd       	out	0x2e, r24	; 46
     a3c:	31 c0       	rjmp	.+98     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a3e:	8e b5       	in	r24, 0x2e	; 46
     a40:	80 61       	ori	r24, 0x10	; 16
     a42:	8e bd       	out	0x2e, r24	; 46
     a44:	2d c0       	rjmp	.+90     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a46:	8f b5       	in	r24, 0x2f	; 47
     a48:	81 60       	ori	r24, 0x01	; 1
     a4a:	8f bd       	out	0x2f, r24	; 47
     a4c:	8e b5       	in	r24, 0x2e	; 46
     a4e:	80 61       	ori	r24, 0x10	; 16
     a50:	8e bd       	out	0x2e, r24	; 46
     a52:	26 c0       	rjmp	.+76     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a54:	8f b5       	in	r24, 0x2f	; 47
     a56:	82 60       	ori	r24, 0x02	; 2
     a58:	8f bd       	out	0x2f, r24	; 47
     a5a:	8e b5       	in	r24, 0x2e	; 46
     a5c:	80 61       	ori	r24, 0x10	; 16
     a5e:	8e bd       	out	0x2e, r24	; 46
     a60:	1f c0       	rjmp	.+62     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a62:	8f b5       	in	r24, 0x2f	; 47
     a64:	83 60       	ori	r24, 0x03	; 3
     a66:	8f bd       	out	0x2f, r24	; 47
     a68:	8e b5       	in	r24, 0x2e	; 46
     a6a:	80 61       	ori	r24, 0x10	; 16
     a6c:	8e bd       	out	0x2e, r24	; 46
     a6e:	18 c0       	rjmp	.+48     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a70:	8e b5       	in	r24, 0x2e	; 46
     a72:	88 61       	ori	r24, 0x18	; 24
     a74:	8e bd       	out	0x2e, r24	; 46
     a76:	14 c0       	rjmp	.+40     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a78:	8f b5       	in	r24, 0x2f	; 47
     a7a:	81 60       	ori	r24, 0x01	; 1
     a7c:	8f bd       	out	0x2f, r24	; 47
     a7e:	8e b5       	in	r24, 0x2e	; 46
     a80:	88 61       	ori	r24, 0x18	; 24
     a82:	8e bd       	out	0x2e, r24	; 46
     a84:	0d c0       	rjmp	.+26     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a86:	8f b5       	in	r24, 0x2f	; 47
     a88:	82 60       	ori	r24, 0x02	; 2
     a8a:	8f bd       	out	0x2f, r24	; 47
     a8c:	8e b5       	in	r24, 0x2e	; 46
     a8e:	88 61       	ori	r24, 0x18	; 24
     a90:	8e bd       	out	0x2e, r24	; 46
     a92:	06 c0       	rjmp	.+12     	; 0xaa0 <TIMER_COUNTER1enable+0xda>
     a94:	8f b5       	in	r24, 0x2f	; 47
     a96:	83 60       	ori	r24, 0x03	; 3
     a98:	8f bd       	out	0x2f, r24	; 47
     a9a:	8e b5       	in	r24, 0x2e	; 46
     a9c:	88 61       	ori	r24, 0x18	; 24
     a9e:	8e bd       	out	0x2e, r24	; 46
     aa0:	8f b5       	in	r24, 0x2f	; 47
     aa2:	83 70       	andi	r24, 0x03	; 3
     aa4:	8f bd       	out	0x2f, r24	; 47
     aa6:	87 b7       	in	r24, 0x37	; 55
     aa8:	83 7c       	andi	r24, 0xC3	; 195
     aaa:	87 bf       	out	0x37, r24	; 55
     aac:	ed e7       	ldi	r30, 0x7D	; 125
     aae:	f0 e0       	ldi	r31, 0x00	; 0
     ab0:	80 81       	ld	r24, Z
     ab2:	8e 7f       	andi	r24, 0xFE	; 254
     ab4:	80 83       	st	Z, r24
     ab6:	50 e0       	ldi	r21, 0x00	; 0
     ab8:	fa 01       	movw	r30, r20
     aba:	31 97       	sbiw	r30, 0x01	; 1
     abc:	ec 30       	cpi	r30, 0x0C	; 12
     abe:	f1 05       	cpc	r31, r1
     ac0:	08 f0       	brcs	.+2      	; 0xac4 <TIMER_COUNTER1enable+0xfe>
     ac2:	44 c0       	rjmp	.+136    	; 0xb4c <TIMER_COUNTER1enable+0x186>
     ac4:	eb 59       	subi	r30, 0x9B	; 155
     ac6:	ff 4f       	sbci	r31, 0xFF	; 255
     ac8:	0c 94 40 19 	jmp	0x3280	; 0x3280 <__tablejump2__>
     acc:	87 b7       	in	r24, 0x37	; 55
     ace:	84 60       	ori	r24, 0x04	; 4
     ad0:	87 bf       	out	0x37, r24	; 55
     ad2:	3c c0       	rjmp	.+120    	; 0xb4c <TIMER_COUNTER1enable+0x186>
     ad4:	87 b7       	in	r24, 0x37	; 55
     ad6:	80 61       	ori	r24, 0x10	; 16
     ad8:	87 bf       	out	0x37, r24	; 55
     ada:	38 c0       	rjmp	.+112    	; 0xb4c <TIMER_COUNTER1enable+0x186>
     adc:	87 b7       	in	r24, 0x37	; 55
     ade:	88 60       	ori	r24, 0x08	; 8
     ae0:	87 bf       	out	0x37, r24	; 55
     ae2:	34 c0       	rjmp	.+104    	; 0xb4c <TIMER_COUNTER1enable+0x186>
     ae4:	ed e7       	ldi	r30, 0x7D	; 125
     ae6:	f0 e0       	ldi	r31, 0x00	; 0
     ae8:	80 81       	ld	r24, Z
     aea:	81 60       	ori	r24, 0x01	; 1
     aec:	80 83       	st	Z, r24
     aee:	2e c0       	rjmp	.+92     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     af0:	87 b7       	in	r24, 0x37	; 55
     af2:	80 62       	ori	r24, 0x20	; 32
     af4:	87 bf       	out	0x37, r24	; 55
     af6:	2a c0       	rjmp	.+84     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     af8:	87 b7       	in	r24, 0x37	; 55
     afa:	84 61       	ori	r24, 0x14	; 20
     afc:	87 bf       	out	0x37, r24	; 55
     afe:	26 c0       	rjmp	.+76     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     b00:	87 b7       	in	r24, 0x37	; 55
     b02:	8c 60       	ori	r24, 0x0C	; 12
     b04:	87 bf       	out	0x37, r24	; 55
     b06:	22 c0       	rjmp	.+68     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     b08:	87 b7       	in	r24, 0x37	; 55
     b0a:	84 60       	ori	r24, 0x04	; 4
     b0c:	87 bf       	out	0x37, r24	; 55
     b0e:	ed e7       	ldi	r30, 0x7D	; 125
     b10:	f0 e0       	ldi	r31, 0x00	; 0
     b12:	80 81       	ld	r24, Z
     b14:	81 60       	ori	r24, 0x01	; 1
     b16:	80 83       	st	Z, r24
     b18:	19 c0       	rjmp	.+50     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     b1a:	87 b7       	in	r24, 0x37	; 55
     b1c:	84 62       	ori	r24, 0x24	; 36
     b1e:	87 bf       	out	0x37, r24	; 55
     b20:	15 c0       	rjmp	.+42     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     b22:	87 b7       	in	r24, 0x37	; 55
     b24:	8c 61       	ori	r24, 0x1C	; 28
     b26:	87 bf       	out	0x37, r24	; 55
     b28:	11 c0       	rjmp	.+34     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     b2a:	87 b7       	in	r24, 0x37	; 55
     b2c:	8c 61       	ori	r24, 0x1C	; 28
     b2e:	87 bf       	out	0x37, r24	; 55
     b30:	ed e7       	ldi	r30, 0x7D	; 125
     b32:	f0 e0       	ldi	r31, 0x00	; 0
     b34:	80 81       	ld	r24, Z
     b36:	81 60       	ori	r24, 0x01	; 1
     b38:	80 83       	st	Z, r24
     b3a:	08 c0       	rjmp	.+16     	; 0xb4c <TIMER_COUNTER1enable+0x186>
     b3c:	87 b7       	in	r24, 0x37	; 55
     b3e:	88 61       	ori	r24, 0x18	; 24
     b40:	87 bf       	out	0x37, r24	; 55
     b42:	ed e7       	ldi	r30, 0x7D	; 125
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	81 60       	ori	r24, 0x01	; 1
     b4a:	80 83       	st	Z, r24
     b4c:	8a ec       	ldi	r24, 0xCA	; 202
     b4e:	93 e0       	ldi	r25, 0x03	; 3
     b50:	11 96       	adiw	r26, 0x01	; 1
     b52:	9c 93       	st	X, r25
     b54:	8e 93       	st	-X, r24
     b56:	8f ed       	ldi	r24, 0xDF	; 223
     b58:	93 e0       	ldi	r25, 0x03	; 3
     b5a:	13 96       	adiw	r26, 0x03	; 3
     b5c:	9c 93       	st	X, r25
     b5e:	8e 93       	st	-X, r24
     b60:	12 97       	sbiw	r26, 0x02	; 2
     b62:	84 ef       	ldi	r24, 0xF4	; 244
     b64:	93 e0       	ldi	r25, 0x03	; 3
     b66:	15 96       	adiw	r26, 0x05	; 5
     b68:	9c 93       	st	X, r25
     b6a:	8e 93       	st	-X, r24
     b6c:	14 97       	sbiw	r26, 0x04	; 4
     b6e:	89 e0       	ldi	r24, 0x09	; 9
     b70:	94 e0       	ldi	r25, 0x04	; 4
     b72:	17 96       	adiw	r26, 0x07	; 7
     b74:	9c 93       	st	X, r25
     b76:	8e 93       	st	-X, r24
     b78:	16 97       	sbiw	r26, 0x06	; 6
     b7a:	8c e0       	ldi	r24, 0x0C	; 12
     b7c:	94 e0       	ldi	r25, 0x04	; 4
     b7e:	19 96       	adiw	r26, 0x09	; 9
     b80:	9c 93       	st	X, r25
     b82:	8e 93       	st	-X, r24
     b84:	18 97       	sbiw	r26, 0x08	; 8
     b86:	8f e0       	ldi	r24, 0x0F	; 15
     b88:	94 e0       	ldi	r25, 0x04	; 4
     b8a:	1b 96       	adiw	r26, 0x0b	; 11
     b8c:	9c 93       	st	X, r25
     b8e:	8e 93       	st	-X, r24
     b90:	1a 97       	sbiw	r26, 0x0a	; 10
     b92:	83 e8       	ldi	r24, 0x83	; 131
     b94:	93 e0       	ldi	r25, 0x03	; 3
     b96:	1d 96       	adiw	r26, 0x0d	; 13
     b98:	9c 93       	st	X, r25
     b9a:	8e 93       	st	-X, r24
     b9c:	1c 97       	sbiw	r26, 0x0c	; 12
     b9e:	84 e1       	ldi	r24, 0x14	; 20
     ba0:	94 e0       	ldi	r25, 0x04	; 4
     ba2:	1f 96       	adiw	r26, 0x0f	; 15
     ba4:	9c 93       	st	X, r25
     ba6:	8e 93       	st	-X, r24
     ba8:	1e 97       	sbiw	r26, 0x0e	; 14
     baa:	cd 01       	movw	r24, r26
     bac:	1f 91       	pop	r17
     bae:	0f 91       	pop	r16
     bb0:	08 95       	ret

00000bb2 <TIMER_COUNTER3enable>:
		CTC; Fast PWM, 8-bit; Fast PWM, 9-bit; Fast PWM, 10-bit; PWM, Phase and Frequency Correct; PWM, Phase and Frequency Correct;
		PWM, Phase Correct; PWM, Phase Correct; CTC; (Reserved); Fast PWM; Fast PWM.
		interrupt: off; overflow; output compare; both; default - non.
		for more information read datasheet.
	*/
	{
     bb2:	0f 93       	push	r16
     bb4:	1f 93       	push	r17
     bb6:	cf 93       	push	r28
     bb8:	df 93       	push	r29
     bba:	dc 01       	movw	r26, r24
		TIMER_COUNTER3 timer3;
		timer3_state=0;
     bbc:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <timer3_state>
		TIMER_COUNTER3A_CONTROL_REGISTER&=~((1<<WGM31) | (1<<WGM30));
     bc0:	cb e8       	ldi	r28, 0x8B	; 139
     bc2:	d0 e0       	ldi	r29, 0x00	; 0
     bc4:	88 81       	ld	r24, Y
     bc6:	8c 7f       	andi	r24, 0xFC	; 252
     bc8:	88 83       	st	Y, r24
		TIMER_COUNTER3B_CONTROL_REGISTER&=~((1<<WGM33) | (1<<WGM32));
     bca:	ca e8       	ldi	r28, 0x8A	; 138
     bcc:	d0 e0       	ldi	r29, 0x00	; 0
     bce:	88 81       	ld	r24, Y
     bd0:	87 7e       	andi	r24, 0xE7	; 231
     bd2:	88 83       	st	Y, r24
		switch(wavegenmode){
     bd4:	06 2f       	mov	r16, r22
     bd6:	10 e0       	ldi	r17, 0x00	; 0
     bd8:	f8 01       	movw	r30, r16
     bda:	31 97       	sbiw	r30, 0x01	; 1
     bdc:	ef 30       	cpi	r30, 0x0F	; 15
     bde:	f1 05       	cpc	r31, r1
     be0:	08 f0       	brcs	.+2      	; 0xbe4 <TIMER_COUNTER3enable+0x32>
     be2:	8a c0       	rjmp	.+276    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
     be4:	ef 58       	subi	r30, 0x8F	; 143
     be6:	ff 4f       	sbci	r31, 0xFF	; 255
     be8:	0c 94 40 19 	jmp	0x3280	; 0x3280 <__tablejump2__>
			case 0: // Normal
				break;
			case 1: // PWM, Phase Correct, 8-bit
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM30);
     bec:	eb e8       	ldi	r30, 0x8B	; 139
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	80 81       	ld	r24, Z
     bf2:	81 60       	ori	r24, 0x01	; 1
     bf4:	80 83       	st	Z, r24
				break;
     bf6:	80 c0       	rjmp	.+256    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 2:	// PWM, Phase Correct, 9-bit
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31);
     bf8:	eb e8       	ldi	r30, 0x8B	; 139
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	80 81       	ld	r24, Z
     bfe:	82 60       	ori	r24, 0x02	; 2
     c00:	80 83       	st	Z, r24
				break;
     c02:	7a c0       	rjmp	.+244    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 3:	// PWM, Phase Correct, 10-bit
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31) | (1<<WGM30);
     c04:	eb e8       	ldi	r30, 0x8B	; 139
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	80 81       	ld	r24, Z
     c0a:	83 60       	ori	r24, 0x03	; 3
     c0c:	80 83       	st	Z, r24
				break;
     c0e:	74 c0       	rjmp	.+232    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 4:	// CTC
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM32);
     c10:	ea e8       	ldi	r30, 0x8A	; 138
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	88 60       	ori	r24, 0x08	; 8
     c18:	80 83       	st	Z, r24
				break;
     c1a:	6e c0       	rjmp	.+220    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 5:	// Fast PWM, 8-bit
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM30);
     c1c:	eb e8       	ldi	r30, 0x8B	; 139
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	81 60       	ori	r24, 0x01	; 1
     c24:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM32);
     c26:	ea e8       	ldi	r30, 0x8A	; 138
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	80 81       	ld	r24, Z
     c2c:	88 60       	ori	r24, 0x08	; 8
     c2e:	80 83       	st	Z, r24
				break;
     c30:	63 c0       	rjmp	.+198    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 6:	// Fast PWM, 9-bit
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31);
     c32:	eb e8       	ldi	r30, 0x8B	; 139
     c34:	f0 e0       	ldi	r31, 0x00	; 0
     c36:	80 81       	ld	r24, Z
     c38:	82 60       	ori	r24, 0x02	; 2
     c3a:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM32);
     c3c:	ea e8       	ldi	r30, 0x8A	; 138
     c3e:	f0 e0       	ldi	r31, 0x00	; 0
     c40:	80 81       	ld	r24, Z
     c42:	88 60       	ori	r24, 0x08	; 8
     c44:	80 83       	st	Z, r24
				break;
     c46:	58 c0       	rjmp	.+176    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 7:	// Fast PWM, 10-bit
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31) | (1<<WGM30);
     c48:	eb e8       	ldi	r30, 0x8B	; 139
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	83 60       	ori	r24, 0x03	; 3
     c50:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM32);
     c52:	ea e8       	ldi	r30, 0x8A	; 138
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	88 60       	ori	r24, 0x08	; 8
     c5a:	80 83       	st	Z, r24
				break;
     c5c:	4d c0       	rjmp	.+154    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 8:	// PWM, Phase and Frequency Correct
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33);
     c5e:	ea e8       	ldi	r30, 0x8A	; 138
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	80 61       	ori	r24, 0x10	; 16
     c66:	80 83       	st	Z, r24
				break;
     c68:	47 c0       	rjmp	.+142    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 9:	// PWM, Phase and Frequency Correct
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM30);
     c6a:	eb e8       	ldi	r30, 0x8B	; 139
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	80 81       	ld	r24, Z
     c70:	81 60       	ori	r24, 0x01	; 1
     c72:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33);
     c74:	ea e8       	ldi	r30, 0x8A	; 138
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	80 81       	ld	r24, Z
     c7a:	80 61       	ori	r24, 0x10	; 16
     c7c:	80 83       	st	Z, r24
				break;
     c7e:	3c c0       	rjmp	.+120    	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 10: // PWM, Phase Correct
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31);
     c80:	eb e8       	ldi	r30, 0x8B	; 139
     c82:	f0 e0       	ldi	r31, 0x00	; 0
     c84:	80 81       	ld	r24, Z
     c86:	82 60       	ori	r24, 0x02	; 2
     c88:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33);
     c8a:	ea e8       	ldi	r30, 0x8A	; 138
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
     c90:	80 61       	ori	r24, 0x10	; 16
     c92:	80 83       	st	Z, r24
				break;
     c94:	31 c0       	rjmp	.+98     	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 11: // PWM, Phase Correct
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31) | (1<<WGM30);
     c96:	eb e8       	ldi	r30, 0x8B	; 139
     c98:	f0 e0       	ldi	r31, 0x00	; 0
     c9a:	80 81       	ld	r24, Z
     c9c:	83 60       	ori	r24, 0x03	; 3
     c9e:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33);
     ca0:	ea e8       	ldi	r30, 0x8A	; 138
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	80 61       	ori	r24, 0x10	; 16
     ca8:	80 83       	st	Z, r24
				break;
     caa:	26 c0       	rjmp	.+76     	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 12: // CTC
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33) | (1<<WGM32);
     cac:	ea e8       	ldi	r30, 0x8A	; 138
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	88 61       	ori	r24, 0x18	; 24
     cb4:	80 83       	st	Z, r24
				break;
     cb6:	20 c0       	rjmp	.+64     	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 13: // (Reserved)
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM30);
     cb8:	eb e8       	ldi	r30, 0x8B	; 139
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	81 60       	ori	r24, 0x01	; 1
     cc0:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33) | (1<<WGM32);
     cc2:	ea e8       	ldi	r30, 0x8A	; 138
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	80 81       	ld	r24, Z
     cc8:	88 61       	ori	r24, 0x18	; 24
     cca:	80 83       	st	Z, r24
				break;
     ccc:	15 c0       	rjmp	.+42     	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 14: // Fast PWM
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31);
     cce:	eb e8       	ldi	r30, 0x8B	; 139
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	80 81       	ld	r24, Z
     cd4:	82 60       	ori	r24, 0x02	; 2
     cd6:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33) | (1<<WGM32);
     cd8:	ea e8       	ldi	r30, 0x8A	; 138
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	88 61       	ori	r24, 0x18	; 24
     ce0:	80 83       	st	Z, r24
				break;
     ce2:	0a c0       	rjmp	.+20     	; 0xcf8 <TIMER_COUNTER3enable+0x146>
			case 15: // Fast PWM
				TIMER_COUNTER3A_CONTROL_REGISTER|=(1<<WGM31) | (1<<WGM30);
     ce4:	eb e8       	ldi	r30, 0x8B	; 139
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	83 60       	ori	r24, 0x03	; 3
     cec:	80 83       	st	Z, r24
				TIMER_COUNTER3B_CONTROL_REGISTER|=(1<<WGM33) | (1<<WGM32);
     cee:	ea e8       	ldi	r30, 0x8A	; 138
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	88 61       	ori	r24, 0x18	; 24
     cf6:	80 83       	st	Z, r24
				break;
			default:
				break;
		}
		TIMER_COUNTER3A_CONTROL_REGISTER&=~((3<<COM3A0) | (3<<COM3B0)| (3<<COM3C0));
     cf8:	eb e8       	ldi	r30, 0x8B	; 139
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	80 81       	ld	r24, Z
     cfe:	83 70       	andi	r24, 0x03	; 3
     d00:	80 83       	st	Z, r24
		EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER&=~((1<<TICIE3) | (1<<OCIE3A) | (1<<OCIE3B) | (1<<TOIE3) | (1<<OCIE3C));
     d02:	ed e7       	ldi	r30, 0x7D	; 125
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	81 7c       	andi	r24, 0xC1	; 193
     d0a:	80 83       	st	Z, r24
		switch(interrupt){
     d0c:	50 e0       	ldi	r21, 0x00	; 0
     d0e:	fa 01       	movw	r30, r20
     d10:	31 97       	sbiw	r30, 0x01	; 1
     d12:	ec 30       	cpi	r30, 0x0C	; 12
     d14:	f1 05       	cpc	r31, r1
     d16:	08 f0       	brcs	.+2      	; 0xd1a <TIMER_COUNTER3enable+0x168>
     d18:	49 c0       	rjmp	.+146    	; 0xdac <TIMER_COUNTER3enable+0x1fa>
     d1a:	e0 58       	subi	r30, 0x80	; 128
     d1c:	ff 4f       	sbci	r31, 0xFF	; 255
     d1e:	0c 94 40 19 	jmp	0x3280	; 0x3280 <__tablejump2__>
			case 0:
				break;
			case 1:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER=(1<<TOIE3);
     d22:	84 e0       	ldi	r24, 0x04	; 4
     d24:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <__TEXT_REGION_LENGTH__+0x7e007d>
				break;
     d28:	41 c0       	rjmp	.+130    	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 2:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3A);
     d2a:	ed e7       	ldi	r30, 0x7D	; 125
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	80 61       	ori	r24, 0x10	; 16
     d32:	80 83       	st	Z, r24
				break;
     d34:	3b c0       	rjmp	.+118    	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 3:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3B);
     d36:	ed e7       	ldi	r30, 0x7D	; 125
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	88 60       	ori	r24, 0x08	; 8
     d3e:	80 83       	st	Z, r24
				break;
     d40:	35 c0       	rjmp	.+106    	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 4:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3C);
     d42:	ed e7       	ldi	r30, 0x7D	; 125
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	82 60       	ori	r24, 0x02	; 2
     d4a:	80 83       	st	Z, r24
				break;
     d4c:	2f c0       	rjmp	.+94     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 5:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<TICIE3);
     d4e:	ed e7       	ldi	r30, 0x7D	; 125
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	80 62       	ori	r24, 0x20	; 32
     d56:	80 83       	st	Z, r24
				break;
     d58:	29 c0       	rjmp	.+82     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 6:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3A) | (1<<TOIE3);
     d5a:	ed e7       	ldi	r30, 0x7D	; 125
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	84 61       	ori	r24, 0x14	; 20
     d62:	80 83       	st	Z, r24
				break;
     d64:	23 c0       	rjmp	.+70     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 7:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3B) | (1<<TOIE3);
     d66:	ed e7       	ldi	r30, 0x7D	; 125
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	80 81       	ld	r24, Z
     d6c:	8c 60       	ori	r24, 0x0C	; 12
     d6e:	80 83       	st	Z, r24
				break;
     d70:	1d c0       	rjmp	.+58     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 8:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<TOIE3) | (1<<OCIE3C);
     d72:	ed e7       	ldi	r30, 0x7D	; 125
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	86 60       	ori	r24, 0x06	; 6
     d7a:	80 83       	st	Z, r24
				break;
     d7c:	17 c0       	rjmp	.+46     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 9:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<TICIE3) | (1<<TOIE3);
     d7e:	ed e7       	ldi	r30, 0x7D	; 125
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	84 62       	ori	r24, 0x24	; 36
     d86:	80 83       	st	Z, r24
				break;
     d88:	11 c0       	rjmp	.+34     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 10:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3A) | (1<<OCIE3B) | (1<<TOIE3);
     d8a:	ed e7       	ldi	r30, 0x7D	; 125
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	8c 61       	ori	r24, 0x1C	; 28
     d92:	80 83       	st	Z, r24
				break;
     d94:	0b c0       	rjmp	.+22     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 11:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3A) | (1<<OCIE3B) | (1<<TOIE3) | (1<<OCIE3C);
     d96:	ed e7       	ldi	r30, 0x7D	; 125
     d98:	f0 e0       	ldi	r31, 0x00	; 0
     d9a:	80 81       	ld	r24, Z
     d9c:	8e 61       	ori	r24, 0x1E	; 30
     d9e:	80 83       	st	Z, r24
				break;
     da0:	05 c0       	rjmp	.+10     	; 0xdac <TIMER_COUNTER3enable+0x1fa>
			case 12:
				EXTENDED_TIMER_COUNTER_INTERRUPT_MASK_REGISTER|=(1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
     da2:	ed e7       	ldi	r30, 0x7D	; 125
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	8a 61       	ori	r24, 0x1A	; 26
     daa:	80 83       	st	Z, r24
		timer3.compareB=TIMER_COUNTER3_compareB;
		timer3.compareC=TIMER_COUNTER3_compareC;
		timer3.start=TIMER_COUNTER3_start;
		timer3.stop=TIMER_COUNTER3_stop;
		//
		return timer3;
     dac:	87 e7       	ldi	r24, 0x77	; 119
     dae:	94 e0       	ldi	r25, 0x04	; 4
     db0:	11 96       	adiw	r26, 0x01	; 1
     db2:	9c 93       	st	X, r25
     db4:	8e 93       	st	-X, r24
     db6:	82 e9       	ldi	r24, 0x92	; 146
     db8:	94 e0       	ldi	r25, 0x04	; 4
     dba:	13 96       	adiw	r26, 0x03	; 3
     dbc:	9c 93       	st	X, r25
     dbe:	8e 93       	st	-X, r24
     dc0:	12 97       	sbiw	r26, 0x02	; 2
     dc2:	8d ea       	ldi	r24, 0xAD	; 173
     dc4:	94 e0       	ldi	r25, 0x04	; 4
     dc6:	15 96       	adiw	r26, 0x05	; 5
     dc8:	9c 93       	st	X, r25
     dca:	8e 93       	st	-X, r24
     dcc:	14 97       	sbiw	r26, 0x04	; 4
     dce:	88 ec       	ldi	r24, 0xC8	; 200
     dd0:	94 e0       	ldi	r25, 0x04	; 4
     dd2:	17 96       	adiw	r26, 0x07	; 7
     dd4:	9c 93       	st	X, r25
     dd6:	8e 93       	st	-X, r24
     dd8:	16 97       	sbiw	r26, 0x06	; 6
     dda:	8d ec       	ldi	r24, 0xCD	; 205
     ddc:	94 e0       	ldi	r25, 0x04	; 4
     dde:	19 96       	adiw	r26, 0x09	; 9
     de0:	9c 93       	st	X, r25
     de2:	8e 93       	st	-X, r24
     de4:	18 97       	sbiw	r26, 0x08	; 8
     de6:	82 ed       	ldi	r24, 0xD2	; 210
     de8:	94 e0       	ldi	r25, 0x04	; 4
     dea:	1b 96       	adiw	r26, 0x0b	; 11
     dec:	9c 93       	st	X, r25
     dee:	8e 93       	st	-X, r24
     df0:	1a 97       	sbiw	r26, 0x0a	; 10
     df2:	8c e1       	ldi	r24, 0x1C	; 28
     df4:	94 e0       	ldi	r25, 0x04	; 4
     df6:	1d 96       	adiw	r26, 0x0d	; 13
     df8:	9c 93       	st	X, r25
     dfa:	8e 93       	st	-X, r24
     dfc:	1c 97       	sbiw	r26, 0x0c	; 12
     dfe:	87 ed       	ldi	r24, 0xD7	; 215
     e00:	94 e0       	ldi	r25, 0x04	; 4
     e02:	1f 96       	adiw	r26, 0x0f	; 15
     e04:	9c 93       	st	X, r25
     e06:	8e 93       	st	-X, r24
     e08:	1e 97       	sbiw	r26, 0x0e	; 14
	}
     e0a:	cd 01       	movw	r24, r26
     e0c:	df 91       	pop	r29
     e0e:	cf 91       	pop	r28
     e10:	1f 91       	pop	r17
     e12:	0f 91       	pop	r16
     e14:	08 95       	ret

00000e16 <__vector_10>:

/*
** interrupt
*/
// So that main will not freeze when not defined, but rather exclude.
ISR(TIMER2_OVF_vect){ }
     e16:	1f 92       	push	r1
     e18:	0f 92       	push	r0
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	0f 92       	push	r0
     e1e:	11 24       	eor	r1, r1
     e20:	0f 90       	pop	r0
     e22:	0f be       	out	0x3f, r0	; 63
     e24:	0f 90       	pop	r0
     e26:	1f 90       	pop	r1
     e28:	18 95       	reti

00000e2a <__vector_11>:
ISR(TIMER1_CAPT_vect){ }
     e2a:	1f 92       	push	r1
     e2c:	0f 92       	push	r0
     e2e:	0f b6       	in	r0, 0x3f	; 63
     e30:	0f 92       	push	r0
     e32:	11 24       	eor	r1, r1
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <__vector_12>:
ISR(TIMER1_COMPA_vect){ }
     e3e:	1f 92       	push	r1
     e40:	0f 92       	push	r0
     e42:	0f b6       	in	r0, 0x3f	; 63
     e44:	0f 92       	push	r0
     e46:	11 24       	eor	r1, r1
     e48:	0f 90       	pop	r0
     e4a:	0f be       	out	0x3f, r0	; 63
     e4c:	0f 90       	pop	r0
     e4e:	1f 90       	pop	r1
     e50:	18 95       	reti

00000e52 <__vector_13>:
ISR(TIMER1_COMPB_vect){ }
     e52:	1f 92       	push	r1
     e54:	0f 92       	push	r0
     e56:	0f b6       	in	r0, 0x3f	; 63
     e58:	0f 92       	push	r0
     e5a:	11 24       	eor	r1, r1
     e5c:	0f 90       	pop	r0
     e5e:	0f be       	out	0x3f, r0	; 63
     e60:	0f 90       	pop	r0
     e62:	1f 90       	pop	r1
     e64:	18 95       	reti

00000e66 <__vector_14>:
ISR(TIMER1_OVF_vect){ }
     e66:	1f 92       	push	r1
     e68:	0f 92       	push	r0
     e6a:	0f b6       	in	r0, 0x3f	; 63
     e6c:	0f 92       	push	r0
     e6e:	11 24       	eor	r1, r1
     e70:	0f 90       	pop	r0
     e72:	0f be       	out	0x3f, r0	; 63
     e74:	0f 90       	pop	r0
     e76:	1f 90       	pop	r1
     e78:	18 95       	reti

00000e7a <__vector_15>:
ISR(TIMER0_COMP_vect){ }
     e7a:	1f 92       	push	r1
     e7c:	0f 92       	push	r0
     e7e:	0f b6       	in	r0, 0x3f	; 63
     e80:	0f 92       	push	r0
     e82:	11 24       	eor	r1, r1
     e84:	0f 90       	pop	r0
     e86:	0f be       	out	0x3f, r0	; 63
     e88:	0f 90       	pop	r0
     e8a:	1f 90       	pop	r1
     e8c:	18 95       	reti

00000e8e <__vector_16>:
ISR(TIMER0_OVF_vect){ }
     e8e:	1f 92       	push	r1
     e90:	0f 92       	push	r0
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	0f 92       	push	r0
     e96:	11 24       	eor	r1, r1
     e98:	0f 90       	pop	r0
     e9a:	0f be       	out	0x3f, r0	; 63
     e9c:	0f 90       	pop	r0
     e9e:	1f 90       	pop	r1
     ea0:	18 95       	reti

00000ea2 <__vector_24>:
ISR(TIMER1_COMPC_vect){ }
     ea2:	1f 92       	push	r1
     ea4:	0f 92       	push	r0
     ea6:	0f b6       	in	r0, 0x3f	; 63
     ea8:	0f 92       	push	r0
     eaa:	11 24       	eor	r1, r1
     eac:	0f 90       	pop	r0
     eae:	0f be       	out	0x3f, r0	; 63
     eb0:	0f 90       	pop	r0
     eb2:	1f 90       	pop	r1
     eb4:	18 95       	reti

00000eb6 <__vector_25>:
ISR(TIMER3_CAPT_vect){ }
     eb6:	1f 92       	push	r1
     eb8:	0f 92       	push	r0
     eba:	0f b6       	in	r0, 0x3f	; 63
     ebc:	0f 92       	push	r0
     ebe:	11 24       	eor	r1, r1
     ec0:	0f 90       	pop	r0
     ec2:	0f be       	out	0x3f, r0	; 63
     ec4:	0f 90       	pop	r0
     ec6:	1f 90       	pop	r1
     ec8:	18 95       	reti

00000eca <__vector_26>:
ISR(TIMER3_COMPA_vect){ }
     eca:	1f 92       	push	r1
     ecc:	0f 92       	push	r0
     ece:	0f b6       	in	r0, 0x3f	; 63
     ed0:	0f 92       	push	r0
     ed2:	11 24       	eor	r1, r1
     ed4:	0f 90       	pop	r0
     ed6:	0f be       	out	0x3f, r0	; 63
     ed8:	0f 90       	pop	r0
     eda:	1f 90       	pop	r1
     edc:	18 95       	reti

00000ede <__vector_27>:
ISR(TIMER3_COMPB_vect){ }
     ede:	1f 92       	push	r1
     ee0:	0f 92       	push	r0
     ee2:	0f b6       	in	r0, 0x3f	; 63
     ee4:	0f 92       	push	r0
     ee6:	11 24       	eor	r1, r1
     ee8:	0f 90       	pop	r0
     eea:	0f be       	out	0x3f, r0	; 63
     eec:	0f 90       	pop	r0
     eee:	1f 90       	pop	r1
     ef0:	18 95       	reti

00000ef2 <__vector_28>:
ISR(TIMER3_COMPC_vect){ }
     ef2:	1f 92       	push	r1
     ef4:	0f 92       	push	r0
     ef6:	0f b6       	in	r0, 0x3f	; 63
     ef8:	0f 92       	push	r0
     efa:	11 24       	eor	r1, r1
     efc:	0f 90       	pop	r0
     efe:	0f be       	out	0x3f, r0	; 63
     f00:	0f 90       	pop	r0
     f02:	1f 90       	pop	r1
     f04:	18 95       	reti

00000f06 <I2Cenable>:
}
unsigned char twi_status(void){
	unsigned char status;
	status = TWI_STATUS_REGISTER & TWI_STATUS_MASK;
	return status;
}
     f06:	1f 93       	push	r17
     f08:	cf 93       	push	r28
     f0a:	df 93       	push	r29
     f0c:	ec 01       	movw	r28, r24
     f0e:	1f b7       	in	r17, 0x3f	; 63
     f10:	8f b7       	in	r24, 0x3f	; 63
     f12:	8f 77       	andi	r24, 0x7F	; 127
     f14:	8f bf       	out	0x3f, r24	; 63
     f16:	16 16       	cp	r1, r22
     f18:	3c f4       	brge	.+14     	; 0xf28 <I2Cenable+0x22>
     f1a:	60 93 67 01 	sts	0x0167, r22	; 0x800167 <twi_chip_id>
     f1e:	66 0f       	add	r22, r22
     f20:	61 60       	ori	r22, 0x01	; 1
     f22:	60 93 72 00 	sts	0x0072, r22	; 0x800072 <__TEXT_REGION_LENGTH__+0x7e0072>
     f26:	03 c0       	rjmp	.+6      	; 0xf2e <I2Cenable+0x28>
     f28:	82 e0       	ldi	r24, 0x02	; 2
     f2a:	80 93 67 01 	sts	0x0167, r24	; 0x800167 <twi_chip_id>
     f2e:	81 b3       	in	r24, 0x11	; 17
     f30:	83 60       	ori	r24, 0x03	; 3
     f32:	81 bb       	out	0x11, r24	; 17
     f34:	82 b3       	in	r24, 0x12	; 18
     f36:	83 60       	ori	r24, 0x03	; 3
     f38:	82 bb       	out	0x12, r24	; 18
     f3a:	44 30       	cpi	r20, 0x04	; 4
     f3c:	79 f0       	breq	.+30     	; 0xf5c <I2Cenable+0x56>
     f3e:	18 f4       	brcc	.+6      	; 0xf46 <I2Cenable+0x40>
     f40:	41 30       	cpi	r20, 0x01	; 1
     f42:	31 f0       	breq	.+12     	; 0xf50 <I2Cenable+0x4a>
     f44:	1d c0       	rjmp	.+58     	; 0xf80 <I2Cenable+0x7a>
     f46:	40 31       	cpi	r20, 0x10	; 16
     f48:	79 f0       	breq	.+30     	; 0xf68 <I2Cenable+0x62>
     f4a:	40 34       	cpi	r20, 0x40	; 64
     f4c:	99 f0       	breq	.+38     	; 0xf74 <I2Cenable+0x6e>
     f4e:	18 c0       	rjmp	.+48     	; 0xf80 <I2Cenable+0x7a>
     f50:	e1 e7       	ldi	r30, 0x71	; 113
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	8c 7f       	andi	r24, 0xFC	; 252
     f58:	80 83       	st	Z, r24
     f5a:	18 c0       	rjmp	.+48     	; 0xf8c <I2Cenable+0x86>
     f5c:	e1 e7       	ldi	r30, 0x71	; 113
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	80 81       	ld	r24, Z
     f62:	81 60       	ori	r24, 0x01	; 1
     f64:	80 83       	st	Z, r24
     f66:	12 c0       	rjmp	.+36     	; 0xf8c <I2Cenable+0x86>
     f68:	e1 e7       	ldi	r30, 0x71	; 113
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	80 81       	ld	r24, Z
     f6e:	82 60       	ori	r24, 0x02	; 2
     f70:	80 83       	st	Z, r24
     f72:	0c c0       	rjmp	.+24     	; 0xf8c <I2Cenable+0x86>
     f74:	e1 e7       	ldi	r30, 0x71	; 113
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	83 60       	ori	r24, 0x03	; 3
     f7c:	80 83       	st	Z, r24
     f7e:	06 c0       	rjmp	.+12     	; 0xf8c <I2Cenable+0x86>
     f80:	e1 e7       	ldi	r30, 0x71	; 113
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	8c 7f       	andi	r24, 0xFC	; 252
     f88:	80 83       	st	Z, r24
     f8a:	41 e0       	ldi	r20, 0x01	; 1
     f8c:	24 2f       	mov	r18, r20
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	22 0f       	add	r18, r18
     f92:	33 1f       	adc	r19, r19
     f94:	03 2e       	mov	r0, r19
     f96:	00 0c       	add	r0, r0
     f98:	44 0b       	sbc	r20, r20
     f9a:	55 0b       	sbc	r21, r21
     f9c:	60 e9       	ldi	r22, 0x90	; 144
     f9e:	70 e0       	ldi	r23, 0x00	; 0
     fa0:	80 e0       	ldi	r24, 0x00	; 0
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	0e 94 02 19 	call	0x3204	; 0x3204 <__udivmodsi4>
     fa8:	20 93 70 00 	sts	0x0070, r18	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
     fac:	1f bf       	out	0x3f, r17	; 63
     fae:	8f b7       	in	r24, 0x3f	; 63
     fb0:	80 68       	ori	r24, 0x80	; 128
     fb2:	8f bf       	out	0x3f, r24	; 63
     fb4:	88 e4       	ldi	r24, 0x48	; 72
     fb6:	98 e0       	ldi	r25, 0x08	; 8
     fb8:	99 83       	std	Y+1, r25	; 0x01
     fba:	88 83       	st	Y, r24
     fbc:	88 e5       	ldi	r24, 0x58	; 88
     fbe:	98 e0       	ldi	r25, 0x08	; 8
     fc0:	9b 83       	std	Y+3, r25	; 0x03
     fc2:	8a 83       	std	Y+2, r24	; 0x02
     fc4:	81 e7       	ldi	r24, 0x71	; 113
     fc6:	98 e0       	ldi	r25, 0x08	; 8
     fc8:	9d 83       	std	Y+5, r25	; 0x05
     fca:	8c 83       	std	Y+4, r24	; 0x04
     fcc:	89 e8       	ldi	r24, 0x89	; 137
     fce:	98 e0       	ldi	r25, 0x08	; 8
     fd0:	9f 83       	std	Y+7, r25	; 0x07
     fd2:	8e 83       	std	Y+6, r24	; 0x06
     fd4:	8a e1       	ldi	r24, 0x1A	; 26
     fd6:	98 e0       	ldi	r25, 0x08	; 8
     fd8:	99 87       	std	Y+9, r25	; 0x09
     fda:	88 87       	std	Y+8, r24	; 0x08
     fdc:	ce 01       	movw	r24, r28
     fde:	df 91       	pop	r29
     fe0:	cf 91       	pop	r28
     fe2:	1f 91       	pop	r17
     fe4:	08 95       	ret

00000fe6 <twi_transmit>:
     fe6:	81 30       	cpi	r24, 0x01	; 1
     fe8:	79 f0       	breq	.+30     	; 0x1008 <twi_transmit+0x22>
     fea:	28 f0       	brcs	.+10     	; 0xff6 <twi_transmit+0x10>
     fec:	82 30       	cpi	r24, 0x02	; 2
     fee:	81 f0       	breq	.+32     	; 0x1010 <twi_transmit+0x2a>
     ff0:	83 30       	cpi	r24, 0x03	; 3
     ff2:	91 f0       	breq	.+36     	; 0x1018 <twi_transmit+0x32>
     ff4:	1b c0       	rjmp	.+54     	; 0x102c <twi_transmit+0x46>
     ff6:	84 ea       	ldi	r24, 0xA4	; 164
     ff8:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     ffc:	e4 e7       	ldi	r30, 0x74	; 116
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	80 81       	ld	r24, Z
    1002:	88 23       	and	r24, r24
    1004:	ec f7       	brge	.-6      	; 0x1000 <twi_transmit+0x1a>
    1006:	08 95       	ret
    1008:	84 e8       	ldi	r24, 0x84	; 132
    100a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    100e:	08 95       	ret
    1010:	84 ec       	ldi	r24, 0xC4	; 196
    1012:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    1016:	08 95       	ret
    1018:	84 e9       	ldi	r24, 0x94	; 148
    101a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    101e:	8f e8       	ldi	r24, 0x8F	; 143
    1020:	91 e0       	ldi	r25, 0x01	; 1
    1022:	01 97       	sbiw	r24, 0x01	; 1
    1024:	f1 f7       	brne	.-4      	; 0x1022 <twi_transmit+0x3c>
    1026:	00 c0       	rjmp	.+0      	; 0x1028 <twi_transmit+0x42>
    1028:	00 00       	nop
    102a:	08 95       	ret
    102c:	84 e9       	ldi	r24, 0x94	; 148
    102e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    1032:	08 95       	ret

00001034 <twi_stop>:
    1034:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    1038:	88 7f       	andi	r24, 0xF8	; 248
    103a:	88 33       	cpi	r24, 0x38	; 56
    103c:	51 f0       	breq	.+20     	; 0x1052 <twi_stop+0x1e>
    103e:	28 f4       	brcc	.+10     	; 0x104a <twi_stop+0x16>
    1040:	80 32       	cpi	r24, 0x20	; 32
    1042:	39 f0       	breq	.+14     	; 0x1052 <twi_stop+0x1e>
    1044:	80 33       	cpi	r24, 0x30	; 48
    1046:	39 f4       	brne	.+14     	; 0x1056 <twi_stop+0x22>
    1048:	04 c0       	rjmp	.+8      	; 0x1052 <twi_stop+0x1e>
    104a:	88 34       	cpi	r24, 0x48	; 72
    104c:	11 f0       	breq	.+4      	; 0x1052 <twi_stop+0x1e>
    104e:	88 35       	cpi	r24, 0x58	; 88
    1050:	11 f4       	brne	.+4      	; 0x1056 <twi_stop+0x22>
    1052:	83 e0       	ldi	r24, 0x03	; 3
    1054:	c8 df       	rcall	.-112    	; 0xfe6 <twi_transmit>
    1056:	83 e0       	ldi	r24, 0x03	; 3
    1058:	c6 df       	rcall	.-116    	; 0xfe6 <twi_transmit>
    105a:	8f e8       	ldi	r24, 0x8F	; 143
    105c:	91 e0       	ldi	r25, 0x01	; 1
    105e:	01 97       	sbiw	r24, 0x01	; 1
    1060:	f1 f7       	brne	.-4      	; 0x105e <twi_stop+0x2a>
    1062:	00 c0       	rjmp	.+0      	; 0x1064 <twi_stop+0x30>
    1064:	00 00       	nop
    1066:	08 95       	ret

00001068 <twi_poll>:
void twi_poll(unsigned int ticks)
{
    1068:	ac 01       	movw	r20, r24
	unsigned int i;
	for(i=0;!(TWI_CONTROL_REGISTER & (1<<TWINT));i++) // polling.
    106a:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    106e:	88 23       	and	r24, r24
    1070:	2c f4       	brge	.+10     	; 0x107c <twi_poll+0x14>
    1072:	08 95       	ret
		if(i > ticks)
    1074:	42 17       	cp	r20, r18
    1076:	53 07       	cpc	r21, r19
    1078:	28 f4       	brcc	.+10     	; 0x1084 <twi_poll+0x1c>
    107a:	08 95       	ret
	return status;
}
void twi_poll(unsigned int ticks)
{
	unsigned int i;
	for(i=0;!(TWI_CONTROL_REGISTER & (1<<TWINT));i++) // polling.
    107c:	20 e0       	ldi	r18, 0x00	; 0
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	e4 e7       	ldi	r30, 0x74	; 116
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	2f 5f       	subi	r18, 0xFF	; 255
    1086:	3f 4f       	sbci	r19, 0xFF	; 255
    1088:	90 81       	ld	r25, Z
    108a:	99 23       	and	r25, r25
    108c:	9c f7       	brge	.-26     	; 0x1074 <twi_poll+0xc>
    108e:	08 95       	ret

00001090 <twi_start>:
		if(i > ticks)
			break;
}
void twi_start(unsigned char mode)
{
	if(mode){
    1090:	88 23       	and	r24, r24
    1092:	41 f0       	breq	.+16     	; 0x10a4 <twi_start+0x14>
		TWI_CONTROL_REGISTER = (1<<TWEA) | (1<<TWEN) | (1<<TWIE);
    1094:	e4 e7       	ldi	r30, 0x74	; 116
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	85 e4       	ldi	r24, 0x45	; 69
    109a:	80 83       	st	Z, r24
		TWI_CONTROL_REGISTER &= ~((1<<TWSTA) | (1<<TWSTO));
    109c:	80 81       	ld	r24, Z
    109e:	8f 7c       	andi	r24, 0xCF	; 207
    10a0:	80 83       	st	Z, r24
    10a2:	08 95       	ret
	}else{
		twi_transmit(TWI_START_CONDITION);
    10a4:	80 e0       	ldi	r24, 0x00	; 0
    10a6:	9f df       	rcall	.-194    	; 0xfe6 <twi_transmit>
		twi_poll(680);
    10a8:	88 ea       	ldi	r24, 0xA8	; 168
    10aa:	92 e0       	ldi	r25, 0x02	; 2
    10ac:	dd cf       	rjmp	.-70     	; 0x1068 <twi_poll>
    10ae:	08 95       	ret

000010b0 <twi_master_connect>:
			break;
	}
}
unsigned char twi_status(void){
	unsigned char status;
	status = TWI_STATUS_REGISTER & TWI_STATUS_MASK;
    10b0:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
		twi_poll(680);
	}	
}
void twi_master_connect(unsigned char addr, unsigned char rw)
{
	switch(twi_status()){
    10b4:	98 7f       	andi	r25, 0xF8	; 248
    10b6:	98 30       	cpi	r25, 0x08	; 8
    10b8:	99 f4       	brne	.+38     	; 0x10e0 <twi_master_connect+0x30>
		case TWI_SENT_START:
			TWI_CONTROL_REGISTER &= ~(1<<TWSTA);
    10ba:	e4 e7       	ldi	r30, 0x74	; 116
    10bc:	f0 e0       	ldi	r31, 0x00	; 0
    10be:	90 81       	ld	r25, Z
    10c0:	9f 7d       	andi	r25, 0xDF	; 223
    10c2:	90 83       	st	Z, r25
			if(addr>0 && addr<128){
    10c4:	18 16       	cp	r1, r24
    10c6:	2c f4       	brge	.+10     	; 0x10d2 <twi_master_connect+0x22>
				TWI_DATA_REGISTER=(addr<<TWA0) | rw;
    10c8:	88 0f       	add	r24, r24
    10ca:	86 2b       	or	r24, r22
    10cc:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <twi_master_connect+0x26>
			}else{
				TWI_DATA_REGISTER=0;
    10d2:	10 92 73 00 	sts	0x0073, r1	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
			}
			twi_transmit(TWI_DATA_NO_ACK);
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	86 df       	rcall	.-244    	; 0xfe6 <twi_transmit>
			twi_poll(680);
    10da:	88 ea       	ldi	r24, 0xA8	; 168
    10dc:	92 e0       	ldi	r25, 0x02	; 2
    10de:	c4 cf       	rjmp	.-120    	; 0x1068 <twi_poll>
    10e0:	08 95       	ret

000010e2 <twi_master_write>:
			break;
	}
}
unsigned char twi_status(void){
	unsigned char status;
	status = TWI_STATUS_REGISTER & TWI_STATUS_MASK;
    10e2:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
			break;
	}
}
void twi_master_write(unsigned char data)
{
	switch(twi_status()){
    10e6:	98 7f       	andi	r25, 0xF8	; 248
    10e8:	98 31       	cpi	r25, 0x18	; 24
    10ea:	19 f0       	breq	.+6      	; 0x10f2 <twi_master_write+0x10>
    10ec:	98 32       	cpi	r25, 0x28	; 40
    10ee:	49 f0       	breq	.+18     	; 0x1102 <__stack+0x3>
    10f0:	08 95       	ret
		case TWI_MASTER_SENT_SLA_W_RECEIVED_ACK:
			TWI_DATA_REGISTER=data; // 8 bit data + ack = 9bit
    10f2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
			twi_transmit(TWI_DATA_NO_ACK);
    10f6:	81 e0       	ldi	r24, 0x01	; 1
    10f8:	76 df       	rcall	.-276    	; 0xfe6 <twi_transmit>
			twi_poll(680);
    10fa:	88 ea       	ldi	r24, 0xA8	; 168
    10fc:	92 e0       	ldi	r25, 0x02	; 2
    10fe:	b4 cf       	rjmp	.-152    	; 0x1068 <twi_poll>
			break;
    1100:	08 95       	ret
		case TWI_MASTER_SENT_DATABYTE_RECEIVED_ACK:
			TWI_DATA_REGISTER=data; // 8 bit data + ack = 9bit
    1102:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
			twi_transmit(TWI_DATA_NO_ACK);
    1106:	81 e0       	ldi	r24, 0x01	; 1
			twi_poll(680);
    1108:	6e df       	rcall	.-292    	; 0xfe6 <twi_transmit>
    110a:	88 ea       	ldi	r24, 0xA8	; 168
    110c:	92 e0       	ldi	r25, 0x02	; 2
    110e:	ac cf       	rjmp	.-168    	; 0x1068 <twi_poll>
    1110:	08 95       	ret

00001112 <twi_master_read>:
		default:
			break;
	}					
}
unsigned char twi_master_read(unsigned char request)
{
    1112:	cf 93       	push	r28
    1114:	c8 2f       	mov	r28, r24
			break;
	}
}
unsigned char twi_status(void){
	unsigned char status;
	status = TWI_STATUS_REGISTER & TWI_STATUS_MASK;
    1116:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
	}					
}
unsigned char twi_master_read(unsigned char request)
{
	unsigned char data='X';
	switch(twi_status()){
    111a:	88 7f       	andi	r24, 0xF8	; 248
    111c:	80 34       	cpi	r24, 0x40	; 64
    111e:	19 f0       	breq	.+6      	; 0x1126 <twi_master_read+0x14>
    1120:	80 35       	cpi	r24, 0x50	; 80
    1122:	e1 f0       	breq	.+56     	; 0x115c <twi_master_read+0x4a>
    1124:	37 c0       	rjmp	.+110    	; 0x1194 <twi_master_read+0x82>
		case TWI_MASTER_SENT_SLA_R_RECEIVED_ACK:
			switch(request){
    1126:	c1 30       	cpi	r28, 0x01	; 1
    1128:	51 f0       	breq	.+20     	; 0x113e <twi_master_read+0x2c>
    112a:	c2 30       	cpi	r28, 0x02	; 2
    112c:	81 f4       	brne	.+32     	; 0x114e <twi_master_read+0x3c>
				case TWI_DATA_ACK:
					twi_transmit(TWI_DATA_ACK);
    112e:	82 e0       	ldi	r24, 0x02	; 2
    1130:	5a df       	rcall	.-332    	; 0xfe6 <twi_transmit>
					twi_poll(680);
    1132:	88 ea       	ldi	r24, 0xA8	; 168
    1134:	92 e0       	ldi	r25, 0x02	; 2
    1136:	98 df       	rcall	.-208    	; 0x1068 <twi_poll>
					data=TWI_DATA_REGISTER; // 8 bit data + ack = 9bit
    1138:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
					break;
				case TWI_DATA_NO_ACK:
					twi_transmit(TWI_DATA_NO_ACK); // last byte to read
    113c:	13 c0       	rjmp	.+38     	; 0x1164 <twi_master_read+0x52>
    113e:	81 e0       	ldi	r24, 0x01	; 1
					twi_poll(680);
    1140:	52 df       	rcall	.-348    	; 0xfe6 <twi_transmit>
    1142:	88 ea       	ldi	r24, 0xA8	; 168
    1144:	92 e0       	ldi	r25, 0x02	; 2
    1146:	90 df       	rcall	.-224    	; 0x1068 <twi_poll>
					data=TWI_DATA_REGISTER; // 8 bit data + ack = 9bit
    1148:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
					break;
				default:
					twi_transmit(TWI_DATA_NO_ACK); // last byte to read
    114c:	13 c0       	rjmp	.+38     	; 0x1174 <twi_master_read+0x62>
    114e:	81 e0       	ldi	r24, 0x01	; 1
					twi_poll(680);
    1150:	4a df       	rcall	.-364    	; 0xfe6 <twi_transmit>
    1152:	88 ea       	ldi	r24, 0xA8	; 168
    1154:	92 e0       	ldi	r25, 0x02	; 2
    1156:	88 df       	rcall	.-240    	; 0x1068 <twi_poll>
					data=TWI_DATA_REGISTER; // 8 bit data + ack = 9bit
    1158:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
					break;
			}
		case TWI_MASTER_RECEIVED_DATABYTE_SENT_ACK:
			switch(request){
    115c:	c1 30       	cpi	r28, 0x01	; 1
    115e:	51 f0       	breq	.+20     	; 0x1174 <twi_master_read+0x62>
				case TWI_DATA_ACK: // 2
					twi_transmit(TWI_DATA_ACK);
    1160:	c2 30       	cpi	r28, 0x02	; 2
    1162:	81 f4       	brne	.+32     	; 0x1184 <twi_master_read+0x72>
    1164:	82 e0       	ldi	r24, 0x02	; 2
					twi_poll(680);
    1166:	3f df       	rcall	.-386    	; 0xfe6 <twi_transmit>
    1168:	88 ea       	ldi	r24, 0xA8	; 168
    116a:	92 e0       	ldi	r25, 0x02	; 2
					data=TWI_DATA_REGISTER; // 8 bit data + ack = 9bit
    116c:	7d df       	rcall	.-262    	; 0x1068 <twi_poll>
    116e:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
					break;
				case TWI_DATA_NO_ACK: // 1
					twi_transmit(TWI_DATA_NO_ACK); // last byte to read
    1172:	11 c0       	rjmp	.+34     	; 0x1196 <twi_master_read+0x84>
    1174:	81 e0       	ldi	r24, 0x01	; 1
					twi_poll(680);
    1176:	37 df       	rcall	.-402    	; 0xfe6 <twi_transmit>
    1178:	88 ea       	ldi	r24, 0xA8	; 168
    117a:	92 e0       	ldi	r25, 0x02	; 2
					data=TWI_DATA_REGISTER; // 8 bit data + ack = 9bit
    117c:	75 df       	rcall	.-278    	; 0x1068 <twi_poll>
    117e:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
					break;
				default: // 1
					twi_transmit(TWI_DATA_NO_ACK); // last byte to read
    1182:	09 c0       	rjmp	.+18     	; 0x1196 <twi_master_read+0x84>
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	2f df       	rcall	.-418    	; 0xfe6 <twi_transmit>
					twi_poll(680);
    1188:	88 ea       	ldi	r24, 0xA8	; 168
    118a:	92 e0       	ldi	r25, 0x02	; 2
    118c:	6d df       	rcall	.-294    	; 0x1068 <twi_poll>
    118e:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
					data=TWI_DATA_REGISTER; // 8 bit data + ack = 9bit
    1192:	01 c0       	rjmp	.+2      	; 0x1196 <twi_master_read+0x84>
					break;
    1194:	88 e5       	ldi	r24, 0x58	; 88
			break;
	}					
}
unsigned char twi_master_read(unsigned char request)
{
	unsigned char data='X';
    1196:	cf 91       	pop	r28
			}
		default:
			break;
	}
	return data;
}
    1198:	08 95       	ret

0000119a <uart1_getc>:
    119a:	e0 91 b5 02 	lds	r30, 0x02B5	; 0x8002b5 <UART1_RxTail>
{
    UART_TxHead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    while ( UART_TxHead == UART_TxTail ){
		; /* wait for free space in buffer, Tx interrupt will send to free space [Poll] */
	}	
    UART_TxBuf[UART_TxHead] = data;
    119e:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <UART1_RxHead>
    11a2:	8e 17       	cp	r24, r30
    11a4:	49 f0       	breq	.+18     	; 0x11b8 <uart1_getc+0x1e>
    11a6:	ef 5f       	subi	r30, 0xFF	; 255
    11a8:	ef 73       	andi	r30, 0x3F	; 63
    11aa:	e0 93 b5 02 	sts	0x02B5, r30	; 0x8002b5 <UART1_RxTail>
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	e4 55       	subi	r30, 0x54	; 84
    11b2:	fe 4f       	sbci	r31, 0xFE	; 254
    11b4:	80 81       	ld	r24, Z
    11b6:	08 95       	ret
    11b8:	80 e0       	ldi	r24, 0x00	; 0
    11ba:	08 95       	ret

000011bc <uart1_Rxavailable>:
    11bc:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <UART1_RxHead>
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	cf 96       	adiw	r24, 0x3f	; 63
    11c4:	20 91 b5 02 	lds	r18, 0x02B5	; 0x8002b5 <UART1_RxTail>
    11c8:	82 1b       	sub	r24, r18
    11ca:	91 09       	sbc	r25, r1
    11cc:	6f e3       	ldi	r22, 0x3F	; 63
    11ce:	70 e0       	ldi	r23, 0x00	; 0
    11d0:	0c 94 ef 18 	jmp	0x31de	; 0x31de <__divmodhi4>
    11d4:	08 95       	ret

000011d6 <uart1_Rxflush>:
    11d6:	e2 ef       	ldi	r30, 0xF2	; 242
    11d8:	f1 e0       	ldi	r31, 0x01	; 1
    11da:	10 82       	st	Z, r1
    11dc:	11 82       	std	Z+1, r1	; 0x01
    11de:	12 82       	std	Z+2, r1	; 0x02
    11e0:	80 91 b5 02 	lds	r24, 0x02B5	; 0x8002b5 <UART1_RxTail>
    11e4:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <UART1_RxHead>
    11e8:	08 95       	ret

000011ea <uart1_Txflush>:
    11ea:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <UART1_TxTail>
    11ee:	80 93 f1 01 	sts	0x01F1, r24	; 0x8001f1 <UART1_TxHead>
    11f2:	08 95       	ret

000011f4 <uart1_putc>:
    11f4:	e0 91 f1 01 	lds	r30, 0x01F1	; 0x8001f1 <UART1_TxHead>
    11f8:	ae 2f       	mov	r26, r30
    11fa:	b0 e0       	ldi	r27, 0x00	; 0
    11fc:	ad 5c       	subi	r26, 0xCD	; 205
    11fe:	bd 4f       	sbci	r27, 0xFD	; 253
    1200:	8c 93       	st	X, r24
    1202:	ef 5f       	subi	r30, 0xFF	; 255
    1204:	ef 73       	andi	r30, 0x3F	; 63
    1206:	e0 93 f1 01 	sts	0x01F1, r30	; 0x8001f1 <UART1_TxHead>
    120a:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <UART1_TxTail>
    120e:	e8 17       	cp	r30, r24
    1210:	29 f0       	breq	.+10     	; 0x121c <uart1_putc+0x28>
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	ed 5c       	subi	r30, 0xCD	; 205
    1216:	fd 4f       	sbci	r31, 0xFD	; 253
    1218:	10 82       	st	Z, r1
    121a:	09 c0       	rjmp	.+18     	; 0x122e <uart1_putc+0x3a>
    121c:	2f ef       	ldi	r18, 0xFF	; 255
    121e:	86 e7       	ldi	r24, 0x76	; 118
    1220:	91 e0       	ldi	r25, 0x01	; 1
    1222:	21 50       	subi	r18, 0x01	; 1
    1224:	80 40       	sbci	r24, 0x00	; 0
    1226:	90 40       	sbci	r25, 0x00	; 0
    1228:	e1 f7       	brne	.-8      	; 0x1222 <uart1_putc+0x2e>
    122a:	00 c0       	rjmp	.+0      	; 0x122c <uart1_putc+0x38>
    122c:	00 00       	nop
    122e:	ea e9       	ldi	r30, 0x9A	; 154
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	80 81       	ld	r24, Z
    1234:	80 62       	ori	r24, 0x20	; 32
    1236:	80 83       	st	Z, r24
    1238:	08 95       	ret

0000123a <uart1_puts>:
    123a:	cf 93       	push	r28
    123c:	df 93       	push	r29
    123e:	ec 01       	movw	r28, r24
    1240:	88 81       	ld	r24, Y
    1242:	88 23       	and	r24, r24
    1244:	29 f0       	breq	.+10     	; 0x1250 <uart1_puts+0x16>
    1246:	21 96       	adiw	r28, 0x01	; 1
    1248:	d5 df       	rcall	.-86     	; 0x11f4 <uart1_putc>
    124a:	89 91       	ld	r24, Y+
    124c:	81 11       	cpse	r24, r1
    124e:	fc cf       	rjmp	.-8      	; 0x1248 <uart1_puts+0xe>
    1250:	df 91       	pop	r29
    1252:	cf 91       	pop	r28
    1254:	08 95       	ret

00001256 <__vector_18>:
/*
** interrupt
*/
/***ISR(UART0_RECEIVE_INTERRUPT)***/
ISR(UART0_RECEIVE_INTERRUPT)
{
    1256:	1f 92       	push	r1
    1258:	0f 92       	push	r0
    125a:	0f b6       	in	r0, 0x3f	; 63
    125c:	0f 92       	push	r0
    125e:	11 24       	eor	r1, r1
    1260:	0b b6       	in	r0, 0x3b	; 59
    1262:	0f 92       	push	r0
    1264:	8f 93       	push	r24
    1266:	9f 93       	push	r25
    1268:	ef 93       	push	r30
    126a:	ff 93       	push	r31
    unsigned char tmphead;
	unsigned char data;
	unsigned char bit9;
    unsigned char usr;
    /* read UART status register and UART data register */
	usr  = UART0_STATUS;
    126c:	8b b1       	in	r24, 0x0b	; 11
    bit9 = UART0_CONTROL;
    126e:	9a b1       	in	r25, 0x0a	; 10
    bit9 = 0x01 & (bit9>>1);
    /* */
    UART_LastRxError = (usr & (_BV(FE0)|_BV(DOR0)) );
    1270:	88 71       	andi	r24, 0x18	; 24
    1272:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <UART_LastRxError>
	/* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    1276:	e0 91 b3 02 	lds	r30, 0x02B3	; 0x8002b3 <UART_RxHead>
    127a:	ef 5f       	subi	r30, 0xFF	; 255
    127c:	ef 73       	andi	r30, 0x3F	; 63
    if ( tmphead == UART_RxTail ) {	
    127e:	90 91 b4 02 	lds	r25, 0x02B4	; 0x8002b4 <UART_RxTail>
    1282:	e9 13       	cpse	r30, r25
    1284:	04 c0       	rjmp	.+8      	; 0x128e <__vector_18+0x38>
        /* error: receive buffer overflow */
        UART_LastRxError = UART_BUFFER_OVERFLOW >> 8; 
    1286:	82 e0       	ldi	r24, 0x02	; 2
    1288:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <UART_LastRxError>
    128c:	0f c0       	rjmp	.+30     	; 0x12ac <__vector_18+0x56>
	}else{
		data = UART0_DATA;
    128e:	9c b1       	in	r25, 0x0c	; 12
        /* store new index */
        UART_RxHead = tmphead;
    1290:	e0 93 b3 02 	sts	0x02B3, r30	; 0x8002b3 <UART_RxHead>
		if(UART_LastRxError){
    1294:	88 23       	and	r24, r24
    1296:	31 f0       	breq	.+12     	; 0x12a4 <__vector_18+0x4e>
			/* store indication data error in buffer */
			
			UART_RxBuf[tmphead] = 'X';
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	ea 54       	subi	r30, 0x4A	; 74
    129c:	fd 4f       	sbci	r31, 0xFD	; 253
    129e:	88 e5       	ldi	r24, 0x58	; 88
    12a0:	80 83       	st	Z, r24
    12a2:	04 c0       	rjmp	.+8      	; 0x12ac <__vector_18+0x56>
		}else{
			/* store received data in buffer */
			UART_RxBuf[tmphead] = data;
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	ea 54       	subi	r30, 0x4A	; 74
    12a8:	fd 4f       	sbci	r31, 0xFD	; 253
    12aa:	90 83       	st	Z, r25
		}
    }
}
    12ac:	ff 91       	pop	r31
    12ae:	ef 91       	pop	r30
    12b0:	9f 91       	pop	r25
    12b2:	8f 91       	pop	r24
    12b4:	0f 90       	pop	r0
    12b6:	0b be       	out	0x3b, r0	; 59
    12b8:	0f 90       	pop	r0
    12ba:	0f be       	out	0x3f, r0	; 63
    12bc:	0f 90       	pop	r0
    12be:	1f 90       	pop	r1
    12c0:	18 95       	reti

000012c2 <__vector_19>:
/***ISR(UART0_TRANSMIT_INTERRUPT)***/
ISR(UART0_TRANSMIT_INTERRUPT)
{
    12c2:	1f 92       	push	r1
    12c4:	0f 92       	push	r0
    12c6:	0f b6       	in	r0, 0x3f	; 63
    12c8:	0f 92       	push	r0
    12ca:	11 24       	eor	r1, r1
    12cc:	0b b6       	in	r0, 0x3b	; 59
    12ce:	0f 92       	push	r0
    12d0:	8f 93       	push	r24
    12d2:	9f 93       	push	r25
    12d4:	ef 93       	push	r30
    12d6:	ff 93       	push	r31
	uint8_t tail = UART_TxTail;
    12d8:	e0 91 ee 01 	lds	r30, 0x01EE	; 0x8001ee <UART_TxTail>
	UART_TxTail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	8e 0f       	add	r24, r30
    12e0:	8f 73       	andi	r24, 0x3F	; 63
    12e2:	80 93 ee 01 	sts	0x01EE, r24	; 0x8001ee <UART_TxTail>
	UART0_DATA = UART_TxBuf[tail];
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	ed 58       	subi	r30, 0x8D	; 141
    12ea:	fd 4f       	sbci	r31, 0xFD	; 253
    12ec:	80 81       	ld	r24, Z
    12ee:	8c b9       	out	0x0c, r24	; 12
	if ( UART_TxTail == UART_TxHead ) {
    12f0:	90 91 ee 01 	lds	r25, 0x01EE	; 0x8001ee <UART_TxTail>
    12f4:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <UART_TxHead>
    12f8:	98 13       	cpse	r25, r24
    12fa:	01 c0       	rjmp	.+2      	; 0x12fe <__vector_19+0x3c>
		UART0_CONTROL &= ~_BV(UART0_UDRIE);
    12fc:	55 98       	cbi	0x0a, 5	; 10
	}
}
    12fe:	ff 91       	pop	r31
    1300:	ef 91       	pop	r30
    1302:	9f 91       	pop	r25
    1304:	8f 91       	pop	r24
    1306:	0f 90       	pop	r0
    1308:	0b be       	out	0x3b, r0	; 59
    130a:	0f 90       	pop	r0
    130c:	0f be       	out	0x3f, r0	; 63
    130e:	0f 90       	pop	r0
    1310:	1f 90       	pop	r1
    1312:	18 95       	reti

00001314 <UART1enable>:
/*
** these functions are only for ATmegas with two USART
*/
UART1 UART1enable(unsigned int baudrate, unsigned int FDbits, unsigned int Stopbits, unsigned int Parity )
{
    1314:	0f 93       	push	r16
    1316:	1f 93       	push	r17
    1318:	cf 93       	push	r28
    131a:	df 93       	push	r29
    131c:	fc 01       	movw	r30, r24
	/***LOCAL VARIABLES***/
	uint8_t tSREG;
	tSREG=SREG;
    131e:	bf b7       	in	r27, 0x3f	; 63
	SREG&=~(1<<GLOBAL_INTERRUPT_ENABLE);
    1320:	8f b7       	in	r24, 0x3f	; 63
    1322:	8f 77       	andi	r24, 0x7F	; 127
    1324:	8f bf       	out	0x3f, r24	; 63
	/***GLOBAL VARIABLES INIC***/
    UART1_TxHead = 0;
    1326:	10 92 f1 01 	sts	0x01F1, r1	; 0x8001f1 <UART1_TxHead>
    UART1_TxTail = 0;
    132a:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <UART1_TxTail>
    UART1_RxHead = 0;
    132e:	10 92 ef 01 	sts	0x01EF, r1	; 0x8001ef <UART1_RxHead>
    UART1_RxTail = 0;
    1332:	10 92 b5 02 	sts	0x02B5, r1	; 0x8002b5 <UART1_RxTail>
	uart1_index=0;
    1336:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <uart1_index+0x1>
    133a:	10 92 ec 01 	sts	0x01EC, r1	; 0x8001ec <uart1_index>
	uart1_msg[0]='\0';
    133e:	10 92 f2 01 	sts	0x01F2, r1	; 0x8001f2 <uart1_msg>
	/***struct***/
	UART1 uart;
	//local variables
	uart.ubrr=baudrate;
    1342:	a6 2f       	mov	r26, r22
	uart.puts=uart1_puts;
	uart.Rxavailable=uart1_Rxavailable;
	uart.Rxflush=uart1_Rxflush;
	uart.Txflush=uart1_Txflush;
    /* Set baud rate */
    if ( baudrate & 0x8000 ) 
    1344:	77 23       	and	r23, r23
    1346:	24 f4       	brge	.+8      	; 0x1350 <UART1enable+0x3c>
    {
    	UART1_STATUS = (1<<U2X1);  //Enable 2x speed 
    1348:	82 e0       	ldi	r24, 0x02	; 2
    134a:	80 93 9b 00 	sts	0x009B, r24	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
		baudrate &= ~0x8000;
    134e:	7f 77       	andi	r23, 0x7F	; 127
    }
    UBRR1H = (unsigned char)(baudrate>>8);
    1350:	70 93 98 00 	sts	0x0098, r23	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
    UBRR1L = (unsigned char) baudrate;
    1354:	60 93 99 00 	sts	0x0099, r22	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART1_CONTROL = _BV(RXCIE1)|(1<<RXEN1)|(1<<TXEN1);
    1358:	88 e9       	ldi	r24, 0x98	; 152
    135a:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
		uart.FDbits=8;
		uart.Stopbits=1;
		uart.Parity=0;
    #else
    /***Parameters***/
    	switch(FDbits){
    135e:	47 30       	cpi	r20, 0x07	; 7
    1360:	51 05       	cpc	r21, r1
    1362:	41 f1       	breq	.+80     	; 0x13b4 <UART1enable+0xa0>
    1364:	40 f4       	brcc	.+16     	; 0x1376 <UART1enable+0x62>
    1366:	45 30       	cpi	r20, 0x05	; 5
    1368:	51 05       	cpc	r21, r1
    136a:	09 f4       	brne	.+2      	; 0x136e <UART1enable+0x5a>
    136c:	41 c0       	rjmp	.+130    	; 0x13f0 <UART1enable+0xdc>
    136e:	46 30       	cpi	r20, 0x06	; 6
    1370:	51 05       	cpc	r21, r1
    1372:	79 f1       	breq	.+94     	; 0x13d2 <UART1enable+0xbe>
    1374:	49 c0       	rjmp	.+146    	; 0x1408 <UART1enable+0xf4>
    1376:	48 30       	cpi	r20, 0x08	; 8
    1378:	51 05       	cpc	r21, r1
    137a:	81 f0       	breq	.+32     	; 0x139c <UART1enable+0x88>
    137c:	49 30       	cpi	r20, 0x09	; 9
    137e:	51 05       	cpc	r21, r1
    1380:	09 f0       	breq	.+2      	; 0x1384 <UART1enable+0x70>
    1382:	42 c0       	rjmp	.+132    	; 0x1408 <UART1enable+0xf4>
			case 9:
				UART1_CONTROL |= (1<<UCSZ12);
    1384:	ca e9       	ldi	r28, 0x9A	; 154
    1386:	d0 e0       	ldi	r29, 0x00	; 0
    1388:	88 81       	ld	r24, Y
    138a:	84 60       	ori	r24, 0x04	; 4
    138c:	88 83       	st	Y, r24
				UCSR1C |= (3<<UCSZ10);
    138e:	cd e9       	ldi	r28, 0x9D	; 157
    1390:	d0 e0       	ldi	r29, 0x00	; 0
    1392:	88 81       	ld	r24, Y
    1394:	86 60       	ori	r24, 0x06	; 6
    1396:	88 83       	st	Y, r24
				uart.FDbits=9;
    1398:	49 e0       	ldi	r20, 0x09	; 9
				break;
    139a:	41 c0       	rjmp	.+130    	; 0x141e <UART1enable+0x10a>
			case 8:
				UART1_CONTROL &= ~(1<<UCSZ12);
    139c:	ca e9       	ldi	r28, 0x9A	; 154
    139e:	d0 e0       	ldi	r29, 0x00	; 0
    13a0:	88 81       	ld	r24, Y
    13a2:	8b 7f       	andi	r24, 0xFB	; 251
    13a4:	88 83       	st	Y, r24
				UCSR1C |= (3<<UCSZ10);
    13a6:	cd e9       	ldi	r28, 0x9D	; 157
    13a8:	d0 e0       	ldi	r29, 0x00	; 0
    13aa:	88 81       	ld	r24, Y
    13ac:	86 60       	ori	r24, 0x06	; 6
    13ae:	88 83       	st	Y, r24
				uart.FDbits=8;
    13b0:	48 e0       	ldi	r20, 0x08	; 8
				break;
    13b2:	35 c0       	rjmp	.+106    	; 0x141e <UART1enable+0x10a>
			case 7:	
				UART1_CONTROL &= ~(1<<UCSZ12);
    13b4:	ca e9       	ldi	r28, 0x9A	; 154
    13b6:	d0 e0       	ldi	r29, 0x00	; 0
    13b8:	88 81       	ld	r24, Y
    13ba:	8b 7f       	andi	r24, 0xFB	; 251
    13bc:	88 83       	st	Y, r24
				UCSR1C |= (1<<UCSZ11);
    13be:	cd e9       	ldi	r28, 0x9D	; 157
    13c0:	d0 e0       	ldi	r29, 0x00	; 0
    13c2:	88 81       	ld	r24, Y
    13c4:	84 60       	ori	r24, 0x04	; 4
    13c6:	88 83       	st	Y, r24
				UCSR1C &= ~(1<<UCSZ10);
    13c8:	88 81       	ld	r24, Y
    13ca:	8d 7f       	andi	r24, 0xFD	; 253
    13cc:	88 83       	st	Y, r24
				uart.FDbits=7;
    13ce:	47 e0       	ldi	r20, 0x07	; 7
				break;
    13d0:	26 c0       	rjmp	.+76     	; 0x141e <UART1enable+0x10a>
			case 6:	
				UART1_CONTROL &= ~(1<<UCSZ12);
    13d2:	ca e9       	ldi	r28, 0x9A	; 154
    13d4:	d0 e0       	ldi	r29, 0x00	; 0
    13d6:	88 81       	ld	r24, Y
    13d8:	8b 7f       	andi	r24, 0xFB	; 251
    13da:	88 83       	st	Y, r24
				UCSR1C &= ~(1<<UCSZ11);
    13dc:	cd e9       	ldi	r28, 0x9D	; 157
    13de:	d0 e0       	ldi	r29, 0x00	; 0
    13e0:	88 81       	ld	r24, Y
    13e2:	8b 7f       	andi	r24, 0xFB	; 251
    13e4:	88 83       	st	Y, r24
				UCSR1C |= (1<<UCSZ10);
    13e6:	88 81       	ld	r24, Y
    13e8:	82 60       	ori	r24, 0x02	; 2
    13ea:	88 83       	st	Y, r24
				uart.FDbits=6;
    13ec:	46 e0       	ldi	r20, 0x06	; 6
				break;
    13ee:	17 c0       	rjmp	.+46     	; 0x141e <UART1enable+0x10a>
			case 5:	
				UART1_CONTROL &= ~(1<<UCSZ12);
    13f0:	ca e9       	ldi	r28, 0x9A	; 154
    13f2:	d0 e0       	ldi	r29, 0x00	; 0
    13f4:	88 81       	ld	r24, Y
    13f6:	8b 7f       	andi	r24, 0xFB	; 251
    13f8:	88 83       	st	Y, r24
				UCSR1C &= ~(3<<UCSZ10);
    13fa:	cd e9       	ldi	r28, 0x9D	; 157
    13fc:	d0 e0       	ldi	r29, 0x00	; 0
    13fe:	88 81       	ld	r24, Y
    1400:	89 7f       	andi	r24, 0xF9	; 249
    1402:	88 83       	st	Y, r24
				uart.FDbits=5;
    1404:	45 e0       	ldi	r20, 0x05	; 5
				break;
    1406:	0b c0       	rjmp	.+22     	; 0x141e <UART1enable+0x10a>
			default:
				UART1_CONTROL &= ~(1<<UCSZ12);
    1408:	ca e9       	ldi	r28, 0x9A	; 154
    140a:	d0 e0       	ldi	r29, 0x00	; 0
    140c:	88 81       	ld	r24, Y
    140e:	8b 7f       	andi	r24, 0xFB	; 251
    1410:	88 83       	st	Y, r24
				UCSR1C |= (3<<UCSZ10);
    1412:	cd e9       	ldi	r28, 0x9D	; 157
    1414:	d0 e0       	ldi	r29, 0x00	; 0
    1416:	88 81       	ld	r24, Y
    1418:	86 60       	ori	r24, 0x06	; 6
    141a:	88 83       	st	Y, r24
				uart.FDbits=8;
    141c:	48 e0       	ldi	r20, 0x08	; 8
				break;
		}
		switch(Stopbits){
    141e:	21 30       	cpi	r18, 0x01	; 1
    1420:	31 05       	cpc	r19, r1
    1422:	21 f0       	breq	.+8      	; 0x142c <UART1enable+0x118>
    1424:	22 30       	cpi	r18, 0x02	; 2
    1426:	31 05       	cpc	r19, r1
    1428:	41 f0       	breq	.+16     	; 0x143a <UART1enable+0x126>
    142a:	0e c0       	rjmp	.+28     	; 0x1448 <UART1enable+0x134>
				case 1:
					UCSR1C &= ~(1<<USBS1);
    142c:	cd e9       	ldi	r28, 0x9D	; 157
    142e:	d0 e0       	ldi	r29, 0x00	; 0
    1430:	88 81       	ld	r24, Y
    1432:	87 7f       	andi	r24, 0xF7	; 247
    1434:	88 83       	st	Y, r24
					uart.Stopbits=1;
    1436:	21 e0       	ldi	r18, 0x01	; 1
					break;
    1438:	0d c0       	rjmp	.+26     	; 0x1454 <UART1enable+0x140>
				case 2:
					UCSR1C |= (1<<USBS1);
    143a:	cd e9       	ldi	r28, 0x9D	; 157
    143c:	d0 e0       	ldi	r29, 0x00	; 0
    143e:	88 81       	ld	r24, Y
    1440:	88 60       	ori	r24, 0x08	; 8
    1442:	88 83       	st	Y, r24
					uart.Stopbits=2;
    1444:	22 e0       	ldi	r18, 0x02	; 2
					break;
    1446:	06 c0       	rjmp	.+12     	; 0x1454 <UART1enable+0x140>
				default:
					UCSR1C &= ~(1<<USBS1);
    1448:	cd e9       	ldi	r28, 0x9D	; 157
    144a:	d0 e0       	ldi	r29, 0x00	; 0
    144c:	88 81       	ld	r24, Y
    144e:	87 7f       	andi	r24, 0xF7	; 247
    1450:	88 83       	st	Y, r24
					uart.Stopbits=1;
    1452:	21 e0       	ldi	r18, 0x01	; 1
					break;
		}
		switch(Parity){
    1454:	02 30       	cpi	r16, 0x02	; 2
    1456:	11 05       	cpc	r17, r1
    1458:	61 f0       	breq	.+24     	; 0x1472 <UART1enable+0x15e>
    145a:	03 30       	cpi	r16, 0x03	; 3
    145c:	11 05       	cpc	r17, r1
    145e:	99 f0       	breq	.+38     	; 0x1486 <UART1enable+0x172>
    1460:	01 2b       	or	r16, r17
    1462:	c1 f4       	brne	.+48     	; 0x1494 <UART1enable+0x180>
			case 0://NONE
				UCSR1C &= ~(3<<UPM10);
    1464:	cd e9       	ldi	r28, 0x9D	; 157
    1466:	d0 e0       	ldi	r29, 0x00	; 0
    1468:	88 81       	ld	r24, Y
    146a:	8f 7c       	andi	r24, 0xCF	; 207
    146c:	88 83       	st	Y, r24
				uart.Parity=0;
    146e:	90 e0       	ldi	r25, 0x00	; 0
				break;
    1470:	17 c0       	rjmp	.+46     	; 0x14a0 <UART1enable+0x18c>
			case 2://EVEN
				UCSR1C |= (1<<UPM11);
    1472:	cd e9       	ldi	r28, 0x9D	; 157
    1474:	d0 e0       	ldi	r29, 0x00	; 0
    1476:	88 81       	ld	r24, Y
    1478:	80 62       	ori	r24, 0x20	; 32
    147a:	88 83       	st	Y, r24
				UCSR1C &= ~(1<<UPM10);
    147c:	88 81       	ld	r24, Y
    147e:	8f 7e       	andi	r24, 0xEF	; 239
    1480:	88 83       	st	Y, r24
				uart.Parity=2;
    1482:	92 e0       	ldi	r25, 0x02	; 2
				break;
    1484:	0d c0       	rjmp	.+26     	; 0x14a0 <UART1enable+0x18c>
			case 3://ODD
				UCSR1C |= (3<<UPM10);
    1486:	cd e9       	ldi	r28, 0x9D	; 157
    1488:	d0 e0       	ldi	r29, 0x00	; 0
    148a:	88 81       	ld	r24, Y
    148c:	80 63       	ori	r24, 0x30	; 48
    148e:	88 83       	st	Y, r24
				uart.Parity=3;
    1490:	93 e0       	ldi	r25, 0x03	; 3
				break;	
    1492:	06 c0       	rjmp	.+12     	; 0x14a0 <UART1enable+0x18c>
			default:
				UCSR1C &= ~(3<<UPM10);
    1494:	cd e9       	ldi	r28, 0x9D	; 157
    1496:	d0 e0       	ldi	r29, 0x00	; 0
    1498:	88 81       	ld	r24, Y
    149a:	8f 7c       	andi	r24, 0xCF	; 207
    149c:	88 83       	st	Y, r24
				uart.Parity=0;
    149e:	90 e0       	ldi	r25, 0x00	; 0
				break;
		}
    #endif
	//UART1_CONTROL &= ~_BV(UART1_UDRIE);
	SREG=tSREG;
    14a0:	bf bf       	out	0x3f, r27	; 63
	SREG|=(1<<GLOBAL_INTERRUPT_ENABLE);
    14a2:	8f b7       	in	r24, 0x3f	; 63
    14a4:	80 68       	ori	r24, 0x80	; 128
    14a6:	8f bf       	out	0x3f, r24	; 63
	/******/
	return uart;
    14a8:	a0 83       	st	Z, r26
    14aa:	41 83       	std	Z+1, r20	; 0x01
    14ac:	22 83       	std	Z+2, r18	; 0x02
    14ae:	93 83       	std	Z+3, r25	; 0x03
    14b0:	8b e8       	ldi	r24, 0x8B	; 139
    14b2:	9a e0       	ldi	r25, 0x0A	; 10
    14b4:	95 83       	std	Z+5, r25	; 0x05
    14b6:	84 83       	std	Z+4, r24	; 0x04
    14b8:	8d ec       	ldi	r24, 0xCD	; 205
    14ba:	98 e0       	ldi	r25, 0x08	; 8
    14bc:	97 83       	std	Z+7, r25	; 0x07
    14be:	86 83       	std	Z+6, r24	; 0x06
    14c0:	8a ef       	ldi	r24, 0xFA	; 250
    14c2:	98 e0       	ldi	r25, 0x08	; 8
    14c4:	91 87       	std	Z+9, r25	; 0x09
    14c6:	80 87       	std	Z+8, r24	; 0x08
    14c8:	8d e1       	ldi	r24, 0x1D	; 29
    14ca:	99 e0       	ldi	r25, 0x09	; 9
    14cc:	93 87       	std	Z+11, r25	; 0x0b
    14ce:	82 87       	std	Z+10, r24	; 0x0a
    14d0:	8e ed       	ldi	r24, 0xDE	; 222
    14d2:	98 e0       	ldi	r25, 0x08	; 8
    14d4:	95 87       	std	Z+13, r25	; 0x0d
    14d6:	84 87       	std	Z+12, r24	; 0x0c
    14d8:	8b ee       	ldi	r24, 0xEB	; 235
    14da:	98 e0       	ldi	r25, 0x08	; 8
    14dc:	97 87       	std	Z+15, r25	; 0x0f
    14de:	86 87       	std	Z+14, r24	; 0x0e
    14e0:	85 ef       	ldi	r24, 0xF5	; 245
    14e2:	98 e0       	ldi	r25, 0x08	; 8
    14e4:	91 8b       	std	Z+17, r25	; 0x11
    14e6:	80 8b       	std	Z+16, r24	; 0x10
}
    14e8:	cf 01       	movw	r24, r30
    14ea:	df 91       	pop	r29
    14ec:	cf 91       	pop	r28
    14ee:	1f 91       	pop	r17
    14f0:	0f 91       	pop	r16
    14f2:	08 95       	ret

000014f4 <UART1_Rx_pop>:
	return (UART1_LastRxError << 8) + data;
}
/***unsigned char UART1_Rx_pop(void)***/
unsigned char UART1_Rx_pop(void)
{
	if( UART1_RxTail == UART1_RxHead )
    14f4:	e0 91 b5 02 	lds	r30, 0x02B5	; 0x8002b5 <UART1_RxTail>
    14f8:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <UART1_RxHead>
    14fc:	e8 17       	cp	r30, r24
    14fe:	49 f0       	breq	.+18     	; 0x1512 <UART1_Rx_pop+0x1e>
		return (unsigned char)UART_NO_DATA;
	UART1_RxTail = (UART1_RxTail + 1) & UART_RX_BUFFER_MASK;
    1500:	ef 5f       	subi	r30, 0xFF	; 255
    1502:	ef 73       	andi	r30, 0x3F	; 63
    1504:	e0 93 b5 02 	sts	0x02B5, r30	; 0x8002b5 <UART1_RxTail>
	return UART1_RxBuf[UART1_RxTail];
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	e4 55       	subi	r30, 0x54	; 84
    150c:	fe 4f       	sbci	r31, 0xFE	; 254
    150e:	80 81       	ld	r24, Z
    1510:	08 95       	ret
}
/***unsigned char UART1_Rx_pop(void)***/
unsigned char UART1_Rx_pop(void)
{
	if( UART1_RxTail == UART1_RxHead )
		return (unsigned char)UART_NO_DATA;
    1512:	80 e0       	ldi	r24, 0x00	; 0
	UART1_RxTail = (UART1_RxTail + 1) & UART_RX_BUFFER_MASK;
	return UART1_RxBuf[UART1_RxTail];
}
    1514:	08 95       	ret

00001516 <uart1_read>:
    while (*s) 
      uart1_putc(*s++);
}
/***char* uart1_read(void)***/
char* uart1_read(void)
{
    1516:	cf 93       	push	r28
    1518:	df 93       	push	r29
	char* ret;
	ret="\0";
	if((UART1_RxTail != UART1_RxHead) && (uart1_index < UART_RX_BUFFER_MASK)){
    151a:	90 91 b5 02 	lds	r25, 0x02B5	; 0x8002b5 <UART1_RxTail>
    151e:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <UART1_RxHead>
    1522:	98 17       	cp	r25, r24
    1524:	d9 f0       	breq	.+54     	; 0x155c <uart1_read+0x46>
    1526:	c0 91 ec 01 	lds	r28, 0x01EC	; 0x8001ec <uart1_index>
    152a:	d0 91 ed 01 	lds	r29, 0x01ED	; 0x8001ed <uart1_index+0x1>
    152e:	cf 33       	cpi	r28, 0x3F	; 63
    1530:	d1 05       	cpc	r29, r1
    1532:	a4 f4       	brge	.+40     	; 0x155c <uart1_read+0x46>
		uart1_msg[uart1_index]=UART1_Rx_pop();
    1534:	df df       	rcall	.-66     	; 0x14f4 <UART1_Rx_pop>
    1536:	ce 50       	subi	r28, 0x0E	; 14
    1538:	de 4f       	sbci	r29, 0xFE	; 254
    153a:	88 83       	st	Y, r24
		uart1_index++;
    153c:	80 91 ec 01 	lds	r24, 0x01EC	; 0x8001ec <uart1_index>
    1540:	90 91 ed 01 	lds	r25, 0x01ED	; 0x8001ed <uart1_index+0x1>
    1544:	01 96       	adiw	r24, 0x01	; 1
    1546:	90 93 ed 01 	sts	0x01ED, r25	; 0x8001ed <uart1_index+0x1>
    154a:	80 93 ec 01 	sts	0x01EC, r24	; 0x8001ec <uart1_index>
		uart1_msg[uart1_index]='\0';
    154e:	fc 01       	movw	r30, r24
    1550:	ee 50       	subi	r30, 0x0E	; 14
    1552:	fe 4f       	sbci	r31, 0xFE	; 254
    1554:	10 82       	st	Z, r1
}
/***char* uart1_read(void)***/
char* uart1_read(void)
{
	char* ret;
	ret="\0";
    1556:	80 e2       	ldi	r24, 0x20	; 32
    1558:	91 e0       	ldi	r25, 0x01	; 1
	if((UART1_RxTail != UART1_RxHead) && (uart1_index < UART_RX_BUFFER_MASK)){
		uart1_msg[uart1_index]=UART1_Rx_pop();
		uart1_index++;
		uart1_msg[uart1_index]='\0';
    155a:	06 c0       	rjmp	.+12     	; 0x1568 <uart1_read+0x52>
	}else{
		uart1_index=0;
    155c:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <uart1_index+0x1>
    1560:	10 92 ec 01 	sts	0x01EC, r1	; 0x8001ec <uart1_index>
		ret=uart1_msg;
    1564:	82 ef       	ldi	r24, 0xF2	; 242
    1566:	91 e0       	ldi	r25, 0x01	; 1
	}
	return ret;
}
    1568:	df 91       	pop	r29
    156a:	cf 91       	pop	r28
    156c:	08 95       	ret

0000156e <__vector_30>:
/*
** interrupt
*/
/***SIGNAL(UART1_RECEIVE_INTERRUPT)***/
SIGNAL(UART1_RECEIVE_INTERRUPT)
{
    156e:	1f 92       	push	r1
    1570:	0f 92       	push	r0
    1572:	0f b6       	in	r0, 0x3f	; 63
    1574:	0f 92       	push	r0
    1576:	11 24       	eor	r1, r1
    1578:	0b b6       	in	r0, 0x3b	; 59
    157a:	0f 92       	push	r0
    157c:	8f 93       	push	r24
    157e:	9f 93       	push	r25
    1580:	ef 93       	push	r30
    1582:	ff 93       	push	r31
    unsigned char tmphead;
	unsigned char data;
	unsigned char bit9;
    unsigned char usr;
    /* read UART status register and UART data register */
	usr  = UART1_STATUS;
    1584:	80 91 9b 00 	lds	r24, 0x009B	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
    bit9 = UART1_CONTROL;
    1588:	90 91 9a 00 	lds	r25, 0x009A	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
    bit9 = 0x01 & (bit9>>1);
    /* */
    UART1_LastRxError = (usr & (_BV(FE1)|_BV(DOR1)));
    158c:	88 71       	andi	r24, 0x18	; 24
    158e:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <UART1_LastRxError>
	/* calculate buffer index */
    tmphead = ( UART1_RxHead + 1) & UART_RX_BUFFER_MASK;
    1592:	e0 91 ef 01 	lds	r30, 0x01EF	; 0x8001ef <UART1_RxHead>
    1596:	ef 5f       	subi	r30, 0xFF	; 255
    1598:	ef 73       	andi	r30, 0x3F	; 63
    if ( tmphead == UART1_RxTail ) {	
    159a:	90 91 b5 02 	lds	r25, 0x02B5	; 0x8002b5 <UART1_RxTail>
    159e:	e9 13       	cpse	r30, r25
    15a0:	04 c0       	rjmp	.+8      	; 0x15aa <__vector_30+0x3c>
        /* error: receive buffer overflow, caracter is lost*/
        UART1_LastRxError = UART_BUFFER_OVERFLOW >> 8; 
    15a2:	82 e0       	ldi	r24, 0x02	; 2
    15a4:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <UART1_LastRxError>
    15a8:	10 c0       	rjmp	.+32     	; 0x15ca <__vector_30+0x5c>
	}else{
		data = UART1_DATA;
    15aa:	90 91 9c 00 	lds	r25, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
        /* store new index */
        UART1_RxHead = tmphead;
    15ae:	e0 93 ef 01 	sts	0x01EF, r30	; 0x8001ef <UART1_RxHead>
		if(UART1_LastRxError){
    15b2:	88 23       	and	r24, r24
    15b4:	31 f0       	breq	.+12     	; 0x15c2 <__vector_30+0x54>
			/* store indication data error in buffer */
			UART1_RxBuf[tmphead] = 'X';
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	e4 55       	subi	r30, 0x54	; 84
    15ba:	fe 4f       	sbci	r31, 0xFE	; 254
    15bc:	88 e5       	ldi	r24, 0x58	; 88
    15be:	80 83       	st	Z, r24
    15c0:	04 c0       	rjmp	.+8      	; 0x15ca <__vector_30+0x5c>
		}else{
			/* store received data in buffer */
			UART1_RxBuf[tmphead] = data;
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	e4 55       	subi	r30, 0x54	; 84
    15c6:	fe 4f       	sbci	r31, 0xFE	; 254
    15c8:	90 83       	st	Z, r25
		}
    }
}
    15ca:	ff 91       	pop	r31
    15cc:	ef 91       	pop	r30
    15ce:	9f 91       	pop	r25
    15d0:	8f 91       	pop	r24
    15d2:	0f 90       	pop	r0
    15d4:	0b be       	out	0x3b, r0	; 59
    15d6:	0f 90       	pop	r0
    15d8:	0f be       	out	0x3f, r0	; 63
    15da:	0f 90       	pop	r0
    15dc:	1f 90       	pop	r1
    15de:	18 95       	reti

000015e0 <__vector_31>:
/***SIGNAL(UART1_TRANSMIT_INTERRUPT)***/
SIGNAL(UART1_TRANSMIT_INTERRUPT)
{
    15e0:	1f 92       	push	r1
    15e2:	0f 92       	push	r0
    15e4:	0f b6       	in	r0, 0x3f	; 63
    15e6:	0f 92       	push	r0
    15e8:	11 24       	eor	r1, r1
    15ea:	0b b6       	in	r0, 0x3b	; 59
    15ec:	0f 92       	push	r0
    15ee:	8f 93       	push	r24
    15f0:	9f 93       	push	r25
    15f2:	ef 93       	push	r30
    15f4:	ff 93       	push	r31
	uint8_t tail = UART1_TxTail;
	UART1_DATA = UART1_TxBuf[tail];
    15f6:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <UART1_TxTail>
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	ed 5c       	subi	r30, 0xCD	; 205
    15fe:	fd 4f       	sbci	r31, 0xFD	; 253
    1600:	80 81       	ld	r24, Z
    1602:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	UART1_TxBuf[tail]='\0';
    1606:	10 82       	st	Z, r1
	UART1_TxTail = (UART1_TxTail + 1) & UART_TX_BUFFER_MASK;
    1608:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <UART1_TxTail>
    160c:	8f 5f       	subi	r24, 0xFF	; 255
    160e:	8f 73       	andi	r24, 0x3F	; 63
    1610:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <UART1_TxTail>
	if ( UART1_TxTail != UART1_TxHead )
    1614:	90 91 f1 01 	lds	r25, 0x01F1	; 0x8001f1 <UART1_TxHead>
    1618:	89 13       	cpse	r24, r25
    161a:	05 c0       	rjmp	.+10     	; 0x1626 <__vector_31+0x46>
        ;
    else
		UART1_CONTROL &= ~_BV(UART1_UDRIE);
    161c:	ea e9       	ldi	r30, 0x9A	; 154
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	8f 7d       	andi	r24, 0xDF	; 223
    1624:	80 83       	st	Z, r24
}
    1626:	ff 91       	pop	r31
    1628:	ef 91       	pop	r30
    162a:	9f 91       	pop	r25
    162c:	8f 91       	pop	r24
    162e:	0f 90       	pop	r0
    1630:	0b be       	out	0x3b, r0	; 59
    1632:	0f 90       	pop	r0
    1634:	0f be       	out	0x3f, r0	; 63
    1636:	0f 90       	pop	r0
    1638:	1f 90       	pop	r1
    163a:	18 95       	reti

0000163c <CLOCK_set>:
	clock.show=CLOCK_show;
	return clock;
}
void CLOCK_set(uint8_t hour, uint8_t minute, uint8_t second)
{
	time.hour=hour;
    163c:	e3 e0       	ldi	r30, 0x03	; 3
    163e:	f3 e0       	ldi	r31, 0x03	; 3
    1640:	80 83       	st	Z, r24
	time.minute=minute;
    1642:	61 83       	std	Z+1, r22	; 0x01
	time.second=second;
    1644:	42 83       	std	Z+2, r20	; 0x02
    1646:	08 95       	ret

00001648 <CLOCK_increment>:
}
void CLOCK_increment(void)
{
	time.second++;
    1648:	e3 e0       	ldi	r30, 0x03	; 3
    164a:	f3 e0       	ldi	r31, 0x03	; 3
    164c:	82 81       	ldd	r24, Z+2	; 0x02
    164e:	8f 5f       	subi	r24, 0xFF	; 255
    1650:	82 83       	std	Z+2, r24	; 0x02
	if(time.second>59){
    1652:	8c 33       	cpi	r24, 0x3C	; 60
    1654:	0c f4       	brge	.+2      	; 0x1658 <CLOCK_increment+0x10>
    1656:	7a c0       	rjmp	.+244    	; 0x174c <CLOCK_increment+0x104>
		time.minute++;
    1658:	81 81       	ldd	r24, Z+1	; 0x01
    165a:	8f 5f       	subi	r24, 0xFF	; 255
    165c:	81 83       	std	Z+1, r24	; 0x01
		time.second=0;
    165e:	12 82       	std	Z+2, r1	; 0x02
		if(time.minute>59){
    1660:	8c 33       	cpi	r24, 0x3C	; 60
    1662:	44 f0       	brlt	.+16     	; 0x1674 <CLOCK_increment+0x2c>
			time.hour++;
    1664:	80 81       	ld	r24, Z
    1666:	8f 5f       	subi	r24, 0xFF	; 255
    1668:	80 83       	st	Z, r24
			time.minute=0;
    166a:	11 82       	std	Z+1, r1	; 0x01
			switch (HORA){
				case 24:
					if(time.hour>23)
    166c:	88 31       	cpi	r24, 0x18	; 24
    166e:	14 f0       	brlt	.+4      	; 0x1674 <CLOCK_increment+0x2c>
						time.hour=0;
    1670:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <time>
					break;
			}
		}
	}
	/******************************************************************************************************************/
	if(time.hour==laptime.hour && CLOCK_compare_active==4)
    1674:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <time>
    1678:	90 91 06 03 	lds	r25, 0x0306	; 0x800306 <laptime>
    167c:	89 13       	cpse	r24, r25
    167e:	2a c0       	rjmp	.+84     	; 0x16d4 <CLOCK_increment+0x8c>
    1680:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <CLOCK_compare_active>
    1684:	94 30       	cpi	r25, 0x04	; 4
    1686:	09 f0       	breq	.+2      	; 0x168a <CLOCK_increment+0x42>
    1688:	53 c0       	rjmp	.+166    	; 0x1730 <CLOCK_increment+0xe8>
		CLOCK_compare_active=3;
    168a:	93 e0       	ldi	r25, 0x03	; 3
    168c:	90 93 09 03 	sts	0x0309, r25	; 0x800309 <CLOCK_compare_active>
	if(time.hour==laptime.hour && time.minute==laptime.minute && CLOCK_compare_active==3)
    1690:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <laptime+0x1>
    1694:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    1698:	29 13       	cpse	r18, r25
    169a:	09 c0       	rjmp	.+18     	; 0x16ae <CLOCK_increment+0x66>
    169c:	04 c0       	rjmp	.+8      	; 0x16a6 <CLOCK_increment+0x5e>
    169e:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <CLOCK_compare_active>
    16a2:	93 30       	cpi	r25, 0x03	; 3
    16a4:	51 f4       	brne	.+20     	; 0x16ba <CLOCK_increment+0x72>
		CLOCK_compare_active=2;
    16a6:	92 e0       	ldi	r25, 0x02	; 2
    16a8:	90 93 09 03 	sts	0x0309, r25	; 0x800309 <CLOCK_compare_active>
    16ac:	06 c0       	rjmp	.+12     	; 0x16ba <CLOCK_increment+0x72>
	if(time.hour==laptime.hour && time.minute==laptime.minute && time.second==laptime.second && CLOCK_compare_active==2)
    16ae:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <time+0x1>
    16b2:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <laptime+0x1>
    16b6:	29 13       	cpse	r18, r25
    16b8:	0d c0       	rjmp	.+26     	; 0x16d4 <CLOCK_increment+0x8c>
    16ba:	20 91 05 03 	lds	r18, 0x0305	; 0x800305 <time+0x2>
    16be:	90 91 08 03 	lds	r25, 0x0308	; 0x800308 <laptime+0x2>
    16c2:	29 13       	cpse	r18, r25
    16c4:	07 c0       	rjmp	.+14     	; 0x16d4 <CLOCK_increment+0x8c>
    16c6:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <CLOCK_compare_active>
    16ca:	92 30       	cpi	r25, 0x02	; 2
    16cc:	19 f4       	brne	.+6      	; 0x16d4 <CLOCK_increment+0x8c>
		CLOCK_compare_active=1;
    16ce:	91 e0       	ldi	r25, 0x01	; 1
    16d0:	90 93 09 03 	sts	0x0309, r25	; 0x800309 <CLOCK_compare_active>
	/******************************************************************************************************************/
	if(time.hour==alarmtime.hour && CLOCK_alarm_flag==4)
    16d4:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <alarmtime>
    16d8:	98 13       	cpse	r25, r24
    16da:	3f c0       	rjmp	.+126    	; 0x175a <CLOCK_increment+0x112>
    16dc:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    16e0:	84 30       	cpi	r24, 0x04	; 4
    16e2:	69 f5       	brne	.+90     	; 0x173e <CLOCK_increment+0xf6>
		CLOCK_alarm_flag=3;
    16e4:	83 e0       	ldi	r24, 0x03	; 3
    16e6:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && CLOCK_alarm_flag==3)
    16ea:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    16ee:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <alarmtime+0x1>
    16f2:	98 13       	cpse	r25, r24
    16f4:	09 c0       	rjmp	.+18     	; 0x1708 <CLOCK_increment+0xc0>
    16f6:	04 c0       	rjmp	.+8      	; 0x1700 <CLOCK_increment+0xb8>
    16f8:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    16fc:	83 30       	cpi	r24, 0x03	; 3
    16fe:	51 f4       	brne	.+20     	; 0x1714 <CLOCK_increment+0xcc>
		CLOCK_alarm_flag=2;
    1700:	82 e0       	ldi	r24, 0x02	; 2
    1702:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
    1706:	06 c0       	rjmp	.+12     	; 0x1714 <CLOCK_increment+0xcc>
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && time.second==alarmtime.second && CLOCK_alarm_flag==2)
    1708:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    170c:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <alarmtime+0x1>
    1710:	98 13       	cpse	r25, r24
    1712:	23 c0       	rjmp	.+70     	; 0x175a <CLOCK_increment+0x112>
    1714:	90 91 05 03 	lds	r25, 0x0305	; 0x800305 <time+0x2>
    1718:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <alarmtime+0x2>
    171c:	98 13       	cpse	r25, r24
    171e:	1d c0       	rjmp	.+58     	; 0x175a <CLOCK_increment+0x112>
    1720:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    1724:	82 30       	cpi	r24, 0x02	; 2
    1726:	c9 f4       	brne	.+50     	; 0x175a <CLOCK_increment+0x112>
		CLOCK_alarm_flag=1;
    1728:	81 e0       	ldi	r24, 0x01	; 1
    172a:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
}
    172e:	08 95       	ret
		}
	}
	/******************************************************************************************************************/
	if(time.hour==laptime.hour && CLOCK_compare_active==4)
		CLOCK_compare_active=3;
	if(time.hour==laptime.hour && time.minute==laptime.minute && CLOCK_compare_active==3)
    1730:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <time+0x1>
    1734:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <laptime+0x1>
    1738:	29 13       	cpse	r18, r25
    173a:	cc cf       	rjmp	.-104    	; 0x16d4 <CLOCK_increment+0x8c>
    173c:	b0 cf       	rjmp	.-160    	; 0x169e <CLOCK_increment+0x56>
	if(time.hour==laptime.hour && time.minute==laptime.minute && time.second==laptime.second && CLOCK_compare_active==2)
		CLOCK_compare_active=1;
	/******************************************************************************************************************/
	if(time.hour==alarmtime.hour && CLOCK_alarm_flag==4)
		CLOCK_alarm_flag=3;
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && CLOCK_alarm_flag==3)
    173e:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    1742:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <alarmtime+0x1>
    1746:	98 13       	cpse	r25, r24
    1748:	08 c0       	rjmp	.+16     	; 0x175a <CLOCK_increment+0x112>
    174a:	d6 cf       	rjmp	.-84     	; 0x16f8 <CLOCK_increment+0xb0>
					break;
			}
		}
	}
	/******************************************************************************************************************/
	if(time.hour==laptime.hour && CLOCK_compare_active==4)
    174c:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <time>
    1750:	90 91 06 03 	lds	r25, 0x0306	; 0x800306 <laptime>
    1754:	98 13       	cpse	r25, r24
    1756:	be cf       	rjmp	.-132    	; 0x16d4 <CLOCK_increment+0x8c>
    1758:	93 cf       	rjmp	.-218    	; 0x1680 <CLOCK_increment+0x38>
    175a:	08 95       	ret

0000175c <CLOCK_decrement>:
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && time.second==alarmtime.second && CLOCK_alarm_flag==2)
		CLOCK_alarm_flag=1;
}
void CLOCK_decrement(void)
{
	time.second--;
    175c:	e3 e0       	ldi	r30, 0x03	; 3
    175e:	f3 e0       	ldi	r31, 0x03	; 3
    1760:	82 81       	ldd	r24, Z+2	; 0x02
    1762:	81 50       	subi	r24, 0x01	; 1
    1764:	82 83       	std	Z+2, r24	; 0x02
	if(time.second<0){
    1766:	88 23       	and	r24, r24
    1768:	0c f0       	brlt	.+2      	; 0x176c <CLOCK_decrement+0x10>
    176a:	47 c0       	rjmp	.+142    	; 0x17fa <CLOCK_decrement+0x9e>
		time.minute--;
    176c:	81 81       	ldd	r24, Z+1	; 0x01
    176e:	81 50       	subi	r24, 0x01	; 1
    1770:	81 83       	std	Z+1, r24	; 0x01
		time.second=59;
    1772:	9b e3       	ldi	r25, 0x3B	; 59
    1774:	92 83       	std	Z+2, r25	; 0x02
		if(time.minute<0){
    1776:	88 23       	and	r24, r24
    1778:	4c f4       	brge	.+18     	; 0x178c <CLOCK_decrement+0x30>
			time.hour--;
    177a:	80 81       	ld	r24, Z
    177c:	81 50       	subi	r24, 0x01	; 1
    177e:	80 83       	st	Z, r24
			time.minute=59;
    1780:	91 83       	std	Z+1, r25	; 0x01
			switch (HORA){
				case 24:
					if(time.hour<0)
    1782:	88 23       	and	r24, r24
    1784:	1c f4       	brge	.+6      	; 0x178c <CLOCK_decrement+0x30>
						time.hour=23;
    1786:	87 e1       	ldi	r24, 0x17	; 23
    1788:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <time>
					break;
			}
		}
	}
	/******************************************************************************************************************/
	if(time.hour==alarmtime.hour && CLOCK_alarm_flag==4)
    178c:	90 91 03 03 	lds	r25, 0x0303	; 0x800303 <time>
    1790:	80 91 00 03 	lds	r24, 0x0300	; 0x800300 <alarmtime>
    1794:	98 13       	cpse	r25, r24
    1796:	37 c0       	rjmp	.+110    	; 0x1806 <CLOCK_decrement+0xaa>
    1798:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    179c:	84 30       	cpi	r24, 0x04	; 4
    179e:	31 f5       	brne	.+76     	; 0x17ec <CLOCK_decrement+0x90>
		CLOCK_alarm_flag=3;
    17a0:	83 e0       	ldi	r24, 0x03	; 3
    17a2:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && CLOCK_alarm_flag==3)
    17a6:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    17aa:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <alarmtime+0x1>
    17ae:	98 13       	cpse	r25, r24
    17b0:	09 c0       	rjmp	.+18     	; 0x17c4 <CLOCK_decrement+0x68>
    17b2:	04 c0       	rjmp	.+8      	; 0x17bc <CLOCK_decrement+0x60>
    17b4:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    17b8:	83 30       	cpi	r24, 0x03	; 3
    17ba:	51 f4       	brne	.+20     	; 0x17d0 <CLOCK_decrement+0x74>
		CLOCK_alarm_flag=2;
    17bc:	82 e0       	ldi	r24, 0x02	; 2
    17be:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
    17c2:	06 c0       	rjmp	.+12     	; 0x17d0 <CLOCK_decrement+0x74>
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && time.second==alarmtime.second && CLOCK_alarm_flag==2)
    17c4:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    17c8:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <alarmtime+0x1>
    17cc:	98 13       	cpse	r25, r24
    17ce:	1b c0       	rjmp	.+54     	; 0x1806 <CLOCK_decrement+0xaa>
    17d0:	90 91 05 03 	lds	r25, 0x0305	; 0x800305 <time+0x2>
    17d4:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <alarmtime+0x2>
    17d8:	98 13       	cpse	r25, r24
    17da:	15 c0       	rjmp	.+42     	; 0x1806 <CLOCK_decrement+0xaa>
    17dc:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    17e0:	82 30       	cpi	r24, 0x02	; 2
    17e2:	89 f4       	brne	.+34     	; 0x1806 <CLOCK_decrement+0xaa>
		CLOCK_alarm_flag=1;		
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
}
    17ea:	08 95       	ret
		}
	}
	/******************************************************************************************************************/
	if(time.hour==alarmtime.hour && CLOCK_alarm_flag==4)
		CLOCK_alarm_flag=3;
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && CLOCK_alarm_flag==3)
    17ec:	90 91 04 03 	lds	r25, 0x0304	; 0x800304 <time+0x1>
    17f0:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <alarmtime+0x1>
    17f4:	98 13       	cpse	r25, r24
    17f6:	07 c0       	rjmp	.+14     	; 0x1806 <CLOCK_decrement+0xaa>
    17f8:	dd cf       	rjmp	.-70     	; 0x17b4 <CLOCK_decrement+0x58>
					break;
			}
		}
	}
	/******************************************************************************************************************/
	if(time.hour==alarmtime.hour && CLOCK_alarm_flag==4)
    17fa:	90 91 03 03 	lds	r25, 0x0303	; 0x800303 <time>
    17fe:	80 91 00 03 	lds	r24, 0x0300	; 0x800300 <alarmtime>
    1802:	98 17       	cp	r25, r24
    1804:	49 f2       	breq	.-110    	; 0x1798 <CLOCK_decrement+0x3c>
    1806:	08 95       	ret

00001808 <CLOCK_alarm>:
	if(time.hour==alarmtime.hour && time.minute==alarmtime.minute && time.second==alarmtime.second && CLOCK_alarm_flag==2)
		CLOCK_alarm_flag=1;		
}
uint8_t CLOCK_alarm(uint8_t hour, uint8_t minute, uint8_t second)
{
	if(!CLOCK_alarm_flag){
    1808:	90 91 ff 02 	lds	r25, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    180c:	91 11       	cpse	r25, r1
    180e:	08 c0       	rjmp	.+16     	; 0x1820 <CLOCK_alarm+0x18>
		alarmtime.hour=hour;
    1810:	e0 e0       	ldi	r30, 0x00	; 0
    1812:	f3 e0       	ldi	r31, 0x03	; 3
    1814:	80 83       	st	Z, r24
		alarmtime.minute=minute;
    1816:	61 83       	std	Z+1, r22	; 0x01
		alarmtime.second=second;
    1818:	42 83       	std	Z+2, r20	; 0x02
		CLOCK_alarm_flag=4;
    181a:	84 e0       	ldi	r24, 0x04	; 4
    181c:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
	}	
	return CLOCK_alarm_flag;
}
    1820:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <CLOCK_alarm_flag>
    1824:	08 95       	ret

00001826 <CLOCK_second_count>:
uint8_t CLOCK_second_count(uint16_t second)
{
    1826:	cf 92       	push	r12
    1828:	df 92       	push	r13
    182a:	ef 92       	push	r14
    182c:	ff 92       	push	r15
    182e:	0f 93       	push	r16
    1830:	1f 93       	push	r17
    1832:	cf 93       	push	r28
    1834:	df 93       	push	r29
    1836:	fc 01       	movw	r30, r24
	uint16_t tmp;
	uint8_t tmp_1;
	uint8_t tmp_2;
	uint8_t tmp_3;
	if(!CLOCK_compare_active){
    1838:	80 91 09 03 	lds	r24, 0x0309	; 0x800309 <CLOCK_compare_active>
    183c:	81 11       	cpse	r24, r1
    183e:	65 c0       	rjmp	.+202    	; 0x190a <CLOCK_second_count+0xe4>
		tmp_3=(int8_t)(second % 60);
		tmp=second/60;
		tmp_2=(int8_t)(tmp % 60);
		tmp=tmp/60;
		tmp_1=(int8_t)tmp;
		laptime.second=(time.second + tmp_3) % 60;
    1840:	9f 01       	movw	r18, r30
    1842:	a9 e8       	ldi	r26, 0x89	; 137
    1844:	b8 e8       	ldi	r27, 0x88	; 136
    1846:	0e 94 49 19 	call	0x3292	; 0x3292 <__umulhisi3>
    184a:	6c 01       	movw	r12, r24
    184c:	d6 94       	lsr	r13
    184e:	c7 94       	ror	r12
    1850:	d6 94       	lsr	r13
    1852:	c7 94       	ror	r12
    1854:	d6 94       	lsr	r13
    1856:	c7 94       	ror	r12
    1858:	d6 94       	lsr	r13
    185a:	c7 94       	ror	r12
    185c:	d6 94       	lsr	r13
    185e:	c7 94       	ror	r12
    1860:	4c e3       	ldi	r20, 0x3C	; 60
    1862:	4c 9d       	mul	r20, r12
    1864:	c0 01       	movw	r24, r0
    1866:	4d 9d       	mul	r20, r13
    1868:	90 0d       	add	r25, r0
    186a:	11 24       	eor	r1, r1
    186c:	28 1b       	sub	r18, r24
    186e:	39 0b       	sbc	r19, r25
    1870:	c3 e0       	ldi	r28, 0x03	; 3
    1872:	d3 e0       	ldi	r29, 0x03	; 3
    1874:	8a 81       	ldd	r24, Y+2	; 0x02
    1876:	08 2e       	mov	r0, r24
    1878:	00 0c       	add	r0, r0
    187a:	99 0b       	sbc	r25, r25
    187c:	82 0f       	add	r24, r18
    187e:	91 1d       	adc	r25, r1
    1880:	06 e0       	ldi	r16, 0x06	; 6
    1882:	13 e0       	ldi	r17, 0x03	; 3
    1884:	0f 2e       	mov	r0, r31
    1886:	fc e3       	ldi	r31, 0x3C	; 60
    1888:	ef 2e       	mov	r14, r31
    188a:	f1 2c       	mov	r15, r1
    188c:	f0 2d       	mov	r31, r0
    188e:	b7 01       	movw	r22, r14
    1890:	0e 94 ef 18 	call	0x31de	; 0x31de <__divmodhi4>
    1894:	56 2f       	mov	r21, r22
    1896:	d8 01       	movw	r26, r16
    1898:	12 96       	adiw	r26, 0x02	; 2
    189a:	8c 93       	st	X, r24
		tmp_3=(time.second + tmp_3)/60;
		laptime.minute=(time.minute + tmp_2 + tmp_3) % 60;
    189c:	96 01       	movw	r18, r12
    189e:	a9 e8       	ldi	r26, 0x89	; 137
    18a0:	b8 e8       	ldi	r27, 0x88	; 136
    18a2:	0e 94 49 19 	call	0x3292	; 0x3292 <__umulhisi3>
    18a6:	96 95       	lsr	r25
    18a8:	87 95       	ror	r24
    18aa:	92 95       	swap	r25
    18ac:	82 95       	swap	r24
    18ae:	8f 70       	andi	r24, 0x0F	; 15
    18b0:	89 27       	eor	r24, r25
    18b2:	9f 70       	andi	r25, 0x0F	; 15
    18b4:	89 27       	eor	r24, r25
    18b6:	48 9f       	mul	r20, r24
    18b8:	90 01       	movw	r18, r0
    18ba:	49 9f       	mul	r20, r25
    18bc:	30 0d       	add	r19, r0
    18be:	11 24       	eor	r1, r1
    18c0:	c2 1a       	sub	r12, r18
    18c2:	d3 0a       	sbc	r13, r19
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	08 2e       	mov	r0, r24
    18c8:	00 0c       	add	r0, r0
    18ca:	99 0b       	sbc	r25, r25
    18cc:	8c 0d       	add	r24, r12
    18ce:	91 1d       	adc	r25, r1
    18d0:	85 0f       	add	r24, r21
    18d2:	91 1d       	adc	r25, r1
    18d4:	b7 01       	movw	r22, r14
    18d6:	0e 94 ef 18 	call	0x31de	; 0x31de <__divmodhi4>
    18da:	26 2f       	mov	r18, r22
    18dc:	d8 01       	movw	r26, r16
    18de:	11 96       	adiw	r26, 0x01	; 1
    18e0:	8c 93       	st	X, r24
		tmp_2=(time.minute + tmp_2 + tmp_3)/60;
		tmp_1=time.hour+ tmp_1 + tmp_2;
    18e2:	cf 01       	movw	r24, r30
    18e4:	60 e1       	ldi	r22, 0x10	; 16
    18e6:	7e e0       	ldi	r23, 0x0E	; 14
    18e8:	0e 94 db 18 	call	0x31b6	; 0x31b6 <__udivmodhi4>
    18ec:	88 81       	ld	r24, Y
    18ee:	68 0f       	add	r22, r24
    18f0:	62 0f       	add	r22, r18
		if(tmp_1 > HORA)
    18f2:	69 31       	cpi	r22, 0x19	; 25
    18f4:	28 f0       	brcs	.+10     	; 0x1900 <CLOCK_second_count+0xda>
			laptime.hour=HORA-tmp_1;
    18f6:	88 e1       	ldi	r24, 0x18	; 24
    18f8:	86 1b       	sub	r24, r22
    18fa:	80 93 06 03 	sts	0x0306, r24	; 0x800306 <laptime>
    18fe:	02 c0       	rjmp	.+4      	; 0x1904 <CLOCK_second_count+0xde>
		else
			laptime.hour=tmp_1;
    1900:	60 93 06 03 	sts	0x0306, r22	; 0x800306 <laptime>
		CLOCK_compare_active=4;
    1904:	84 e0       	ldi	r24, 0x04	; 4
    1906:	80 93 09 03 	sts	0x0309, r24	; 0x800309 <CLOCK_compare_active>
	}
	return CLOCK_compare_active;
}
    190a:	80 91 09 03 	lds	r24, 0x0309	; 0x800309 <CLOCK_compare_active>
    190e:	df 91       	pop	r29
    1910:	cf 91       	pop	r28
    1912:	1f 91       	pop	r17
    1914:	0f 91       	pop	r16
    1916:	ff 90       	pop	r15
    1918:	ef 90       	pop	r14
    191a:	df 90       	pop	r13
    191c:	cf 90       	pop	r12
    191e:	08 95       	ret

00001920 <CLOCK_alarm_reset>:
void CLOCK_alarm_reset(void)
{
	CLOCK_alarm_flag=0;
    1920:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <CLOCK_alarm_flag>
    1924:	08 95       	ret

00001926 <CLOCK_alarm_stop>:
}
void CLOCK_alarm_stop(void)
{
	CLOCK_alarm_flag=0X0F;
    1926:	8f e0       	ldi	r24, 0x0F	; 15
    1928:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
    192c:	08 95       	ret

0000192e <CLOCK_second_count_reset>:
}
void CLOCK_second_count_reset(void)
{
	CLOCK_compare_active=0;
    192e:	10 92 09 03 	sts	0x0309, r1	; 0x800309 <CLOCK_compare_active>
    1932:	08 95       	ret

00001934 <CLOCK_second_count_stop>:
}
void CLOCK_second_count_stop(void)
{
	CLOCK_compare_active=0X0F;
    1934:	8f e0       	ldi	r24, 0x0F	; 15
    1936:	80 93 09 03 	sts	0x0309, r24	; 0x800309 <CLOCK_compare_active>
    193a:	08 95       	ret

0000193c <CLOCK_show>:
}
char* CLOCK_show(void)
{
	uint8_t tmp;
	CLOCK_timp[8]='\0';
    193c:	e6 ef       	ldi	r30, 0xF6	; 246
    193e:	f2 e0       	ldi	r31, 0x02	; 2
    1940:	10 86       	std	Z+8, r1	; 0x08
	CLOCK_timp[7]=time.second % 10 + '0';
    1942:	a3 e0       	ldi	r26, 0x03	; 3
    1944:	b3 e0       	ldi	r27, 0x03	; 3
    1946:	12 96       	adiw	r26, 0x02	; 2
    1948:	2c 91       	ld	r18, X
    194a:	12 97       	sbiw	r26, 0x02	; 2
    194c:	87 e6       	ldi	r24, 0x67	; 103
    194e:	28 02       	muls	r18, r24
    1950:	91 2d       	mov	r25, r1
    1952:	11 24       	eor	r1, r1
    1954:	95 95       	asr	r25
    1956:	95 95       	asr	r25
    1958:	27 fd       	sbrc	r18, 7
    195a:	93 95       	inc	r25
    195c:	49 2f       	mov	r20, r25
    195e:	44 0f       	add	r20, r20
    1960:	34 2f       	mov	r19, r20
    1962:	33 0f       	add	r19, r19
    1964:	33 0f       	add	r19, r19
    1966:	34 0f       	add	r19, r20
    1968:	23 1b       	sub	r18, r19
    196a:	20 5d       	subi	r18, 0xD0	; 208
    196c:	27 83       	std	Z+7, r18	; 0x07
	tmp = time.second / 10;
	CLOCK_timp[6]=tmp % 10 + '0';
    196e:	2d ec       	ldi	r18, 0xCD	; 205
    1970:	92 9f       	mul	r25, r18
    1972:	31 2d       	mov	r19, r1
    1974:	11 24       	eor	r1, r1
    1976:	36 95       	lsr	r19
    1978:	36 95       	lsr	r19
    197a:	36 95       	lsr	r19
    197c:	33 0f       	add	r19, r19
    197e:	43 2f       	mov	r20, r19
    1980:	44 0f       	add	r20, r20
    1982:	44 0f       	add	r20, r20
    1984:	34 0f       	add	r19, r20
    1986:	93 1b       	sub	r25, r19
    1988:	90 5d       	subi	r25, 0xD0	; 208
    198a:	96 83       	std	Z+6, r25	; 0x06
	CLOCK_timp[5]=':';
    198c:	5a e3       	ldi	r21, 0x3A	; 58
    198e:	55 83       	std	Z+5, r21	; 0x05
	CLOCK_timp[4]=time.minute % 10 + '0';
    1990:	11 96       	adiw	r26, 0x01	; 1
    1992:	3c 91       	ld	r19, X
    1994:	11 97       	sbiw	r26, 0x01	; 1
    1996:	38 02       	muls	r19, r24
    1998:	91 2d       	mov	r25, r1
    199a:	11 24       	eor	r1, r1
    199c:	95 95       	asr	r25
    199e:	95 95       	asr	r25
    19a0:	37 fd       	sbrc	r19, 7
    19a2:	93 95       	inc	r25
    19a4:	69 2f       	mov	r22, r25
    19a6:	66 0f       	add	r22, r22
    19a8:	46 2f       	mov	r20, r22
    19aa:	44 0f       	add	r20, r20
    19ac:	44 0f       	add	r20, r20
    19ae:	46 0f       	add	r20, r22
    19b0:	34 1b       	sub	r19, r20
    19b2:	30 5d       	subi	r19, 0xD0	; 208
    19b4:	34 83       	std	Z+4, r19	; 0x04
	tmp = time.minute / 10;
	CLOCK_timp[3]=tmp % 10 + '0';
    19b6:	92 9f       	mul	r25, r18
    19b8:	31 2d       	mov	r19, r1
    19ba:	11 24       	eor	r1, r1
    19bc:	36 95       	lsr	r19
    19be:	36 95       	lsr	r19
    19c0:	36 95       	lsr	r19
    19c2:	33 0f       	add	r19, r19
    19c4:	43 2f       	mov	r20, r19
    19c6:	44 0f       	add	r20, r20
    19c8:	44 0f       	add	r20, r20
    19ca:	34 0f       	add	r19, r20
    19cc:	93 1b       	sub	r25, r19
    19ce:	90 5d       	subi	r25, 0xD0	; 208
    19d0:	93 83       	std	Z+3, r25	; 0x03
	CLOCK_timp[2]=':';
    19d2:	52 83       	std	Z+2, r21	; 0x02
	CLOCK_timp[1]=time.hour % 10 + '0';
    19d4:	9c 91       	ld	r25, X
    19d6:	98 02       	muls	r25, r24
    19d8:	81 2d       	mov	r24, r1
    19da:	11 24       	eor	r1, r1
    19dc:	85 95       	asr	r24
    19de:	85 95       	asr	r24
    19e0:	97 fd       	sbrc	r25, 7
    19e2:	83 95       	inc	r24
    19e4:	48 2f       	mov	r20, r24
    19e6:	44 0f       	add	r20, r20
    19e8:	34 2f       	mov	r19, r20
    19ea:	33 0f       	add	r19, r19
    19ec:	33 0f       	add	r19, r19
    19ee:	34 0f       	add	r19, r20
    19f0:	93 1b       	sub	r25, r19
    19f2:	90 5d       	subi	r25, 0xD0	; 208
    19f4:	91 83       	std	Z+1, r25	; 0x01
	tmp = time.hour / 10;
	CLOCK_timp[0]=tmp % 10 + '0';
    19f6:	82 9f       	mul	r24, r18
    19f8:	21 2d       	mov	r18, r1
    19fa:	11 24       	eor	r1, r1
    19fc:	26 95       	lsr	r18
    19fe:	26 95       	lsr	r18
    1a00:	26 95       	lsr	r18
    1a02:	22 0f       	add	r18, r18
    1a04:	92 2f       	mov	r25, r18
    1a06:	99 0f       	add	r25, r25
    1a08:	99 0f       	add	r25, r25
    1a0a:	29 0f       	add	r18, r25
    1a0c:	82 1b       	sub	r24, r18
    1a0e:	80 5d       	subi	r24, 0xD0	; 208
    1a10:	80 83       	st	Z, r24
	return CLOCK_timp;
}
    1a12:	cf 01       	movw	r24, r30
    1a14:	08 95       	ret

00001a16 <CLOCKenable>:
char* CLOCK_show(void);
/*
** procedure and function
*/
CLOCK CLOCKenable(uint8_t hour, uint8_t minute, uint8_t second)
{
    1a16:	fc 01       	movw	r30, r24
	CLOCK clock;
	time.hour=hour;
    1a18:	a3 e0       	ldi	r26, 0x03	; 3
    1a1a:	b3 e0       	ldi	r27, 0x03	; 3
    1a1c:	6c 93       	st	X, r22
	time.minute=minute;
    1a1e:	11 96       	adiw	r26, 0x01	; 1
    1a20:	4c 93       	st	X, r20
    1a22:	11 97       	sbiw	r26, 0x01	; 1
	time.second=second;
    1a24:	12 96       	adiw	r26, 0x02	; 2
    1a26:	2c 93       	st	X, r18
	CLOCK_alarm_flag=0X0F;
    1a28:	8f e0       	ldi	r24, 0x0F	; 15
    1a2a:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <CLOCK_alarm_flag>
	CLOCK_compare_active=0X0F;
    1a2e:	80 93 09 03 	sts	0x0309, r24	; 0x800309 <CLOCK_compare_active>
	clock.second_count_reset=CLOCK_second_count_reset;
	clock.second_count_stop=CLOCK_second_count_stop;
	clock.alarm_reset=CLOCK_alarm_reset;
	clock.alarm_stop=CLOCK_alarm_stop;
	clock.show=CLOCK_show;
	return clock;
    1a32:	8e e1       	ldi	r24, 0x1E	; 30
    1a34:	9b e0       	ldi	r25, 0x0B	; 11
    1a36:	91 83       	std	Z+1, r25	; 0x01
    1a38:	80 83       	st	Z, r24
    1a3a:	84 e2       	ldi	r24, 0x24	; 36
    1a3c:	9b e0       	ldi	r25, 0x0B	; 11
    1a3e:	93 83       	std	Z+3, r25	; 0x03
    1a40:	82 83       	std	Z+2, r24	; 0x02
    1a42:	8e ea       	ldi	r24, 0xAE	; 174
    1a44:	9b e0       	ldi	r25, 0x0B	; 11
    1a46:	95 83       	std	Z+5, r25	; 0x05
    1a48:	84 83       	std	Z+4, r24	; 0x04
    1a4a:	84 e0       	ldi	r24, 0x04	; 4
    1a4c:	9c e0       	ldi	r25, 0x0C	; 12
    1a4e:	97 83       	std	Z+7, r25	; 0x07
    1a50:	86 83       	std	Z+6, r24	; 0x06
    1a52:	83 e1       	ldi	r24, 0x13	; 19
    1a54:	9c e0       	ldi	r25, 0x0C	; 12
    1a56:	91 87       	std	Z+9, r25	; 0x09
    1a58:	80 87       	std	Z+8, r24	; 0x08
    1a5a:	87 e9       	ldi	r24, 0x97	; 151
    1a5c:	9c e0       	ldi	r25, 0x0C	; 12
    1a5e:	93 87       	std	Z+11, r25	; 0x0b
    1a60:	82 87       	std	Z+10, r24	; 0x0a
    1a62:	8a e9       	ldi	r24, 0x9A	; 154
    1a64:	9c e0       	ldi	r25, 0x0C	; 12
    1a66:	95 87       	std	Z+13, r25	; 0x0d
    1a68:	84 87       	std	Z+12, r24	; 0x0c
    1a6a:	80 e9       	ldi	r24, 0x90	; 144
    1a6c:	9c e0       	ldi	r25, 0x0C	; 12
    1a6e:	97 87       	std	Z+15, r25	; 0x0f
    1a70:	86 87       	std	Z+14, r24	; 0x0e
    1a72:	83 e9       	ldi	r24, 0x93	; 147
    1a74:	9c e0       	ldi	r25, 0x0C	; 12
    1a76:	91 8b       	std	Z+17, r25	; 0x11
    1a78:	80 8b       	std	Z+16, r24	; 0x10
    1a7a:	8e e9       	ldi	r24, 0x9E	; 158
    1a7c:	9c e0       	ldi	r25, 0x0C	; 12
    1a7e:	93 8b       	std	Z+19, r25	; 0x13
    1a80:	82 8b       	std	Z+18, r24	; 0x12
}
    1a82:	cf 01       	movw	r24, r30
    1a84:	08 95       	ret

00001a86 <FUNCpinmatch>:
}
//pinmatch
uint8_t FUNCpinmatch(uint8_t match, uint8_t pin, uint8_t HL)
{
	uint8_t result;
	result=match&pin;
    1a86:	68 23       	and	r22, r24
	if(HL){
    1a88:	44 23       	and	r20, r20
    1a8a:	21 f0       	breq	.+8      	; 0x1a94 <FUNCpinmatch+0xe>
		if(result==match);
    1a8c:	86 17       	cp	r24, r22
    1a8e:	21 f0       	breq	.+8      	; 0x1a98 <FUNCpinmatch+0x12>
		else
			result=0;
    1a90:	80 e0       	ldi	r24, 0x00	; 0
    1a92:	08 95       	ret
	}else{
		if(result)
    1a94:	61 11       	cpse	r22, r1
			result=0;
    1a96:	80 e0       	ldi	r24, 0x00	; 0
		else
			result=match;
	}
	return result;
}
    1a98:	08 95       	ret

00001a9a <FUNChmerge>:
// hmerge
uint8_t FUNChmerge(uint8_t X, uint8_t Y)
{
	return (X | Y);
}
    1a9a:	86 2b       	or	r24, r22
    1a9c:	08 95       	ret

00001a9e <FUNClmerge>:
// lmerge
uint8_t FUNClmerge(uint8_t X, uint8_t Y)
{
	return (X & Y);
}
    1a9e:	86 23       	and	r24, r22
    1aa0:	08 95       	ret

00001aa2 <FUNChh>:
uint8_t FUNChh(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	i=xi&xf;
	return i;
}
    1aa2:	86 23       	and	r24, r22
    1aa4:	08 95       	ret

00001aa6 <FUNCll>:
// ll
uint8_t FUNCll(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	i=xi|xf;
	return ~i;
    1aa6:	86 2b       	or	r24, r22
}
    1aa8:	80 95       	com	r24
    1aaa:	08 95       	ret

00001aac <FUNClh>:
// lh
uint8_t FUNClh(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	i=xi^xf;
    1aac:	86 27       	eor	r24, r22
	i&=xf;
	return i;
}
    1aae:	86 23       	and	r24, r22
    1ab0:	08 95       	ret

00001ab2 <FUNChl>:
// hl
uint8_t FUNChl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	i=xf^xi;
    1ab2:	60 95       	com	r22
	i&=xi;
	return i;
}
    1ab4:	86 23       	and	r24, r22
    1ab6:	08 95       	ret

00001ab8 <FUNCdiff>:
// diff
uint8_t FUNCdiff(uint8_t xi, uint8_t xf)
{
	return xf^xi;
}
    1ab8:	86 27       	eor	r24, r22
    1aba:	08 95       	ret

00001abc <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
    1abc:	cf 92       	push	r12
    1abe:	df 92       	push	r13
    1ac0:	ef 92       	push	r14
    1ac2:	ff 92       	push	r15
    1ac4:	0f 93       	push	r16
    1ac6:	1f 93       	push	r17
	long temp;
	temp = *px;
    1ac8:	fc 01       	movw	r30, r24
    1aca:	00 81       	ld	r16, Z
    1acc:	11 81       	ldd	r17, Z+1	; 0x01
    1ace:	22 81       	ldd	r18, Z+2	; 0x02
    1ad0:	33 81       	ldd	r19, Z+3	; 0x03
	*px = *py;
    1ad2:	fb 01       	movw	r30, r22
    1ad4:	c0 80       	ld	r12, Z
    1ad6:	d1 80       	ldd	r13, Z+1	; 0x01
    1ad8:	e2 80       	ldd	r14, Z+2	; 0x02
    1ada:	f3 80       	ldd	r15, Z+3	; 0x03
    1adc:	fc 01       	movw	r30, r24
    1ade:	c0 82       	st	Z, r12
    1ae0:	d1 82       	std	Z+1, r13	; 0x01
    1ae2:	e2 82       	std	Z+2, r14	; 0x02
    1ae4:	f3 82       	std	Z+3, r15	; 0x03
	*py = temp;
    1ae6:	fb 01       	movw	r30, r22
    1ae8:	00 83       	st	Z, r16
    1aea:	11 83       	std	Z+1, r17	; 0x01
    1aec:	22 83       	std	Z+2, r18	; 0x02
    1aee:	33 83       	std	Z+3, r19	; 0x03
}
    1af0:	1f 91       	pop	r17
    1af2:	0f 91       	pop	r16
    1af4:	ff 90       	pop	r15
    1af6:	ef 90       	pop	r14
    1af8:	df 90       	pop	r13
    1afa:	cf 90       	pop	r12
    1afc:	08 95       	ret

00001afe <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
	int i;
	i = 0;
	while ((to[i] = from[i]) != '\0')
    1afe:	fb 01       	movw	r30, r22
    1b00:	20 81       	ld	r18, Z
    1b02:	fc 01       	movw	r30, r24
    1b04:	20 83       	st	Z, r18
    1b06:	22 23       	and	r18, r18
    1b08:	39 f0       	breq	.+14     	; 0x1b18 <FUNCcopy+0x1a>
    1b0a:	db 01       	movw	r26, r22
    1b0c:	11 96       	adiw	r26, 0x01	; 1
    1b0e:	31 96       	adiw	r30, 0x01	; 1
    1b10:	9d 91       	ld	r25, X+
    1b12:	91 93       	st	Z+, r25
    1b14:	91 11       	cpse	r25, r1
    1b16:	fc cf       	rjmp	.-8      	; 0x1b10 <FUNCcopy+0x12>
    1b18:	08 95       	ret

00001b1a <FUNCsqueeze>:
		++i;
}
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
    1b1a:	cf 93       	push	r28
    1b1c:	df 93       	push	r29
    1b1e:	ec 01       	movw	r28, r24
	int i, j;
	for (i = j = 0; s[i] != '\0'; i++)
    1b20:	98 81       	ld	r25, Y
    1b22:	99 23       	and	r25, r25
    1b24:	99 f0       	breq	.+38     	; 0x1b4c <FUNCsqueeze+0x32>
    1b26:	fe 01       	movw	r30, r28
    1b28:	31 96       	adiw	r30, 0x01	; 1
    1b2a:	20 e0       	ldi	r18, 0x00	; 0
    1b2c:	30 e0       	ldi	r19, 0x00	; 0
		if (s[i] != c)
    1b2e:	49 2f       	mov	r20, r25
    1b30:	50 e0       	ldi	r21, 0x00	; 0
    1b32:	46 17       	cp	r20, r22
    1b34:	57 07       	cpc	r21, r23
    1b36:	31 f0       	breq	.+12     	; 0x1b44 <FUNCsqueeze+0x2a>
			s[j++] = s[i];
    1b38:	de 01       	movw	r26, r28
    1b3a:	a2 0f       	add	r26, r18
    1b3c:	b3 1f       	adc	r27, r19
    1b3e:	9c 93       	st	X, r25
    1b40:	2f 5f       	subi	r18, 0xFF	; 255
    1b42:	3f 4f       	sbci	r19, 0xFF	; 255
}
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
	int i, j;
	for (i = j = 0; s[i] != '\0'; i++)
    1b44:	91 91       	ld	r25, Z+
    1b46:	91 11       	cpse	r25, r1
    1b48:	f2 cf       	rjmp	.-28     	; 0x1b2e <FUNCsqueeze+0x14>
    1b4a:	02 c0       	rjmp	.+4      	; 0x1b50 <FUNCsqueeze+0x36>
    1b4c:	20 e0       	ldi	r18, 0x00	; 0
    1b4e:	30 e0       	ldi	r19, 0x00	; 0
		if (s[i] != c)
			s[j++] = s[i];
		s[j] = '\0';
    1b50:	fe 01       	movw	r30, r28
    1b52:	e2 0f       	add	r30, r18
    1b54:	f3 1f       	adc	r31, r19
    1b56:	10 82       	st	Z, r1
}
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	08 95       	ret

00001b5e <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
    1b5e:	2f 92       	push	r2
    1b60:	3f 92       	push	r3
    1b62:	4f 92       	push	r4
    1b64:	5f 92       	push	r5
    1b66:	6f 92       	push	r6
    1b68:	7f 92       	push	r7
    1b6a:	8f 92       	push	r8
    1b6c:	9f 92       	push	r9
    1b6e:	af 92       	push	r10
    1b70:	bf 92       	push	r11
    1b72:	cf 92       	push	r12
    1b74:	df 92       	push	r13
    1b76:	ef 92       	push	r14
    1b78:	ff 92       	push	r15
    1b7a:	0f 93       	push	r16
    1b7c:	1f 93       	push	r17
    1b7e:	cf 93       	push	r28
    1b80:	df 93       	push	r29
    1b82:	00 d0       	rcall	.+0      	; 0x1b84 <FUNCshellsort+0x26>
    1b84:	00 d0       	rcall	.+0      	; 0x1b86 <FUNCshellsort+0x28>
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
    1b8a:	2c 01       	movw	r4, r24
    1b8c:	1b 01       	movw	r2, r22
	int gap, i, j, temp;
	for (gap = n/2; gap > 0; gap /= 2)
    1b8e:	4b 01       	movw	r8, r22
    1b90:	77 23       	and	r23, r23
    1b92:	1c f4       	brge	.+6      	; 0x1b9a <FUNCshellsort+0x3c>
    1b94:	2f ef       	ldi	r18, 0xFF	; 255
    1b96:	82 1a       	sub	r8, r18
    1b98:	92 0a       	sbc	r9, r18
    1b9a:	95 94       	asr	r9
    1b9c:	87 94       	ror	r8
    1b9e:	18 14       	cp	r1, r8
    1ba0:	19 04       	cpc	r1, r9
    1ba2:	0c f4       	brge	.+2      	; 0x1ba6 <FUNCshellsort+0x48>
    1ba4:	51 c0       	rjmp	.+162    	; 0x1c48 <FUNCshellsort+0xea>
    1ba6:	6a c0       	rjmp	.+212    	; 0x1c7c <FUNCshellsort+0x11e>
		for (i = gap; i < n; i++)
			for (j=i-gap; j>=0 && v[j]>v[j+gap]; j-=gap){
    1ba8:	96 01       	movw	r18, r12
    1baa:	dd 20       	and	r13, r13
    1bac:	9c f1       	brlt	.+102    	; 0x1c14 <FUNCshellsort+0xb6>
    1bae:	f5 01       	movw	r30, r10
    1bb0:	40 81       	ld	r20, Z
    1bb2:	51 81       	ldd	r21, Z+1	; 0x01
    1bb4:	f4 01       	movw	r30, r8
    1bb6:	60 81       	ld	r22, Z
    1bb8:	71 81       	ldd	r23, Z+1	; 0x01
    1bba:	64 17       	cp	r22, r20
    1bbc:	75 07       	cpc	r23, r21
    1bbe:	54 f5       	brge	.+84     	; 0x1c14 <FUNCshellsort+0xb6>
    1bc0:	8c 01       	movw	r16, r24
    1bc2:	0a 0d       	add	r16, r10
    1bc4:	1b 1d       	adc	r17, r11
    1bc6:	d4 01       	movw	r26, r8
    1bc8:	bc 82       	std	Y+4, r11	; 0x04
    1bca:	ab 82       	std	Y+3, r10	; 0x03
    1bcc:	ba 82       	std	Y+2, r11	; 0x02
    1bce:	a9 82       	std	Y+1, r10	; 0x01
				temp = v[j];
				v[j] = v[j+gap];
    1bd0:	eb 81       	ldd	r30, Y+3	; 0x03
    1bd2:	fc 81       	ldd	r31, Y+4	; 0x04
    1bd4:	71 83       	std	Z+1, r23	; 0x01
    1bd6:	60 83       	st	Z, r22
				v[j+gap] = temp;
    1bd8:	11 96       	adiw	r26, 0x01	; 1
    1bda:	5c 93       	st	X, r21
    1bdc:	4e 93       	st	-X, r20
void FUNCshellsort(int v[], int n)
{
	int gap, i, j, temp;
	for (gap = n/2; gap > 0; gap /= 2)
		for (i = gap; i < n; i++)
			for (j=i-gap; j>=0 && v[j]>v[j+gap]; j-=gap){
    1bde:	2e 19       	sub	r18, r14
    1be0:	3f 09       	sbc	r19, r15
    1be2:	c2 f0       	brmi	.+48     	; 0x1c14 <FUNCshellsort+0xb6>
    1be4:	f8 01       	movw	r30, r16
    1be6:	40 81       	ld	r20, Z
    1be8:	51 81       	ldd	r21, Z+1	; 0x01
    1bea:	e9 81       	ldd	r30, Y+1	; 0x01
    1bec:	fa 81       	ldd	r31, Y+2	; 0x02
    1bee:	60 81       	ld	r22, Z
    1bf0:	71 81       	ldd	r23, Z+1	; 0x01
    1bf2:	08 0f       	add	r16, r24
    1bf4:	19 1f       	adc	r17, r25
    1bf6:	e8 0f       	add	r30, r24
    1bf8:	f9 1f       	adc	r31, r25
    1bfa:	fa 83       	std	Y+2, r31	; 0x02
    1bfc:	e9 83       	std	Y+1, r30	; 0x01
    1bfe:	eb 81       	ldd	r30, Y+3	; 0x03
    1c00:	fc 81       	ldd	r31, Y+4	; 0x04
    1c02:	e8 0f       	add	r30, r24
    1c04:	f9 1f       	adc	r31, r25
    1c06:	fc 83       	std	Y+4, r31	; 0x04
    1c08:	eb 83       	std	Y+3, r30	; 0x03
    1c0a:	a8 0f       	add	r26, r24
    1c0c:	b9 1f       	adc	r27, r25
    1c0e:	64 17       	cp	r22, r20
    1c10:	75 07       	cpc	r23, r21
    1c12:	f4 f2       	brlt	.-68     	; 0x1bd0 <FUNCshellsort+0x72>
    1c14:	ff ef       	ldi	r31, 0xFF	; 255
    1c16:	cf 1a       	sub	r12, r31
    1c18:	df 0a       	sbc	r13, r31
    1c1a:	22 e0       	ldi	r18, 0x02	; 2
    1c1c:	a2 0e       	add	r10, r18
    1c1e:	b1 1c       	adc	r11, r1
    1c20:	e2 e0       	ldi	r30, 0x02	; 2
    1c22:	8e 0e       	add	r8, r30
    1c24:	91 1c       	adc	r9, r1
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
	int gap, i, j, temp;
	for (gap = n/2; gap > 0; gap /= 2)
		for (i = gap; i < n; i++)
    1c26:	c6 14       	cp	r12, r6
    1c28:	d7 04       	cpc	r13, r7
    1c2a:	09 f0       	breq	.+2      	; 0x1c2e <FUNCshellsort+0xd0>
    1c2c:	bd cf       	rjmp	.-134    	; 0x1ba8 <FUNCshellsort+0x4a>
}
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
	int gap, i, j, temp;
	for (gap = n/2; gap > 0; gap /= 2)
    1c2e:	47 01       	movw	r8, r14
    1c30:	ff 20       	and	r15, r15
    1c32:	1c f4       	brge	.+6      	; 0x1c3a <FUNCshellsort+0xdc>
    1c34:	ff ef       	ldi	r31, 0xFF	; 255
    1c36:	8f 1a       	sub	r8, r31
    1c38:	9f 0a       	sbc	r9, r31
    1c3a:	95 94       	asr	r9
    1c3c:	87 94       	ror	r8
    1c3e:	18 14       	cp	r1, r8
    1c40:	19 04       	cpc	r1, r9
    1c42:	e4 f4       	brge	.+56     	; 0x1c7c <FUNCshellsort+0x11e>
    1c44:	74 01       	movw	r14, r8
    1c46:	01 c0       	rjmp	.+2      	; 0x1c4a <FUNCshellsort+0xec>
    1c48:	74 01       	movw	r14, r8
		for (i = gap; i < n; i++)
    1c4a:	82 14       	cp	r8, r2
    1c4c:	93 04       	cpc	r9, r3
    1c4e:	7c f7       	brge	.-34     	; 0x1c2e <FUNCshellsort+0xd0>
    1c50:	64 01       	movw	r12, r8
    1c52:	ce 18       	sub	r12, r14
    1c54:	df 08       	sbc	r13, r15
    1c56:	56 01       	movw	r10, r12
    1c58:	aa 0c       	add	r10, r10
    1c5a:	bb 1c       	adc	r11, r11
    1c5c:	a4 0c       	add	r10, r4
    1c5e:	b5 1c       	adc	r11, r5
    1c60:	88 0c       	add	r8, r8
    1c62:	99 1c       	adc	r9, r9
    1c64:	84 0c       	add	r8, r4
    1c66:	95 1c       	adc	r9, r5
    1c68:	31 01       	movw	r6, r2
    1c6a:	6e 18       	sub	r6, r14
    1c6c:	7f 08       	sbc	r7, r15
    1c6e:	c7 01       	movw	r24, r14
    1c70:	88 0f       	add	r24, r24
    1c72:	99 1f       	adc	r25, r25
    1c74:	91 95       	neg	r25
    1c76:	81 95       	neg	r24
    1c78:	91 09       	sbc	r25, r1
    1c7a:	96 cf       	rjmp	.-212    	; 0x1ba8 <FUNCshellsort+0x4a>
			for (j=i-gap; j>=0 && v[j]>v[j+gap]; j-=gap){
				temp = v[j];
				v[j] = v[j+gap];
				v[j+gap] = temp;
			}
}
    1c7c:	0f 90       	pop	r0
    1c7e:	0f 90       	pop	r0
    1c80:	0f 90       	pop	r0
    1c82:	0f 90       	pop	r0
    1c84:	df 91       	pop	r29
    1c86:	cf 91       	pop	r28
    1c88:	1f 91       	pop	r17
    1c8a:	0f 91       	pop	r16
    1c8c:	ff 90       	pop	r15
    1c8e:	ef 90       	pop	r14
    1c90:	df 90       	pop	r13
    1c92:	cf 90       	pop	r12
    1c94:	bf 90       	pop	r11
    1c96:	af 90       	pop	r10
    1c98:	9f 90       	pop	r9
    1c9a:	8f 90       	pop	r8
    1c9c:	7f 90       	pop	r7
    1c9e:	6f 90       	pop	r6
    1ca0:	5f 90       	pop	r5
    1ca2:	4f 90       	pop	r4
    1ca4:	3f 90       	pop	r3
    1ca6:	2f 90       	pop	r2
    1ca8:	08 95       	ret

00001caa <FUNCpmax>:
	if(a1 > a2){
		biggest = a1;
	}else{
		biggest = a2;
	}
	return biggest;
    1caa:	86 17       	cp	r24, r22
    1cac:	97 07       	cpc	r25, r23
    1cae:	0c f4       	brge	.+2      	; 0x1cb2 <FUNCpmax+0x8>
    1cb0:	cb 01       	movw	r24, r22
}
    1cb2:	08 95       	ret

00001cb4 <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
    1cb4:	9b 01       	movw	r18, r22
	int temp;
	while ( v != 0 ) {
    1cb6:	67 2b       	or	r22, r23
    1cb8:	11 f4       	brne	.+4      	; 0x1cbe <FUNCgcd+0xa>
    1cba:	08 95       	ret
		temp = u % v;
		u = v;
		v = temp;
    1cbc:	9a 01       	movw	r18, r20
// common divisor
int FUNCgcd (int u, int v)
{
	int temp;
	while ( v != 0 ) {
		temp = u % v;
    1cbe:	b9 01       	movw	r22, r18
    1cc0:	0e 94 ef 18 	call	0x31de	; 0x31de <__divmodhi4>
    1cc4:	ac 01       	movw	r20, r24
    1cc6:	82 2f       	mov	r24, r18
    1cc8:	93 2f       	mov	r25, r19
}
// common divisor
int FUNCgcd (int u, int v)
{
	int temp;
	while ( v != 0 ) {
    1cca:	41 15       	cp	r20, r1
    1ccc:	51 05       	cpc	r21, r1
    1cce:	b1 f7       	brne	.-20     	; 0x1cbc <FUNCgcd+0x8>
		temp = u % v;
		u = v;
		v = temp;
	}
	return u;
}
    1cd0:	08 95       	ret

00001cd2 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
    1cd2:	fc 01       	movw	r30, r24
	int i, intValue, result = 0;
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
    1cd4:	90 81       	ld	r25, Z
    1cd6:	80 ed       	ldi	r24, 0xD0	; 208
    1cd8:	89 0f       	add	r24, r25
    1cda:	8a 30       	cpi	r24, 0x0A	; 10
    1cdc:	d0 f4       	brcc	.+52     	; 0x1d12 <FUNCstrToInt+0x40>
    1cde:	31 96       	adiw	r30, 0x01	; 1
    1ce0:	20 e0       	ldi	r18, 0x00	; 0
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
		intValue = string[i] - '0';
		result = result * 10 + intValue;
    1ce4:	a9 01       	movw	r20, r18
    1ce6:	44 0f       	add	r20, r20
    1ce8:	55 1f       	adc	r21, r21
    1cea:	22 0f       	add	r18, r18
    1cec:	33 1f       	adc	r19, r19
    1cee:	22 0f       	add	r18, r18
    1cf0:	33 1f       	adc	r19, r19
    1cf2:	22 0f       	add	r18, r18
    1cf4:	33 1f       	adc	r19, r19
    1cf6:	42 0f       	add	r20, r18
    1cf8:	53 1f       	adc	r21, r19
    1cfa:	29 2f       	mov	r18, r25
    1cfc:	30 e0       	ldi	r19, 0x00	; 0
    1cfe:	20 53       	subi	r18, 0x30	; 48
    1d00:	31 09       	sbc	r19, r1
    1d02:	24 0f       	add	r18, r20
    1d04:	35 1f       	adc	r19, r21
}
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
	int i, intValue, result = 0;
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
    1d06:	91 91       	ld	r25, Z+
    1d08:	80 ed       	ldi	r24, 0xD0	; 208
    1d0a:	89 0f       	add	r24, r25
    1d0c:	8a 30       	cpi	r24, 0x0A	; 10
    1d0e:	50 f3       	brcs	.-44     	; 0x1ce4 <FUNCstrToInt+0x12>
    1d10:	02 c0       	rjmp	.+4      	; 0x1d16 <FUNCstrToInt+0x44>
	return u;
}
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
	int i, intValue, result = 0;
    1d12:	20 e0       	ldi	r18, 0x00	; 0
    1d14:	30 e0       	ldi	r19, 0x00	; 0
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
		intValue = string[i] - '0';
		result = result * 10 + intValue;
	}
	return result;
}
    1d16:	c9 01       	movw	r24, r18
    1d18:	08 95       	ret

00001d1a <FUNCfilter>:
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
	uint8_t Z;
	Z=mask & data;
	return Z;
}
    1d1a:	86 23       	and	r24, r22
    1d1c:	08 95       	ret

00001d1e <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
	unsigned int count;
	for(count=0;count<num;count++)
    1d1e:	00 97       	sbiw	r24, 0x00	; 0
    1d20:	39 f0       	breq	.+14     	; 0x1d30 <FUNCticks+0x12>
    1d22:	20 e0       	ldi	r18, 0x00	; 0
    1d24:	30 e0       	ldi	r19, 0x00	; 0
    1d26:	2f 5f       	subi	r18, 0xFF	; 255
    1d28:	3f 4f       	sbci	r19, 0xFF	; 255
    1d2a:	82 17       	cp	r24, r18
    1d2c:	93 07       	cpc	r25, r19
    1d2e:	d9 f7       	brne	.-10     	; 0x1d26 <FUNCticks+0x8>
		;
	return count;
}
    1d30:	08 95       	ret

00001d32 <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
  
  //Let's see if the byte is negative
  if (twoscomp & 0B10000000){
    1d32:	87 ff       	sbrs	r24, 7
    1d34:	08 c0       	rjmp	.+16     	; 0x1d46 <FUNCtwocomptoint8bit+0x14>
    //Invert
    twoscomp = ~twoscomp + 1;
    1d36:	91 95       	neg	r25
    1d38:	81 95       	neg	r24
    1d3a:	91 09       	sbc	r25, r1
	twoscomp = (twoscomp & 0B11111111);
    //Cast as int and multiply by negative one
    int value = (int)(twoscomp)*(-1);
    1d3c:	99 27       	eor	r25, r25
    1d3e:	91 95       	neg	r25
    1d40:	81 95       	neg	r24
    1d42:	91 09       	sbc	r25, r1
    return value;
    1d44:	08 95       	ret
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0B01111111);
    //Cast as int and return
    int value = (int)(twoscomp);
    return value;
    1d46:	8f 77       	andi	r24, 0x7F	; 127
    1d48:	99 27       	eor	r25, r25
  }
}
    1d4a:	08 95       	ret

00001d4c <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
	
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
    1d4c:	91 ff       	sbrs	r25, 1
    1d4e:	08 c0       	rjmp	.+16     	; 0x1d60 <FUNCtwocomptoint10bit+0x14>
    //Invert
    twoscomp = ~twoscomp + 1;
    1d50:	91 95       	neg	r25
    1d52:	81 95       	neg	r24
    1d54:	91 09       	sbc	r25, r1
    twoscomp = (twoscomp & 0x3FF);
    //Cast as int and multiply by negative one
    int value = (int)(twoscomp)*(-1);
    1d56:	93 70       	andi	r25, 0x03	; 3
    1d58:	91 95       	neg	r25
    1d5a:	81 95       	neg	r24
    1d5c:	91 09       	sbc	r25, r1
    return value;
    1d5e:	08 95       	ret
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
    //Cast as int and return
    //Serial.println(twoscomp);
    int value = (int)(twoscomp);
    return value;
    1d60:	91 70       	andi	r25, 0x01	; 1
  }
}
    1d62:	08 95       	ret

00001d64 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
  unsigned int signmask;
  unsigned int mask;
  signmask = (1<<(nbits-1));
    1d64:	61 50       	subi	r22, 0x01	; 1
    1d66:	21 e0       	ldi	r18, 0x01	; 1
    1d68:	30 e0       	ldi	r19, 0x00	; 0
    1d6a:	02 c0       	rjmp	.+4      	; 0x1d70 <FUNCtwocomptointnbit+0xc>
    1d6c:	22 0f       	add	r18, r18
    1d6e:	33 1f       	adc	r19, r19
    1d70:	6a 95       	dec	r22
    1d72:	e2 f7       	brpl	.-8      	; 0x1d6c <FUNCtwocomptointnbit+0x8>
  mask=signmask-1;
    1d74:	a9 01       	movw	r20, r18
    1d76:	41 50       	subi	r20, 0x01	; 1
    1d78:	51 09       	sbc	r21, r1
  //Let's see if the number is negative
  if (twoscomp & signmask){
    1d7a:	b9 01       	movw	r22, r18
    1d7c:	68 23       	and	r22, r24
    1d7e:	79 23       	and	r23, r25
    1d80:	67 2b       	or	r22, r23
    1d82:	29 f0       	breq	.+10     	; 0x1d8e <FUNCtwocomptointnbit+0x2a>
	twoscomp &= mask;
    twoscomp -= signmask;
    1d84:	84 23       	and	r24, r20
    1d86:	95 23       	and	r25, r21
    1d88:	82 1b       	sub	r24, r18
    1d8a:	93 0b       	sbc	r25, r19
    1d8c:	08 95       	ret
  }else{
	  twoscomp &= mask;
    1d8e:	84 23       	and	r24, r20
    1d90:	95 23       	and	r25, r21
  }
  return twoscomp;
}
    1d92:	08 95       	ret

00001d94 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
	return ((num/10 * 16) + (num % 10));
    1d94:	9d ec       	ldi	r25, 0xCD	; 205
    1d96:	89 9f       	mul	r24, r25
    1d98:	91 2d       	mov	r25, r1
    1d9a:	11 24       	eor	r1, r1
    1d9c:	96 95       	lsr	r25
    1d9e:	96 95       	lsr	r25
    1da0:	96 95       	lsr	r25
    1da2:	39 2f       	mov	r19, r25
    1da4:	33 0f       	add	r19, r19
    1da6:	23 2f       	mov	r18, r19
    1da8:	22 0f       	add	r18, r18
    1daa:	22 0f       	add	r18, r18
    1dac:	23 0f       	add	r18, r19
    1dae:	82 1b       	sub	r24, r18
}
    1db0:	20 e1       	ldi	r18, 0x10	; 16
    1db2:	92 9f       	mul	r25, r18
    1db4:	80 0d       	add	r24, r0
    1db6:	11 24       	eor	r1, r1
    1db8:	08 95       	ret

00001dba <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
	return ((num/16 * 10) + (num % 16));
    1dba:	98 2f       	mov	r25, r24
    1dbc:	92 95       	swap	r25
    1dbe:	9f 70       	andi	r25, 0x0F	; 15
    1dc0:	99 0f       	add	r25, r25
    1dc2:	29 2f       	mov	r18, r25
    1dc4:	22 0f       	add	r18, r18
    1dc6:	22 0f       	add	r18, r18
    1dc8:	92 0f       	add	r25, r18
    1dca:	8f 70       	andi	r24, 0x0F	; 15
}
    1dcc:	89 0f       	add	r24, r25
    1dce:	08 95       	ret

00001dd0 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
    1dd0:	fc 01       	movw	r30, r24
	int i;
	FUNCstr[size]='\0';
    1dd2:	db 01       	movw	r26, r22
    1dd4:	a6 5f       	subi	r26, 0xF6	; 246
    1dd6:	bc 4f       	sbci	r27, 0xFC	; 252
    1dd8:	1c 92       	st	X, r1
	for(i=0;i<size;i++){
    1dda:	16 16       	cp	r1, r22
    1ddc:	17 06       	cpc	r1, r23
    1dde:	14 f5       	brge	.+68     	; 0x1e24 <FUNCresizestr+0x54>
		if(*(string+i)=='\0'){
    1de0:	90 81       	ld	r25, Z
    1de2:	91 11       	cpse	r25, r1
    1de4:	0c c0       	rjmp	.+24     	; 0x1dfe <FUNCresizestr+0x2e>
    1de6:	17 c0       	rjmp	.+46     	; 0x1e16 <FUNCresizestr+0x46>
    1de8:	91 91       	ld	r25, Z+
    1dea:	91 11       	cpse	r25, r1
    1dec:	0d c0       	rjmp	.+26     	; 0x1e08 <FUNCresizestr+0x38>
    1dee:	15 c0       	rjmp	.+42     	; 0x1e1a <FUNCresizestr+0x4a>
			for(;i<size;i++){
				FUNCstr[i]=' ';
    1df0:	81 93       	st	Z+, r24
{
	int i;
	FUNCstr[size]='\0';
	for(i=0;i<size;i++){
		if(*(string+i)=='\0'){
			for(;i<size;i++){
    1df2:	2f 5f       	subi	r18, 0xFF	; 255
    1df4:	3f 4f       	sbci	r19, 0xFF	; 255
    1df6:	26 17       	cp	r18, r22
    1df8:	37 07       	cpc	r19, r23
    1dfa:	d4 f3       	brlt	.-12     	; 0x1df0 <FUNCresizestr+0x20>
    1dfc:	13 c0       	rjmp	.+38     	; 0x1e24 <FUNCresizestr+0x54>
    1dfe:	aa e0       	ldi	r26, 0x0A	; 10
    1e00:	b3 e0       	ldi	r27, 0x03	; 3
    1e02:	31 96       	adiw	r30, 0x01	; 1
char* FUNCresizestr(char *string, int size)
{
	int i;
	FUNCstr[size]='\0';
	for(i=0;i<size;i++){
		if(*(string+i)=='\0'){
    1e04:	20 e0       	ldi	r18, 0x00	; 0
    1e06:	30 e0       	ldi	r19, 0x00	; 0
			for(;i<size;i++){
				FUNCstr[i]=' ';
			}
			break;
		}
		FUNCstr[i]=*(string+i);
    1e08:	9d 93       	st	X+, r25
}
char* FUNCresizestr(char *string, int size)
{
	int i;
	FUNCstr[size]='\0';
	for(i=0;i<size;i++){
    1e0a:	2f 5f       	subi	r18, 0xFF	; 255
    1e0c:	3f 4f       	sbci	r19, 0xFF	; 255
    1e0e:	62 17       	cp	r22, r18
    1e10:	73 07       	cpc	r23, r19
    1e12:	51 f7       	brne	.-44     	; 0x1de8 <FUNCresizestr+0x18>
    1e14:	07 c0       	rjmp	.+14     	; 0x1e24 <FUNCresizestr+0x54>
    1e16:	20 e0       	ldi	r18, 0x00	; 0
    1e18:	30 e0       	ldi	r19, 0x00	; 0
    1e1a:	f9 01       	movw	r30, r18
    1e1c:	e6 5f       	subi	r30, 0xF6	; 246
    1e1e:	fc 4f       	sbci	r31, 0xFC	; 252
		if(*(string+i)=='\0'){
			for(;i<size;i++){
				FUNCstr[i]=' ';
    1e20:	80 e2       	ldi	r24, 0x20	; 32
    1e22:	e6 cf       	rjmp	.-52     	; 0x1df0 <FUNCresizestr+0x20>
			break;
		}
		FUNCstr[i]=*(string+i);
	}
	return FUNCstr;
}
    1e24:	8a e0       	ldi	r24, 0x0A	; 10
    1e26:	93 e0       	ldi	r25, 0x03	; 3
    1e28:	08 95       	ret

00001e2a <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/*
	same as arduino map function.
*/
{
    1e2a:	4f 92       	push	r4
    1e2c:	5f 92       	push	r5
    1e2e:	6f 92       	push	r6
    1e30:	7f 92       	push	r7
    1e32:	af 92       	push	r10
    1e34:	bf 92       	push	r11
    1e36:	cf 92       	push	r12
    1e38:	df 92       	push	r13
    1e3a:	ef 92       	push	r14
    1e3c:	ff 92       	push	r15
    1e3e:	0f 93       	push	r16
    1e40:	1f 93       	push	r17
    1e42:	cf 93       	push	r28
    1e44:	df 93       	push	r29
    1e46:	cd b7       	in	r28, 0x3d	; 61
    1e48:	de b7       	in	r29, 0x3e	; 62
    1e4a:	29 01       	movw	r4, r18
    1e4c:	3a 01       	movw	r6, r20
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    1e4e:	9b 01       	movw	r18, r22
    1e50:	ac 01       	movw	r20, r24
    1e52:	24 19       	sub	r18, r4
    1e54:	35 09       	sbc	r19, r5
    1e56:	46 09       	sbc	r20, r6
    1e58:	57 09       	sbc	r21, r7
    1e5a:	89 89       	ldd	r24, Y+17	; 0x11
    1e5c:	9a 89       	ldd	r25, Y+18	; 0x12
    1e5e:	ab 89       	ldd	r26, Y+19	; 0x13
    1e60:	bc 89       	ldd	r27, Y+20	; 0x14
    1e62:	bc 01       	movw	r22, r24
    1e64:	cd 01       	movw	r24, r26
    1e66:	6a 19       	sub	r22, r10
    1e68:	7b 09       	sbc	r23, r11
    1e6a:	8c 09       	sbc	r24, r12
    1e6c:	9d 09       	sbc	r25, r13
    1e6e:	0e 94 cc 18 	call	0x3198	; 0x3198 <__mulsi3>
    1e72:	a8 01       	movw	r20, r16
    1e74:	97 01       	movw	r18, r14
    1e76:	24 19       	sub	r18, r4
    1e78:	35 09       	sbc	r19, r5
    1e7a:	46 09       	sbc	r20, r6
    1e7c:	57 09       	sbc	r21, r7
    1e7e:	0e 94 24 19 	call	0x3248	; 0x3248 <__divmodsi4>
    1e82:	ca 01       	movw	r24, r20
    1e84:	b9 01       	movw	r22, r18
    1e86:	6a 0d       	add	r22, r10
    1e88:	7b 1d       	adc	r23, r11
    1e8a:	8c 1d       	adc	r24, r12
    1e8c:	9d 1d       	adc	r25, r13
}
    1e8e:	df 91       	pop	r29
    1e90:	cf 91       	pop	r28
    1e92:	1f 91       	pop	r17
    1e94:	0f 91       	pop	r16
    1e96:	ff 90       	pop	r15
    1e98:	ef 90       	pop	r14
    1e9a:	df 90       	pop	r13
    1e9c:	cf 90       	pop	r12
    1e9e:	bf 90       	pop	r11
    1ea0:	af 90       	pop	r10
    1ea2:	7f 90       	pop	r7
    1ea4:	6f 90       	pop	r6
    1ea6:	5f 90       	pop	r5
    1ea8:	4f 90       	pop	r4
    1eaa:	08 95       	ret

00001eac <Power>:
// power: raise base to n-th power; n >= 0
unsigned int Power(uint8_t base, uint8_t n)
{
    unsigned int i, p;
    p = 1;
    for (i = 1; i <= n; ++i)
    1eac:	70 e0       	ldi	r23, 0x00	; 0
    1eae:	61 15       	cp	r22, r1
    1eb0:	71 05       	cpc	r23, r1
    1eb2:	99 f0       	breq	.+38     	; 0x1eda <Power+0x2e>
    1eb4:	41 e0       	ldi	r20, 0x01	; 1
    1eb6:	50 e0       	ldi	r21, 0x00	; 0
    1eb8:	21 e0       	ldi	r18, 0x01	; 1
    1eba:	30 e0       	ldi	r19, 0x00	; 0
        p = p * base;
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	fa 01       	movw	r30, r20
    1ec0:	e8 9f       	mul	r30, r24
    1ec2:	a0 01       	movw	r20, r0
    1ec4:	e9 9f       	mul	r30, r25
    1ec6:	50 0d       	add	r21, r0
    1ec8:	f8 9f       	mul	r31, r24
    1eca:	50 0d       	add	r21, r0
    1ecc:	11 24       	eor	r1, r1
// power: raise base to n-th power; n >= 0
unsigned int Power(uint8_t base, uint8_t n)
{
    unsigned int i, p;
    p = 1;
    for (i = 1; i <= n; ++i)
    1ece:	2f 5f       	subi	r18, 0xFF	; 255
    1ed0:	3f 4f       	sbci	r19, 0xFF	; 255
    1ed2:	62 17       	cp	r22, r18
    1ed4:	73 07       	cpc	r23, r19
    1ed6:	98 f7       	brcc	.-26     	; 0x1ebe <Power+0x12>
    1ed8:	02 c0       	rjmp	.+4      	; 0x1ede <Power+0x32>
}
// power: raise base to n-th power; n >= 0
unsigned int Power(uint8_t base, uint8_t n)
{
    unsigned int i, p;
    p = 1;
    1eda:	41 e0       	ldi	r20, 0x01	; 1
    1edc:	50 e0       	ldi	r21, 0x00	; 0
    for (i = 1; i <= n; ++i)
        p = p * base;
    return p;
}
    1ede:	ca 01       	movw	r24, r20
    1ee0:	08 95       	ret

00001ee2 <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
	int count = 0;
	while ( string[count] != '\0' )
    1ee2:	fc 01       	movw	r30, r24
    1ee4:	20 81       	ld	r18, Z
    1ee6:	22 23       	and	r18, r18
    1ee8:	41 f0       	breq	.+16     	; 0x1efa <StringLength+0x18>
    1eea:	31 96       	adiw	r30, 0x01	; 1
    1eec:	80 e0       	ldi	r24, 0x00	; 0
    1eee:	90 e0       	ldi	r25, 0x00	; 0
		++count;
    1ef0:	01 96       	adiw	r24, 0x01	; 1
}
// Function to count the number of characters in a string
int StringLength (const char string[])
{
	int count = 0;
	while ( string[count] != '\0' )
    1ef2:	21 91       	ld	r18, Z+
    1ef4:	21 11       	cpse	r18, r1
    1ef6:	fc cf       	rjmp	.-8      	; 0x1ef0 <StringLength+0xe>
    1ef8:	08 95       	ret
    return p;
}
// Function to count the number of characters in a string
int StringLength (const char string[])
{
	int count = 0;
    1efa:	80 e0       	ldi	r24, 0x00	; 0
    1efc:	90 e0       	ldi	r25, 0x00	; 0
	while ( string[count] != '\0' )
		++count;
	return count;
}
    1efe:	08 95       	ret

00001f00 <FUNCtrim>:
	s[i] = '\0';
	Reverse(s);
}
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
    1f00:	cf 93       	push	r28
    1f02:	df 93       	push	r29
    1f04:	ec 01       	movw	r28, r24
	int n;
	for (n = StringLength(s)-1; n >= 0; n--)
    1f06:	ed df       	rcall	.-38     	; 0x1ee2 <StringLength>
    1f08:	9c 01       	movw	r18, r24
    1f0a:	21 50       	subi	r18, 0x01	; 1
    1f0c:	31 09       	sbc	r19, r1
    1f0e:	62 f0       	brmi	.+24     	; 0x1f28 <FUNCtrim+0x28>
    1f10:	fe 01       	movw	r30, r28
    1f12:	e8 0f       	add	r30, r24
    1f14:	f9 1f       	adc	r31, r25
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
    1f16:	92 91       	ld	r25, -Z
    1f18:	90 32       	cpi	r25, 0x20	; 32
    1f1a:	19 f0       	breq	.+6      	; 0x1f22 <FUNCtrim+0x22>
    1f1c:	99 50       	subi	r25, 0x09	; 9
    1f1e:	92 30       	cpi	r25, 0x02	; 2
    1f20:	18 f4       	brcc	.+6      	; 0x1f28 <FUNCtrim+0x28>
}
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
	int n;
	for (n = StringLength(s)-1; n >= 0; n--)
    1f22:	21 50       	subi	r18, 0x01	; 1
    1f24:	31 09       	sbc	r19, r1
    1f26:	b8 f7       	brcc	.-18     	; 0x1f16 <FUNCtrim+0x16>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
			break;
	s[n+1] = '\0';
    1f28:	c2 0f       	add	r28, r18
    1f2a:	d3 1f       	adc	r29, r19
    1f2c:	19 82       	std	Y+1, r1	; 0x01
	return n;
}
    1f2e:	c9 01       	movw	r24, r18
    1f30:	df 91       	pop	r29
    1f32:	cf 91       	pop	r28
    1f34:	08 95       	ret

00001f36 <Reverse>:
		++count;
	return count;
}
// reverse: reverse string s in place
void Reverse(char s[])
{
    1f36:	cf 93       	push	r28
    1f38:	df 93       	push	r29
    1f3a:	ec 01       	movw	r28, r24
	int c, i, j;
	for (i = 0, j = StringLength(s)-1; i < j; i++, j--){
    1f3c:	d2 df       	rcall	.-92     	; 0x1ee2 <StringLength>
    1f3e:	9c 01       	movw	r18, r24
    1f40:	21 50       	subi	r18, 0x01	; 1
    1f42:	31 09       	sbc	r19, r1
    1f44:	12 16       	cp	r1, r18
    1f46:	13 06       	cpc	r1, r19
    1f48:	84 f4       	brge	.+32     	; 0x1f6a <Reverse+0x34>
    1f4a:	de 01       	movw	r26, r28
    1f4c:	a8 0f       	add	r26, r24
    1f4e:	b9 1f       	adc	r27, r25
    1f50:	fe 01       	movw	r30, r28
    1f52:	80 e0       	ldi	r24, 0x00	; 0
    1f54:	90 e0       	ldi	r25, 0x00	; 0
		c = s[i];
    1f56:	40 81       	ld	r20, Z
		s[i] = s[j];
    1f58:	5e 91       	ld	r21, -X
    1f5a:	51 93       	st	Z+, r21
		s[j] = c;
    1f5c:	4c 93       	st	X, r20
}
// reverse: reverse string s in place
void Reverse(char s[])
{
	int c, i, j;
	for (i = 0, j = StringLength(s)-1; i < j; i++, j--){
    1f5e:	01 96       	adiw	r24, 0x01	; 1
    1f60:	21 50       	subi	r18, 0x01	; 1
    1f62:	31 09       	sbc	r19, r1
    1f64:	82 17       	cp	r24, r18
    1f66:	93 07       	cpc	r25, r19
    1f68:	b4 f3       	brlt	.-20     	; 0x1f56 <Reverse+0x20>
		c = s[i];
		s[i] = s[j];
		s[j] = c;
	}
}
    1f6a:	df 91       	pop	r29
    1f6c:	cf 91       	pop	r28
    1f6e:	08 95       	ret

00001f70 <FUNCi32toa>:
				v[j+gap] = temp;
			}
}
// i32toa: convert n to characters in s
void FUNCi32toa(int32_t n, char s[])
{
    1f70:	6f 92       	push	r6
    1f72:	7f 92       	push	r7
    1f74:	8f 92       	push	r8
    1f76:	9f 92       	push	r9
    1f78:	af 92       	push	r10
    1f7a:	bf 92       	push	r11
    1f7c:	cf 92       	push	r12
    1f7e:	df 92       	push	r13
    1f80:	ef 92       	push	r14
    1f82:	ff 92       	push	r15
    1f84:	0f 93       	push	r16
    1f86:	1f 93       	push	r17
    1f88:	cf 93       	push	r28
    1f8a:	df 93       	push	r29
    1f8c:	6b 01       	movw	r12, r22
    1f8e:	7c 01       	movw	r14, r24
    1f90:	ea 01       	movw	r28, r20
    1f92:	dc 01       	movw	r26, r24
    1f94:	cb 01       	movw	r24, r22
    1f96:	ff 20       	and	r15, r15
    1f98:	3c f4       	brge	.+14     	; 0x1fa8 <FUNCi32toa+0x38>
    1f9a:	88 27       	eor	r24, r24
    1f9c:	99 27       	eor	r25, r25
    1f9e:	dc 01       	movw	r26, r24
    1fa0:	8c 19       	sub	r24, r12
    1fa2:	9d 09       	sbc	r25, r13
    1fa4:	ae 09       	sbc	r26, r14
    1fa6:	bf 09       	sbc	r27, r15
    1fa8:	bc 01       	movw	r22, r24
    1faa:	cd 01       	movw	r24, r26
    1fac:	71 2c       	mov	r7, r1
	int32_t sign;
	if ((sign = n) < 0) // record sign
	n = -n; // make n positive
	i = 0;
	do { // generate digits in reverse order
		s[i++] = n % 10 + '0'; // get next digit
    1fae:	0f 2e       	mov	r0, r31
    1fb0:	fa e0       	ldi	r31, 0x0A	; 10
    1fb2:	8f 2e       	mov	r8, r31
    1fb4:	91 2c       	mov	r9, r1
    1fb6:	a1 2c       	mov	r10, r1
    1fb8:	b1 2c       	mov	r11, r1
    1fba:	f0 2d       	mov	r31, r0
    1fbc:	01 c0       	rjmp	.+2      	; 0x1fc0 <FUNCi32toa+0x50>
    1fbe:	76 2c       	mov	r7, r6
    1fc0:	66 24       	eor	r6, r6
    1fc2:	63 94       	inc	r6
    1fc4:	67 0c       	add	r6, r7
    1fc6:	8e 01       	movw	r16, r28
    1fc8:	07 0d       	add	r16, r7
    1fca:	11 1d       	adc	r17, r1
    1fcc:	a5 01       	movw	r20, r10
    1fce:	94 01       	movw	r18, r8
    1fd0:	0e 94 24 19 	call	0x3248	; 0x3248 <__divmodsi4>
    1fd4:	60 5d       	subi	r22, 0xD0	; 208
    1fd6:	f8 01       	movw	r30, r16
    1fd8:	60 83       	st	Z, r22
	}while ((n /= 10) > 0); // delete it
    1fda:	62 2f       	mov	r22, r18
    1fdc:	73 2f       	mov	r23, r19
    1fde:	84 2f       	mov	r24, r20
    1fe0:	95 2f       	mov	r25, r21
    1fe2:	16 16       	cp	r1, r22
    1fe4:	17 06       	cpc	r1, r23
    1fe6:	18 06       	cpc	r1, r24
    1fe8:	19 06       	cpc	r1, r25
    1fea:	4c f3       	brlt	.-46     	; 0x1fbe <FUNCi32toa+0x4e>
	if (sign < 0)
    1fec:	ff 20       	and	r15, r15
    1fee:	4c f4       	brge	.+18     	; 0x2002 <FUNCi32toa+0x92>
	s[i++] = '-';
    1ff0:	fe 01       	movw	r30, r28
    1ff2:	e6 0d       	add	r30, r6
    1ff4:	f1 1d       	adc	r31, r1
    1ff6:	8d e2       	ldi	r24, 0x2D	; 45
    1ff8:	80 83       	st	Z, r24
    1ffa:	68 94       	set
    1ffc:	66 24       	eor	r6, r6
    1ffe:	61 f8       	bld	r6, 1
    2000:	67 0c       	add	r6, r7
	s[i] = '\0';
    2002:	fe 01       	movw	r30, r28
    2004:	e6 0d       	add	r30, r6
    2006:	f1 1d       	adc	r31, r1
    2008:	10 82       	st	Z, r1
	Reverse(s);
    200a:	ce 01       	movw	r24, r28
    200c:	94 df       	rcall	.-216    	; 0x1f36 <Reverse>
}
    200e:	df 91       	pop	r29
    2010:	cf 91       	pop	r28
    2012:	1f 91       	pop	r17
    2014:	0f 91       	pop	r16
    2016:	ff 90       	pop	r15
    2018:	ef 90       	pop	r14
    201a:	df 90       	pop	r13
    201c:	cf 90       	pop	r12
    201e:	bf 90       	pop	r11
    2020:	af 90       	pop	r10
    2022:	9f 90       	pop	r9
    2024:	8f 90       	pop	r8
    2026:	7f 90       	pop	r7
    2028:	6f 90       	pop	r6
    202a:	08 95       	ret

0000202c <FUNCi16toa>:
// i16toa: convert n to characters in s
void FUNCi16toa(int16_t n, char s[])
{
    202c:	ef 92       	push	r14
    202e:	ff 92       	push	r15
    2030:	0f 93       	push	r16
    2032:	1f 93       	push	r17
    2034:	cf 93       	push	r28
    2036:	df 93       	push	r29
    2038:	8c 01       	movw	r16, r24
    203a:	eb 01       	movw	r28, r22
    203c:	99 23       	and	r25, r25
    203e:	24 f4       	brge	.+8      	; 0x2048 <FUNCi16toa+0x1c>
    2040:	88 27       	eor	r24, r24
    2042:	99 27       	eor	r25, r25
    2044:	80 1b       	sub	r24, r16
    2046:	91 0b       	sbc	r25, r17
    2048:	20 e0       	ldi	r18, 0x00	; 0
	int16_t sign;
	if ((sign = n) < 0) // record sign
		n = -n; // make n positive
	i = 0;
	do { // generate digits in reverse order
		s[i++] = n % 10 + '0'; // get next digit
    204a:	0f 2e       	mov	r0, r31
    204c:	fa e0       	ldi	r31, 0x0A	; 10
    204e:	ef 2e       	mov	r14, r31
    2050:	f1 2c       	mov	r15, r1
    2052:	f0 2d       	mov	r31, r0
    2054:	01 c0       	rjmp	.+2      	; 0x2058 <FUNCi16toa+0x2c>
    2056:	23 2f       	mov	r18, r19
    2058:	31 e0       	ldi	r19, 0x01	; 1
    205a:	32 0f       	add	r19, r18
    205c:	fe 01       	movw	r30, r28
    205e:	e2 0f       	add	r30, r18
    2060:	f1 1d       	adc	r31, r1
    2062:	b7 01       	movw	r22, r14
    2064:	0e 94 ef 18 	call	0x31de	; 0x31de <__divmodhi4>
    2068:	80 5d       	subi	r24, 0xD0	; 208
    206a:	80 83       	st	Z, r24
	}while ((n /= 10) > 0); // delete it
    206c:	86 2f       	mov	r24, r22
    206e:	97 2f       	mov	r25, r23
    2070:	18 16       	cp	r1, r24
    2072:	19 06       	cpc	r1, r25
    2074:	84 f3       	brlt	.-32     	; 0x2056 <FUNCi16toa+0x2a>
	if (sign < 0)
    2076:	11 23       	and	r17, r17
    2078:	3c f4       	brge	.+14     	; 0x2088 <FUNCi16toa+0x5c>
		s[i++] = '-';
    207a:	fe 01       	movw	r30, r28
    207c:	e3 0f       	add	r30, r19
    207e:	f1 1d       	adc	r31, r1
    2080:	8d e2       	ldi	r24, 0x2D	; 45
    2082:	80 83       	st	Z, r24
    2084:	32 e0       	ldi	r19, 0x02	; 2
    2086:	32 0f       	add	r19, r18
	s[i] = '\0';
    2088:	fe 01       	movw	r30, r28
    208a:	e3 0f       	add	r30, r19
    208c:	f1 1d       	adc	r31, r1
    208e:	10 82       	st	Z, r1
	Reverse(s);
    2090:	ce 01       	movw	r24, r28
    2092:	51 df       	rcall	.-350    	; 0x1f36 <Reverse>
}
    2094:	df 91       	pop	r29
    2096:	cf 91       	pop	r28
    2098:	1f 91       	pop	r17
    209a:	0f 91       	pop	r16
    209c:	ff 90       	pop	r15
    209e:	ef 90       	pop	r14
    20a0:	08 95       	ret

000020a2 <FUNCui16toa>:
// ui16toa: convert n to characters in s
void FUNCui16toa(uint16_t n, char s[])
{
    20a2:	1f 93       	push	r17
    20a4:	cf 93       	push	r28
    20a6:	df 93       	push	r29
    20a8:	ac 01       	movw	r20, r24
    20aa:	fb 01       	movw	r30, r22
	uint8_t i;
	i = 0;
    20ac:	80 e0       	ldi	r24, 0x00	; 0
	do { // generate digits in reverse order
		s[i++] = n % 10 + '0'; // get next digit
    20ae:	11 e0       	ldi	r17, 0x01	; 1
    20b0:	18 0f       	add	r17, r24
    20b2:	ef 01       	movw	r28, r30
    20b4:	c8 0f       	add	r28, r24
    20b6:	d1 1d       	adc	r29, r1
    20b8:	9a 01       	movw	r18, r20
    20ba:	ad ec       	ldi	r26, 0xCD	; 205
    20bc:	bc ec       	ldi	r27, 0xCC	; 204
    20be:	0e 94 49 19 	call	0x3292	; 0x3292 <__umulhisi3>
    20c2:	96 95       	lsr	r25
    20c4:	87 95       	ror	r24
    20c6:	96 95       	lsr	r25
    20c8:	87 95       	ror	r24
    20ca:	96 95       	lsr	r25
    20cc:	87 95       	ror	r24
    20ce:	9c 01       	movw	r18, r24
    20d0:	22 0f       	add	r18, r18
    20d2:	33 1f       	adc	r19, r19
    20d4:	88 0f       	add	r24, r24
    20d6:	99 1f       	adc	r25, r25
    20d8:	88 0f       	add	r24, r24
    20da:	99 1f       	adc	r25, r25
    20dc:	88 0f       	add	r24, r24
    20de:	99 1f       	adc	r25, r25
    20e0:	82 0f       	add	r24, r18
    20e2:	93 1f       	adc	r25, r19
    20e4:	9a 01       	movw	r18, r20
    20e6:	28 1b       	sub	r18, r24
    20e8:	39 0b       	sbc	r19, r25
    20ea:	c9 01       	movw	r24, r18
    20ec:	80 5d       	subi	r24, 0xD0	; 208
    20ee:	88 83       	st	Y, r24
	}while ((n /= 10) > 0); // delete it
    20f0:	9a 01       	movw	r18, r20
    20f2:	0e 94 49 19 	call	0x3292	; 0x3292 <__umulhisi3>
    20f6:	ac 01       	movw	r20, r24
    20f8:	56 95       	lsr	r21
    20fa:	47 95       	ror	r20
    20fc:	56 95       	lsr	r21
    20fe:	47 95       	ror	r20
    2100:	56 95       	lsr	r21
    2102:	47 95       	ror	r20
void FUNCui16toa(uint16_t n, char s[])
{
	uint8_t i;
	i = 0;
	do { // generate digits in reverse order
		s[i++] = n % 10 + '0'; // get next digit
    2104:	81 2f       	mov	r24, r17
	}while ((n /= 10) > 0); // delete it
    2106:	41 15       	cp	r20, r1
    2108:	51 05       	cpc	r21, r1
    210a:	89 f6       	brne	.-94     	; 0x20ae <FUNCui16toa+0xc>
	s[i] = '\0';
    210c:	df 01       	movw	r26, r30
    210e:	a1 0f       	add	r26, r17
    2110:	b1 1d       	adc	r27, r1
    2112:	1c 92       	st	X, r1
	Reverse(s);
    2114:	cf 01       	movw	r24, r30
    2116:	0f df       	rcall	.-482    	; 0x1f36 <Reverse>
}
    2118:	df 91       	pop	r29
    211a:	cf 91       	pop	r28
    211c:	1f 91       	pop	r17
    211e:	08 95       	ret

00002120 <FUNCbcd2bin>:
		s[j] = c;
	}
}
unsigned char FUNCbcd2bin(unsigned char val)
{
	return (val & 0x0f) + (val >> 4) * 10;
    2120:	98 2f       	mov	r25, r24
    2122:	92 95       	swap	r25
    2124:	9f 70       	andi	r25, 0x0F	; 15
    2126:	99 0f       	add	r25, r25
    2128:	29 2f       	mov	r18, r25
    212a:	22 0f       	add	r18, r18
    212c:	22 0f       	add	r18, r18
    212e:	92 0f       	add	r25, r18
    2130:	8f 70       	andi	r24, 0x0F	; 15
}
    2132:	89 0f       	add	r24, r25
    2134:	08 95       	ret

00002136 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned val)
{
    2136:	ac 01       	movw	r20, r24
	return ((val / 10) << 4) + val % 10;
    2138:	9c 01       	movw	r18, r24
    213a:	ad ec       	ldi	r26, 0xCD	; 205
    213c:	bc ec       	ldi	r27, 0xCC	; 204
    213e:	0e 94 49 19 	call	0x3292	; 0x3292 <__umulhisi3>
    2142:	96 95       	lsr	r25
    2144:	87 95       	ror	r24
    2146:	96 95       	lsr	r25
    2148:	87 95       	ror	r24
    214a:	96 95       	lsr	r25
    214c:	87 95       	ror	r24
    214e:	bc 01       	movw	r22, r24
    2150:	66 0f       	add	r22, r22
    2152:	77 1f       	adc	r23, r23
    2154:	9c 01       	movw	r18, r24
    2156:	22 0f       	add	r18, r18
    2158:	33 1f       	adc	r19, r19
    215a:	22 0f       	add	r18, r18
    215c:	33 1f       	adc	r19, r19
    215e:	22 0f       	add	r18, r18
    2160:	33 1f       	adc	r19, r19
    2162:	26 0f       	add	r18, r22
    2164:	37 1f       	adc	r19, r23
    2166:	42 1b       	sub	r20, r18
    2168:	53 0b       	sbc	r21, r19
}
    216a:	34 2f       	mov	r19, r20
    216c:	20 e1       	ldi	r18, 0x10	; 16
    216e:	82 9f       	mul	r24, r18
    2170:	30 0d       	add	r19, r0
    2172:	11 24       	eor	r1, r1
    2174:	83 2f       	mov	r24, r19
    2176:	08 95       	ret

00002178 <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
    2178:	cf 92       	push	r12
    217a:	df 92       	push	r13
    217c:	ef 92       	push	r14
    217e:	ff 92       	push	r15
    2180:	cf 93       	push	r28
    2182:	df 93       	push	r29
    2184:	cd b7       	in	r28, 0x3d	; 61
    2186:	de b7       	in	r29, 0x3e	; 62
    2188:	28 97       	sbiw	r28, 0x08	; 8
    218a:	0f b6       	in	r0, 0x3f	; 63
    218c:	f8 94       	cli
    218e:	de bf       	out	0x3e, r29	; 62
    2190:	0f be       	out	0x3f, r0	; 63
    2192:	cd bf       	out	0x3d, r28	; 61
    2194:	6b 01       	movw	r12, r22
    2196:	7c 01       	movw	r14, r24
    2198:	69 83       	std	Y+1, r22	; 0x01
    219a:	7a 83       	std	Y+2, r23	; 0x02
    219c:	8b 83       	std	Y+3, r24	; 0x03
    219e:	9c 83       	std	Y+4, r25	; 0x04
    21a0:	2d 83       	std	Y+5, r18	; 0x05
    21a2:	3e 83       	std	Y+6, r19	; 0x06
    21a4:	4f 83       	std	Y+7, r20	; 0x07
    21a6:	58 87       	std	Y+8, r21	; 0x08
	long r;
	if (a < b)
    21a8:	c2 16       	cp	r12, r18
    21aa:	d3 06       	cpc	r13, r19
    21ac:	e4 06       	cpc	r14, r20
    21ae:	f5 06       	cpc	r15, r21
    21b0:	34 f4       	brge	.+12     	; 0x21be <FUNCgcd1+0x46>
		FUNCswap(&a, &b);
    21b2:	be 01       	movw	r22, r28
    21b4:	6b 5f       	subi	r22, 0xFB	; 251
    21b6:	7f 4f       	sbci	r23, 0xFF	; 255
    21b8:	ce 01       	movw	r24, r28
    21ba:	01 96       	adiw	r24, 0x01	; 1
    21bc:	7f dc       	rcall	.-1794   	; 0x1abc <FUNCswap>
	if (!b){
    21be:	8d 81       	ldd	r24, Y+5	; 0x05
    21c0:	9e 81       	ldd	r25, Y+6	; 0x06
    21c2:	af 81       	ldd	r26, Y+7	; 0x07
    21c4:	b8 85       	ldd	r27, Y+8	; 0x08
    21c6:	89 2b       	or	r24, r25
    21c8:	8a 2b       	or	r24, r26
    21ca:	8b 2b       	or	r24, r27
    21cc:	71 f4       	brne	.+28     	; 0x21ea <FUNCgcd1+0x72>
		while ((r = a % b) != 0) {
    21ce:	69 81       	ldd	r22, Y+1	; 0x01
    21d0:	7a 81       	ldd	r23, Y+2	; 0x02
    21d2:	8b 81       	ldd	r24, Y+3	; 0x03
    21d4:	9c 81       	ldd	r25, Y+4	; 0x04
    21d6:	20 e0       	ldi	r18, 0x00	; 0
    21d8:	30 e0       	ldi	r19, 0x00	; 0
    21da:	a9 01       	movw	r20, r18
    21dc:	0e 94 24 19 	call	0x3248	; 0x3248 <__divmodsi4>
    21e0:	61 15       	cp	r22, r1
    21e2:	71 05       	cpc	r23, r1
    21e4:	81 05       	cpc	r24, r1
    21e6:	91 05       	cpc	r25, r1
    21e8:	29 f4       	brne	.+10     	; 0x21f4 <FUNCgcd1+0x7c>
			a = b;
			b = r;
		}
	}	
	return b;
    21ea:	6d 81       	ldd	r22, Y+5	; 0x05
    21ec:	7e 81       	ldd	r23, Y+6	; 0x06
    21ee:	8f 81       	ldd	r24, Y+7	; 0x07
    21f0:	98 85       	ldd	r25, Y+8	; 0x08
    21f2:	05 c0       	rjmp	.+10     	; 0x21fe <FUNCgcd1+0x86>
	if (a < b)
		FUNCswap(&a, &b);
	if (!b){
		while ((r = a % b) != 0) {
			a = b;
			b = r;
    21f4:	6d 83       	std	Y+5, r22	; 0x05
    21f6:	7e 83       	std	Y+6, r23	; 0x06
    21f8:	8f 83       	std	Y+7, r24	; 0x07
    21fa:	98 87       	std	Y+8, r25	; 0x08
    21fc:	f6 cf       	rjmp	.-20     	; 0x21ea <FUNCgcd1+0x72>
		}
	}	
	return b;
}
    21fe:	28 96       	adiw	r28, 0x08	; 8
    2200:	0f b6       	in	r0, 0x3f	; 63
    2202:	f8 94       	cli
    2204:	de bf       	out	0x3e, r29	; 62
    2206:	0f be       	out	0x3f, r0	; 63
    2208:	cd bf       	out	0x3d, r28	; 61
    220a:	df 91       	pop	r29
    220c:	cf 91       	pop	r28
    220e:	ff 90       	pop	r15
    2210:	ef 90       	pop	r14
    2212:	df 90       	pop	r13
    2214:	cf 90       	pop	r12
    2216:	08 95       	ret

00002218 <FUNCpincheck>:
	uint8_t lh;
	if(port & (1<<pin))
		lh=1;
	else
		lh=0;
	return lh;
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	02 c0       	rjmp	.+4      	; 0x2220 <FUNCpincheck+0x8>
    221c:	95 95       	asr	r25
    221e:	87 95       	ror	r24
    2220:	6a 95       	dec	r22
    2222:	e2 f7       	brpl	.-8      	; 0x221c <FUNCpincheck+0x4>
}
    2224:	81 70       	andi	r24, 0x01	; 1
    2226:	08 95       	ret

00002228 <FUNCprint_binary>:
char* FUNCprint_binary(uint8_t number)
{
    2228:	ea e0       	ldi	r30, 0x0A	; 10
    222a:	f3 e0       	ldi	r31, 0x03	; 3
	uint8_t i,c;
    for(i=128,c=0;i;i>>=1,c++){
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	20 e8       	ldi	r18, 0x80	; 128
	(number & i) ? (FUNCstr[c]='1') : (FUNCstr[c]='0');
    2230:	50 e3       	ldi	r21, 0x30	; 48
    2232:	41 e3       	ldi	r20, 0x31	; 49
    2234:	38 2f       	mov	r19, r24
    2236:	32 23       	and	r19, r18
    2238:	11 f0       	breq	.+4      	; 0x223e <FUNCprint_binary+0x16>
    223a:	40 83       	st	Z, r20
    223c:	01 c0       	rjmp	.+2      	; 0x2240 <FUNCprint_binary+0x18>
    223e:	50 83       	st	Z, r21
	return lh;
}
char* FUNCprint_binary(uint8_t number)
{
	uint8_t i,c;
    for(i=128,c=0;i;i>>=1,c++){
    2240:	26 95       	lsr	r18
    2242:	9f 5f       	subi	r25, 0xFF	; 255
    2244:	31 96       	adiw	r30, 0x01	; 1
    2246:	98 30       	cpi	r25, 0x08	; 8
    2248:	a9 f7       	brne	.-22     	; 0x2234 <FUNCprint_binary+0xc>
	(number & i) ? (FUNCstr[c]='1') : (FUNCstr[c]='0');
	}
	FUNCstr[c]='\0';
    224a:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <FUNCstr+0x8>
	return FUNCstr;
}
    224e:	8a e0       	ldi	r24, 0x0A	; 10
    2250:	93 e0       	ldi	r25, 0x03	; 3
    2252:	08 95       	ret

00002254 <FUNCmayia>:
// power: raise base to n-th power; n >= 0
unsigned int Power(uint8_t base, uint8_t n)
{
    unsigned int i, p;
    p = 1;
    for (i = 1; i <= n; ++i)
    2254:	a4 2f       	mov	r26, r20
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	10 97       	sbiw	r26, 0x00	; 0
    225a:	61 f0       	breq	.+24     	; 0x2274 <FUNCmayia+0x20>
    225c:	21 e0       	ldi	r18, 0x01	; 1
    225e:	30 e0       	ldi	r19, 0x00	; 0
    2260:	e1 e0       	ldi	r30, 0x01	; 1
    2262:	f0 e0       	ldi	r31, 0x00	; 0
        p = p * base;
    2264:	ee 0f       	add	r30, r30
    2266:	ff 1f       	adc	r31, r31
// power: raise base to n-th power; n >= 0
unsigned int Power(uint8_t base, uint8_t n)
{
    unsigned int i, p;
    p = 1;
    for (i = 1; i <= n; ++i)
    2268:	2f 5f       	subi	r18, 0xFF	; 255
    226a:	3f 4f       	sbci	r19, 0xFF	; 255
    226c:	a2 17       	cp	r26, r18
    226e:	b3 07       	cpc	r27, r19
    2270:	c8 f7       	brcc	.-14     	; 0x2264 <FUNCmayia+0x10>
    2272:	02 c0       	rjmp	.+4      	; 0x2278 <FUNCmayia+0x24>
}
// power: raise base to n-th power; n >= 0
unsigned int Power(uint8_t base, uint8_t n)
{
    unsigned int i, p;
    p = 1;
    2274:	e1 e0       	ldi	r30, 0x01	; 1
    2276:	f0 e0       	ldi	r31, 0x00	; 0
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask=Power(2,nbits)-1;
    2278:	31 97       	sbiw	r30, 0x01	; 1
	xi&=mask;
	xf&=mask;
    227a:	6e 23       	and	r22, r30
    227c:	7f 23       	and	r23, r31
	diff=xf^xi;
    227e:	8e 23       	and	r24, r30
    2280:	9f 23       	and	r25, r31
    2282:	86 27       	eor	r24, r22
    2284:	97 27       	eor	r25, r23
	trans=diff&xf;
	return (trans<<nbits)|diff;
    2286:	68 23       	and	r22, r24
    2288:	79 23       	and	r23, r25
    228a:	02 c0       	rjmp	.+4      	; 0x2290 <FUNCmayia+0x3c>
    228c:	66 0f       	add	r22, r22
    228e:	77 1f       	adc	r23, r23
    2290:	4a 95       	dec	r20
    2292:	e2 f7       	brpl	.-8      	; 0x228c <FUNCmayia+0x38>
}
    2294:	86 2b       	or	r24, r22
    2296:	97 2b       	or	r25, r23
    2298:	08 95       	ret

0000229a <FUNCenable>:
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/*
** procedure and function
*/
FUNC FUNCenable( void )
{
    229a:	fc 01       	movw	r30, r24
	uint8_t tSREG;
	tSREG=SREG;
    229c:	9f b7       	in	r25, 0x3f	; 63
	SREG&=~(1<<GLOBAL_INTERRUPT_ENABLE);
    229e:	8f b7       	in	r24, 0x3f	; 63
    22a0:	8f 77       	andi	r24, 0x7F	; 127
    22a2:	8f bf       	out	0x3f, r24	; 63
	func.putstr=FUNCputstr;
	func.getnum=FUNCgetnum;
	func.getnumv2=FUNCgetnumv2;
	func.readint=FUNCreadint;
	*/
	SREG=tSREG;
    22a4:	9f bf       	out	0x3f, r25	; 63
	/******/
	return func;
    22a6:	86 e5       	ldi	r24, 0x56	; 86
    22a8:	9f e0       	ldi	r25, 0x0F	; 15
    22aa:	91 83       	std	Z+1, r25	; 0x01
    22ac:	80 83       	st	Z, r24
    22ae:	81 e7       	ldi	r24, 0x71	; 113
    22b0:	9f e0       	ldi	r25, 0x0F	; 15
    22b2:	93 83       	std	Z+3, r25	; 0x03
    22b4:	82 83       	std	Z+2, r24	; 0x02
    22b6:	8b e9       	ldi	r24, 0x9B	; 155
    22b8:	9f e0       	ldi	r25, 0x0F	; 15
    22ba:	95 83       	std	Z+5, r25	; 0x05
    22bc:	84 83       	std	Z+4, r24	; 0x04
    22be:	8a e2       	ldi	r24, 0x2A	; 42
    22c0:	91 e1       	ldi	r25, 0x11	; 17
    22c2:	97 83       	std	Z+7, r25	; 0x07
    22c4:	86 83       	std	Z+6, r24	; 0x06
    22c6:	83 e4       	ldi	r24, 0x43	; 67
    22c8:	9d e0       	ldi	r25, 0x0D	; 13
    22ca:	91 87       	std	Z+9, r25	; 0x09
    22cc:	80 87       	std	Z+8, r24	; 0x08
    22ce:	81 e5       	ldi	r24, 0x51	; 81
    22d0:	9d e0       	ldi	r25, 0x0D	; 13
    22d2:	93 87       	std	Z+11, r25	; 0x0b
    22d4:	82 87       	std	Z+10, r24	; 0x0a
    22d6:	83 e5       	ldi	r24, 0x53	; 83
    22d8:	9d e0       	ldi	r25, 0x0D	; 13
    22da:	95 87       	std	Z+13, r25	; 0x0d
    22dc:	84 87       	std	Z+12, r24	; 0x0c
    22de:	86 e5       	ldi	r24, 0x56	; 86
    22e0:	9d e0       	ldi	r25, 0x0D	; 13
    22e2:	97 87       	std	Z+15, r25	; 0x0f
    22e4:	86 87       	std	Z+14, r24	; 0x0e
    22e6:	89 e5       	ldi	r24, 0x59	; 89
    22e8:	9d e0       	ldi	r25, 0x0D	; 13
    22ea:	91 8b       	std	Z+17, r25	; 0x11
    22ec:	80 8b       	std	Z+16, r24	; 0x10
    22ee:	8c e5       	ldi	r24, 0x5C	; 92
    22f0:	9d e0       	ldi	r25, 0x0D	; 13
    22f2:	93 8b       	std	Z+19, r25	; 0x13
    22f4:	82 8b       	std	Z+18, r24	; 0x12
    22f6:	8d e4       	ldi	r24, 0x4D	; 77
    22f8:	9d e0       	ldi	r25, 0x0D	; 13
    22fa:	95 8b       	std	Z+21, r25	; 0x15
    22fc:	84 8b       	std	Z+20, r24	; 0x14
    22fe:	8f e4       	ldi	r24, 0x4F	; 79
    2300:	9d e0       	ldi	r25, 0x0D	; 13
    2302:	97 8b       	std	Z+23, r25	; 0x17
    2304:	86 8b       	std	Z+22, r24	; 0x16
    2306:	8e e5       	ldi	r24, 0x5E	; 94
    2308:	9d e0       	ldi	r25, 0x0D	; 13
    230a:	91 8f       	std	Z+25, r25	; 0x19
    230c:	80 8f       	std	Z+24, r24	; 0x18
    230e:	8f e7       	ldi	r24, 0x7F	; 127
    2310:	9d e0       	ldi	r25, 0x0D	; 13
    2312:	93 8f       	std	Z+27, r25	; 0x1b
    2314:	82 8f       	std	Z+26, r24	; 0x1a
    2316:	8d e8       	ldi	r24, 0x8D	; 141
    2318:	9d e0       	ldi	r25, 0x0D	; 13
    231a:	95 8f       	std	Z+29, r25	; 0x1d
    231c:	84 8f       	std	Z+28, r24	; 0x1c
    231e:	8f ea       	ldi	r24, 0xAF	; 175
    2320:	9d e0       	ldi	r25, 0x0D	; 13
    2322:	97 8f       	std	Z+31, r25	; 0x1f
    2324:	86 8f       	std	Z+30, r24	; 0x1e
    2326:	86 e1       	ldi	r24, 0x16	; 22
    2328:	90 e1       	ldi	r25, 0x10	; 16
    232a:	91 a3       	std	Z+33, r25	; 0x21
    232c:	80 a3       	std	Z+32, r24	; 0x20
    232e:	81 e5       	ldi	r24, 0x51	; 81
    2330:	90 e1       	ldi	r25, 0x10	; 16
    2332:	93 a3       	std	Z+35, r25	; 0x23
    2334:	82 a3       	std	Z+34, r24	; 0x22
    2336:	88 eb       	ldi	r24, 0xB8	; 184
    2338:	9f e0       	ldi	r25, 0x0F	; 15
    233a:	95 a3       	std	Z+37, r25	; 0x25
    233c:	84 a3       	std	Z+36, r24	; 0x24
    233e:	80 e8       	ldi	r24, 0x80	; 128
    2340:	9f e0       	ldi	r25, 0x0F	; 15
    2342:	97 a3       	std	Z+39, r25	; 0x27
    2344:	86 a3       	std	Z+38, r24	; 0x26
    2346:	85 e5       	ldi	r24, 0x55	; 85
    2348:	9e e0       	ldi	r25, 0x0E	; 14
    234a:	91 a7       	std	Z+41, r25	; 0x29
    234c:	80 a7       	std	Z+40, r24	; 0x28
    234e:	8a e5       	ldi	r24, 0x5A	; 90
    2350:	9e e0       	ldi	r25, 0x0E	; 14
    2352:	93 a7       	std	Z+43, r25	; 0x2b
    2354:	82 a7       	std	Z+42, r24	; 0x2a
    2356:	89 e6       	ldi	r24, 0x69	; 105
    2358:	9e e0       	ldi	r25, 0x0E	; 14
    235a:	95 a7       	std	Z+45, r25	; 0x2d
    235c:	84 a7       	std	Z+44, r24	; 0x2c
    235e:	8d e8       	ldi	r24, 0x8D	; 141
    2360:	9e e0       	ldi	r25, 0x0E	; 14
    2362:	97 a7       	std	Z+47, r25	; 0x2f
    2364:	86 a7       	std	Z+46, r24	; 0x2e
    2366:	8f e8       	ldi	r24, 0x8F	; 143
    2368:	9e e0       	ldi	r25, 0x0E	; 14
    236a:	91 ab       	std	Z+49, r25	; 0x31
    236c:	80 ab       	std	Z+48, r24	; 0x30
    236e:	89 e9       	ldi	r24, 0x99	; 153
    2370:	9e e0       	ldi	r25, 0x0E	; 14
    2372:	93 ab       	std	Z+51, r25	; 0x33
    2374:	82 ab       	std	Z+50, r24	; 0x32
    2376:	86 ea       	ldi	r24, 0xA6	; 166
    2378:	9e e0       	ldi	r25, 0x0E	; 14
    237a:	95 ab       	std	Z+53, r25	; 0x35
    237c:	84 ab       	std	Z+52, r24	; 0x34
    237e:	82 eb       	ldi	r24, 0xB2	; 178
    2380:	9e e0       	ldi	r25, 0x0E	; 14
    2382:	97 ab       	std	Z+55, r25	; 0x37
    2384:	86 ab       	std	Z+54, r24	; 0x36
    2386:	8a ec       	ldi	r24, 0xCA	; 202
    2388:	9e e0       	ldi	r25, 0x0E	; 14
    238a:	91 af       	std	Z+57, r25	; 0x39
    238c:	80 af       	std	Z+56, r24	; 0x38
    238e:	8d ed       	ldi	r24, 0xDD	; 221
    2390:	9e e0       	ldi	r25, 0x0E	; 14
    2392:	93 af       	std	Z+59, r25	; 0x3b
    2394:	82 af       	std	Z+58, r24	; 0x3a
    2396:	88 ee       	ldi	r24, 0xE8	; 232
    2398:	9e e0       	ldi	r25, 0x0E	; 14
    239a:	95 af       	std	Z+61, r25	; 0x3d
    239c:	84 af       	std	Z+60, r24	; 0x3c
    239e:	85 e1       	ldi	r24, 0x15	; 21
    23a0:	9f e0       	ldi	r25, 0x0F	; 15
    23a2:	97 af       	std	Z+63, r25	; 0x3f
    23a4:	86 af       	std	Z+62, r24	; 0x3e
    23a6:	df 01       	movw	r26, r30
    23a8:	a0 5c       	subi	r26, 0xC0	; 192
    23aa:	bf 4f       	sbci	r27, 0xFF	; 255
    23ac:	80 e9       	ldi	r24, 0x90	; 144
    23ae:	90 e1       	ldi	r25, 0x10	; 16
    23b0:	11 96       	adiw	r26, 0x01	; 1
    23b2:	9c 93       	st	X, r25
    23b4:	8e 93       	st	-X, r24
    23b6:	12 96       	adiw	r26, 0x02	; 2
    23b8:	8b e9       	ldi	r24, 0x9B	; 155
    23ba:	90 e1       	ldi	r25, 0x10	; 16
    23bc:	11 96       	adiw	r26, 0x01	; 1
    23be:	9c 93       	st	X, r25
    23c0:	8e 93       	st	-X, r24
    23c2:	12 96       	adiw	r26, 0x02	; 2
    23c4:	8c eb       	ldi	r24, 0xBC	; 188
    23c6:	90 e1       	ldi	r25, 0x10	; 16
    23c8:	11 96       	adiw	r26, 0x01	; 1
    23ca:	9c 93       	st	X, r25
    23cc:	8e 93       	st	-X, r24
    23ce:	12 96       	adiw	r26, 0x02	; 2
    23d0:	8c e0       	ldi	r24, 0x0C	; 12
    23d2:	91 e1       	ldi	r25, 0x11	; 17
    23d4:	11 96       	adiw	r26, 0x01	; 1
    23d6:	9c 93       	st	X, r25
    23d8:	8e 93       	st	-X, r24
    23da:	12 96       	adiw	r26, 0x02	; 2
    23dc:	84 e1       	ldi	r24, 0x14	; 20
    23de:	91 e1       	ldi	r25, 0x11	; 17
    23e0:	8d 93       	st	X+, r24
    23e2:	9c 93       	st	X, r25
}
    23e4:	cf 01       	movw	r24, r30
    23e6:	08 95       	ret

000023e8 <KEYPAD_flush>:
	return data;
}
/***flush***/
void KEYPAD_flush(void)
{
	KEYPADSTRINGINDEX=0;
    23e8:	10 92 33 03 	sts	0x0333, r1	; 0x800333 <KEYPADSTRINGINDEX>
	keypadstring[KEYPADSTRINGINDEX]='\0';
    23ec:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <KEYPADSTRINGINDEX>
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	e4 5e       	subi	r30, 0xE4	; 228
    23f4:	fc 4f       	sbci	r31, 0xFC	; 252
    23f6:	10 82       	st	Z, r1
    23f8:	08 95       	ret

000023fa <KEYPAD_getkey>:
	*keypad_PORT|=(1<<KEYPADLINE_1) | (1<<KEYPADLINE_2) | (1<<KEYPADLINE_3) | (1<<KEYPADLINE_4);
	//Going to use pull down method.
	return keypad;
}
char KEYPAD_getkey(void)
{
    23fa:	cf 93       	push	r28
    23fc:	df 93       	push	r29
    23fe:	21 e0       	ldi	r18, 0x01	; 1
	uint8_t HL;
	char c='\0';
    2400:	80 e0       	ldi	r24, 0x00	; 0
				*keypad_PORT|=(1<<KEYPADLINE_1);
				break;
			case 1: //line 2 index 1
				*keypad_DDR|=(1<<KEYPADLINE_2);
				*keypad_PORT&=~(1<<KEYPADLINE_2);
				keypad_dataf.line_2=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
    2402:	ab e2       	ldi	r26, 0x2B	; 43
    2404:	b3 e0       	ldi	r27, 0x03	; 3
				HL=KEYPADhl(keypad_datai.line_2,keypad_dataf.line_2);
    2406:	ef e2       	ldi	r30, 0x2F	; 47
    2408:	f3 e0       	ldi	r31, 0x03	; 3
					if(HL == (1<<KEYPADDATA_2))
						c=keypadvalue[1][1];
					if(HL == (1<<KEYPADDATA_3))
						c=keypadvalue[1][2];
					if(HL == (1<<KEYPADDATA_4))
						c=keypadvalue[1][3];
    240a:	60 e0       	ldi	r22, 0x00	; 0
    240c:	71 e0       	ldi	r23, 0x01	; 1
    240e:	01 c0       	rjmp	.+2      	; 0x2412 <KEYPAD_getkey+0x18>
    2410:	2f 5f       	subi	r18, 0xFF	; 255
{
	uint8_t HL;
	char c='\0';
	uint8_t keypad_option;
	for(keypad_option=0;keypad_option<KEYPADLINES;keypad_option++){
		switch (keypad_option)
    2412:	9f ef       	ldi	r25, 0xFF	; 255
    2414:	92 0f       	add	r25, r18
    2416:	91 30       	cpi	r25, 0x01	; 1
    2418:	09 f4       	brne	.+2      	; 0x241c <KEYPAD_getkey+0x22>
    241a:	4b c0       	rjmp	.+150    	; 0x24b2 <KEYPAD_getkey+0xb8>
    241c:	38 f0       	brcs	.+14     	; 0x242c <KEYPAD_getkey+0x32>
    241e:	92 30       	cpi	r25, 0x02	; 2
    2420:	09 f4       	brne	.+2      	; 0x2424 <KEYPAD_getkey+0x2a>
    2422:	8c c0       	rjmp	.+280    	; 0x253c <KEYPAD_getkey+0x142>
    2424:	93 30       	cpi	r25, 0x03	; 3
    2426:	09 f4       	brne	.+2      	; 0x242a <KEYPAD_getkey+0x30>
    2428:	ce c0       	rjmp	.+412    	; 0x25c6 <KEYPAD_getkey+0x1cc>
    242a:	0e c1       	rjmp	.+540    	; 0x2648 <KEYPAD_getkey+0x24e>
		{
			case 0: //line 1 index 0
				*keypad_DDR|=(1<<KEYPADLINE_1);
    242c:	40 91 36 03 	lds	r20, 0x0336	; 0x800336 <keypad_DDR>
    2430:	50 91 37 03 	lds	r21, 0x0337	; 0x800337 <keypad_DDR+0x1>
    2434:	ea 01       	movw	r28, r20
    2436:	98 81       	ld	r25, Y
    2438:	90 68       	ori	r25, 0x80	; 128
    243a:	98 83       	st	Y, r25
				*keypad_PORT&=~(1<<KEYPADLINE_1);
    243c:	40 91 1a 03 	lds	r20, 0x031A	; 0x80031a <keypad_PORT>
    2440:	50 91 1b 03 	lds	r21, 0x031B	; 0x80031b <keypad_PORT+0x1>
    2444:	ea 01       	movw	r28, r20
    2446:	98 81       	ld	r25, Y
    2448:	9f 77       	andi	r25, 0x7F	; 127
    244a:	98 83       	st	Y, r25
				keypad_dataf.line_1=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
    244c:	40 91 34 03 	lds	r20, 0x0334	; 0x800334 <keypad_PIN>
    2450:	50 91 35 03 	lds	r21, 0x0335	; 0x800335 <keypad_PIN+0x1>
    2454:	ea 01       	movw	r28, r20
    2456:	38 81       	ld	r19, Y
    2458:	34 77       	andi	r19, 0x74	; 116
    245a:	3c 93       	st	X, r19
				HL=KEYPADhl(keypad_datai.line_1,keypad_dataf.line_1);
    245c:	90 81       	ld	r25, Z
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	//printf("KEYPADhl\n");
	i=xf^xi;
	i&=xi;
    245e:	43 2f       	mov	r20, r19
    2460:	49 27       	eor	r20, r25
    2462:	94 23       	and	r25, r20
			case 0: //line 1 index 0
				*keypad_DDR|=(1<<KEYPADLINE_1);
				*keypad_PORT&=~(1<<KEYPADLINE_1);
				keypad_dataf.line_1=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
				HL=KEYPADhl(keypad_datai.line_1,keypad_dataf.line_1);
				keypad_datai.line_1=keypad_dataf.line_1;
    2464:	30 83       	st	Z, r19
				if(HL){
    2466:	99 23       	and	r25, r25
    2468:	99 f0       	breq	.+38     	; 0x2490 <KEYPAD_getkey+0x96>
					//decode index line one column what ?
					if(HL == (1<<KEYPADDATA_1))
    246a:	94 30       	cpi	r25, 0x04	; 4
    246c:	19 f4       	brne	.+6      	; 0x2474 <KEYPAD_getkey+0x7a>
						c=keypadvalue[0][0];
    246e:	eb 01       	movw	r28, r22
    2470:	88 81       	ld	r24, Y
    2472:	0a c0       	rjmp	.+20     	; 0x2488 <KEYPAD_getkey+0x8e>
					if(HL == (1<<KEYPADDATA_2))
    2474:	90 31       	cpi	r25, 0x10	; 16
    2476:	19 f4       	brne	.+6      	; 0x247e <KEYPAD_getkey+0x84>
						c=keypadvalue[0][1];
    2478:	eb 01       	movw	r28, r22
    247a:	89 81       	ldd	r24, Y+1	; 0x01
    247c:	09 c0       	rjmp	.+18     	; 0x2490 <KEYPAD_getkey+0x96>
					if(HL == (1<<KEYPADDATA_3))
    247e:	90 32       	cpi	r25, 0x20	; 32
    2480:	19 f4       	brne	.+6      	; 0x2488 <KEYPAD_getkey+0x8e>
						c=keypadvalue[0][2];
    2482:	eb 01       	movw	r28, r22
    2484:	8a 81       	ldd	r24, Y+2	; 0x02
    2486:	04 c0       	rjmp	.+8      	; 0x2490 <KEYPAD_getkey+0x96>
					if(HL == (1<<KEYPADDATA_4))
    2488:	90 34       	cpi	r25, 0x40	; 64
    248a:	11 f4       	brne	.+4      	; 0x2490 <KEYPAD_getkey+0x96>
						c=keypadvalue[0][3];
    248c:	eb 01       	movw	r28, r22
    248e:	8b 81       	ldd	r24, Y+3	; 0x03
				}
				*keypad_DDR&=~(1<<KEYPADLINE_1);
    2490:	40 91 36 03 	lds	r20, 0x0336	; 0x800336 <keypad_DDR>
    2494:	50 91 37 03 	lds	r21, 0x0337	; 0x800337 <keypad_DDR+0x1>
    2498:	ea 01       	movw	r28, r20
    249a:	98 81       	ld	r25, Y
    249c:	9f 77       	andi	r25, 0x7F	; 127
    249e:	98 83       	st	Y, r25
				*keypad_PORT|=(1<<KEYPADLINE_1);
    24a0:	40 91 1a 03 	lds	r20, 0x031A	; 0x80031a <keypad_PORT>
    24a4:	50 91 1b 03 	lds	r21, 0x031B	; 0x80031b <keypad_PORT+0x1>
    24a8:	ea 01       	movw	r28, r20
    24aa:	98 81       	ld	r25, Y
    24ac:	90 68       	ori	r25, 0x80	; 128
    24ae:	98 83       	st	Y, r25
				break;
    24b0:	af cf       	rjmp	.-162    	; 0x2410 <KEYPAD_getkey+0x16>
			case 1: //line 2 index 1
				*keypad_DDR|=(1<<KEYPADLINE_2);
    24b2:	40 91 36 03 	lds	r20, 0x0336	; 0x800336 <keypad_DDR>
    24b6:	50 91 37 03 	lds	r21, 0x0337	; 0x800337 <keypad_DDR+0x1>
    24ba:	ea 01       	movw	r28, r20
    24bc:	98 81       	ld	r25, Y
    24be:	91 60       	ori	r25, 0x01	; 1
    24c0:	98 83       	st	Y, r25
				*keypad_PORT&=~(1<<KEYPADLINE_2);
    24c2:	40 91 1a 03 	lds	r20, 0x031A	; 0x80031a <keypad_PORT>
    24c6:	50 91 1b 03 	lds	r21, 0x031B	; 0x80031b <keypad_PORT+0x1>
    24ca:	ea 01       	movw	r28, r20
    24cc:	98 81       	ld	r25, Y
    24ce:	9e 7f       	andi	r25, 0xFE	; 254
    24d0:	98 83       	st	Y, r25
				keypad_dataf.line_2=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
    24d2:	40 91 34 03 	lds	r20, 0x0334	; 0x800334 <keypad_PIN>
    24d6:	50 91 35 03 	lds	r21, 0x0335	; 0x800335 <keypad_PIN+0x1>
    24da:	ea 01       	movw	r28, r20
    24dc:	38 81       	ld	r19, Y
    24de:	34 77       	andi	r19, 0x74	; 116
    24e0:	11 96       	adiw	r26, 0x01	; 1
    24e2:	3c 93       	st	X, r19
    24e4:	11 97       	sbiw	r26, 0x01	; 1
				HL=KEYPADhl(keypad_datai.line_2,keypad_dataf.line_2);
    24e6:	91 81       	ldd	r25, Z+1	; 0x01
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	//printf("KEYPADhl\n");
	i=xf^xi;
	i&=xi;
    24e8:	43 2f       	mov	r20, r19
    24ea:	49 27       	eor	r20, r25
    24ec:	94 23       	and	r25, r20
			case 1: //line 2 index 1
				*keypad_DDR|=(1<<KEYPADLINE_2);
				*keypad_PORT&=~(1<<KEYPADLINE_2);
				keypad_dataf.line_2=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
				HL=KEYPADhl(keypad_datai.line_2,keypad_dataf.line_2);
				keypad_datai.line_2=keypad_dataf.line_2;
    24ee:	31 83       	std	Z+1, r19	; 0x01
				if(HL){
    24f0:	99 23       	and	r25, r25
    24f2:	99 f0       	breq	.+38     	; 0x251a <KEYPAD_getkey+0x120>
					//decode index line two column what ?
					if(HL == (1<<KEYPADDATA_1))
    24f4:	94 30       	cpi	r25, 0x04	; 4
    24f6:	19 f4       	brne	.+6      	; 0x24fe <KEYPAD_getkey+0x104>
						c=keypadvalue[1][0];
    24f8:	eb 01       	movw	r28, r22
    24fa:	8c 81       	ldd	r24, Y+4	; 0x04
    24fc:	0a c0       	rjmp	.+20     	; 0x2512 <KEYPAD_getkey+0x118>
					if(HL == (1<<KEYPADDATA_2))
    24fe:	90 31       	cpi	r25, 0x10	; 16
    2500:	19 f4       	brne	.+6      	; 0x2508 <KEYPAD_getkey+0x10e>
						c=keypadvalue[1][1];
    2502:	eb 01       	movw	r28, r22
    2504:	8d 81       	ldd	r24, Y+5	; 0x05
    2506:	09 c0       	rjmp	.+18     	; 0x251a <KEYPAD_getkey+0x120>
					if(HL == (1<<KEYPADDATA_3))
    2508:	90 32       	cpi	r25, 0x20	; 32
    250a:	19 f4       	brne	.+6      	; 0x2512 <KEYPAD_getkey+0x118>
						c=keypadvalue[1][2];
    250c:	eb 01       	movw	r28, r22
    250e:	8e 81       	ldd	r24, Y+6	; 0x06
    2510:	04 c0       	rjmp	.+8      	; 0x251a <KEYPAD_getkey+0x120>
					if(HL == (1<<KEYPADDATA_4))
    2512:	90 34       	cpi	r25, 0x40	; 64
    2514:	11 f4       	brne	.+4      	; 0x251a <KEYPAD_getkey+0x120>
						c=keypadvalue[1][3];
    2516:	eb 01       	movw	r28, r22
    2518:	8f 81       	ldd	r24, Y+7	; 0x07
				}
				*keypad_DDR&=~(1<<KEYPADLINE_2);
    251a:	40 91 36 03 	lds	r20, 0x0336	; 0x800336 <keypad_DDR>
    251e:	50 91 37 03 	lds	r21, 0x0337	; 0x800337 <keypad_DDR+0x1>
    2522:	ea 01       	movw	r28, r20
    2524:	98 81       	ld	r25, Y
    2526:	9e 7f       	andi	r25, 0xFE	; 254
    2528:	98 83       	st	Y, r25
				*keypad_PORT|=(1<<KEYPADLINE_2);
    252a:	40 91 1a 03 	lds	r20, 0x031A	; 0x80031a <keypad_PORT>
    252e:	50 91 1b 03 	lds	r21, 0x031B	; 0x80031b <keypad_PORT+0x1>
    2532:	ea 01       	movw	r28, r20
    2534:	98 81       	ld	r25, Y
    2536:	91 60       	ori	r25, 0x01	; 1
    2538:	98 83       	st	Y, r25
				break;
    253a:	6a cf       	rjmp	.-300    	; 0x2410 <KEYPAD_getkey+0x16>
			case 2: //line 3 index 2
				*keypad_DDR|=(1<<KEYPADLINE_3);
    253c:	40 91 36 03 	lds	r20, 0x0336	; 0x800336 <keypad_DDR>
    2540:	50 91 37 03 	lds	r21, 0x0337	; 0x800337 <keypad_DDR+0x1>
    2544:	ea 01       	movw	r28, r20
    2546:	98 81       	ld	r25, Y
    2548:	92 60       	ori	r25, 0x02	; 2
    254a:	98 83       	st	Y, r25
				*keypad_PORT&=~(1<<KEYPADLINE_3);
    254c:	40 91 1a 03 	lds	r20, 0x031A	; 0x80031a <keypad_PORT>
    2550:	50 91 1b 03 	lds	r21, 0x031B	; 0x80031b <keypad_PORT+0x1>
    2554:	ea 01       	movw	r28, r20
    2556:	98 81       	ld	r25, Y
    2558:	9d 7f       	andi	r25, 0xFD	; 253
    255a:	98 83       	st	Y, r25
				keypad_dataf.line_3=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
    255c:	40 91 34 03 	lds	r20, 0x0334	; 0x800334 <keypad_PIN>
    2560:	50 91 35 03 	lds	r21, 0x0335	; 0x800335 <keypad_PIN+0x1>
    2564:	ea 01       	movw	r28, r20
    2566:	38 81       	ld	r19, Y
    2568:	34 77       	andi	r19, 0x74	; 116
    256a:	12 96       	adiw	r26, 0x02	; 2
    256c:	3c 93       	st	X, r19
    256e:	12 97       	sbiw	r26, 0x02	; 2
				HL=KEYPADhl(keypad_datai.line_3,keypad_dataf.line_3);
    2570:	92 81       	ldd	r25, Z+2	; 0x02
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	//printf("KEYPADhl\n");
	i=xf^xi;
	i&=xi;
    2572:	43 2f       	mov	r20, r19
    2574:	49 27       	eor	r20, r25
    2576:	94 23       	and	r25, r20
			case 2: //line 3 index 2
				*keypad_DDR|=(1<<KEYPADLINE_3);
				*keypad_PORT&=~(1<<KEYPADLINE_3);
				keypad_dataf.line_3=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
				HL=KEYPADhl(keypad_datai.line_3,keypad_dataf.line_3);
				keypad_datai.line_3=keypad_dataf.line_3;
    2578:	32 83       	std	Z+2, r19	; 0x02
				if(HL){
    257a:	99 23       	and	r25, r25
    257c:	99 f0       	breq	.+38     	; 0x25a4 <KEYPAD_getkey+0x1aa>
					//decode index line three column what ?
					if(HL == (1<<KEYPADDATA_1))
    257e:	94 30       	cpi	r25, 0x04	; 4
    2580:	19 f4       	brne	.+6      	; 0x2588 <KEYPAD_getkey+0x18e>
						c=keypadvalue[2][0];
    2582:	eb 01       	movw	r28, r22
    2584:	88 85       	ldd	r24, Y+8	; 0x08
    2586:	0a c0       	rjmp	.+20     	; 0x259c <KEYPAD_getkey+0x1a2>
					if(HL == (1<<KEYPADDATA_2))
    2588:	90 31       	cpi	r25, 0x10	; 16
    258a:	19 f4       	brne	.+6      	; 0x2592 <KEYPAD_getkey+0x198>
						c=keypadvalue[2][1];
    258c:	eb 01       	movw	r28, r22
    258e:	89 85       	ldd	r24, Y+9	; 0x09
    2590:	09 c0       	rjmp	.+18     	; 0x25a4 <KEYPAD_getkey+0x1aa>
					if(HL == (1<<KEYPADDATA_3))
    2592:	90 32       	cpi	r25, 0x20	; 32
    2594:	19 f4       	brne	.+6      	; 0x259c <KEYPAD_getkey+0x1a2>
						c=keypadvalue[2][2];
    2596:	eb 01       	movw	r28, r22
    2598:	8a 85       	ldd	r24, Y+10	; 0x0a
    259a:	04 c0       	rjmp	.+8      	; 0x25a4 <KEYPAD_getkey+0x1aa>
					if(HL == (1<<KEYPADDATA_4))
    259c:	90 34       	cpi	r25, 0x40	; 64
    259e:	11 f4       	brne	.+4      	; 0x25a4 <KEYPAD_getkey+0x1aa>
						c=keypadvalue[2][3];
    25a0:	eb 01       	movw	r28, r22
    25a2:	8b 85       	ldd	r24, Y+11	; 0x0b
				}
				*keypad_DDR&=~(1<<KEYPADLINE_3);
    25a4:	40 91 36 03 	lds	r20, 0x0336	; 0x800336 <keypad_DDR>
    25a8:	50 91 37 03 	lds	r21, 0x0337	; 0x800337 <keypad_DDR+0x1>
    25ac:	ea 01       	movw	r28, r20
    25ae:	98 81       	ld	r25, Y
    25b0:	9d 7f       	andi	r25, 0xFD	; 253
    25b2:	98 83       	st	Y, r25
				*keypad_PORT|=(1<<KEYPADLINE_3);
    25b4:	40 91 1a 03 	lds	r20, 0x031A	; 0x80031a <keypad_PORT>
    25b8:	50 91 1b 03 	lds	r21, 0x031B	; 0x80031b <keypad_PORT+0x1>
    25bc:	ea 01       	movw	r28, r20
    25be:	98 81       	ld	r25, Y
    25c0:	92 60       	ori	r25, 0x02	; 2
    25c2:	98 83       	st	Y, r25
				break;
    25c4:	25 cf       	rjmp	.-438    	; 0x2410 <KEYPAD_getkey+0x16>
			case 3: //line 4 index 3
				*keypad_DDR|=(1<<KEYPADLINE_4);
    25c6:	e0 91 36 03 	lds	r30, 0x0336	; 0x800336 <keypad_DDR>
    25ca:	f0 91 37 03 	lds	r31, 0x0337	; 0x800337 <keypad_DDR+0x1>
    25ce:	90 81       	ld	r25, Z
    25d0:	98 60       	ori	r25, 0x08	; 8
    25d2:	90 83       	st	Z, r25
				*keypad_PORT&=~(1<<KEYPADLINE_4);
    25d4:	e0 91 1a 03 	lds	r30, 0x031A	; 0x80031a <keypad_PORT>
    25d8:	f0 91 1b 03 	lds	r31, 0x031B	; 0x80031b <keypad_PORT+0x1>
    25dc:	90 81       	ld	r25, Z
    25de:	97 7f       	andi	r25, 0xF7	; 247
    25e0:	90 83       	st	Z, r25
				keypad_dataf.line_4=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
    25e2:	e0 91 34 03 	lds	r30, 0x0334	; 0x800334 <keypad_PIN>
    25e6:	f0 91 35 03 	lds	r31, 0x0335	; 0x800335 <keypad_PIN+0x1>
    25ea:	20 81       	ld	r18, Z
    25ec:	24 77       	andi	r18, 0x74	; 116
    25ee:	20 93 2e 03 	sts	0x032E, r18	; 0x80032e <keypad_dataf+0x3>
				HL=KEYPADhl(keypad_datai.line_4,keypad_dataf.line_4);
    25f2:	ef e2       	ldi	r30, 0x2F	; 47
    25f4:	f3 e0       	ldi	r31, 0x03	; 3
    25f6:	93 81       	ldd	r25, Z+3	; 0x03
uint8_t KEYPADhl(uint8_t xi, uint8_t xf)
{
	uint8_t i;
	//printf("KEYPADhl\n");
	i=xf^xi;
	i&=xi;
    25f8:	32 2f       	mov	r19, r18
    25fa:	39 27       	eor	r19, r25
    25fc:	93 23       	and	r25, r19
			case 3: //line 4 index 3
				*keypad_DDR|=(1<<KEYPADLINE_4);
				*keypad_PORT&=~(1<<KEYPADLINE_4);
				keypad_dataf.line_4=*keypad_PIN & ((1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4));
				HL=KEYPADhl(keypad_datai.line_4,keypad_dataf.line_4);
				keypad_datai.line_4=keypad_dataf.line_4;
    25fe:	23 83       	std	Z+3, r18	; 0x03
				if(HL){
    2600:	99 23       	and	r25, r25
    2602:	99 f0       	breq	.+38     	; 0x262a <KEYPAD_getkey+0x230>
					//decode index line four column what ?
					if(HL == (1<<KEYPADDATA_1))
    2604:	94 30       	cpi	r25, 0x04	; 4
    2606:	19 f4       	brne	.+6      	; 0x260e <KEYPAD_getkey+0x214>
						c=keypadvalue[3][0];
    2608:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__DATA_REGION_ORIGIN__+0xc>
    260c:	0a c0       	rjmp	.+20     	; 0x2622 <KEYPAD_getkey+0x228>
					if(HL == (1<<KEYPADDATA_2))
    260e:	90 31       	cpi	r25, 0x10	; 16
    2610:	19 f4       	brne	.+6      	; 0x2618 <KEYPAD_getkey+0x21e>
						c=keypadvalue[3][1];
    2612:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <__DATA_REGION_ORIGIN__+0xd>
    2616:	09 c0       	rjmp	.+18     	; 0x262a <KEYPAD_getkey+0x230>
					if(HL == (1<<KEYPADDATA_3))
    2618:	90 32       	cpi	r25, 0x20	; 32
    261a:	19 f4       	brne	.+6      	; 0x2622 <KEYPAD_getkey+0x228>
						c=keypadvalue[3][2];
    261c:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__DATA_REGION_ORIGIN__+0xe>
    2620:	04 c0       	rjmp	.+8      	; 0x262a <KEYPAD_getkey+0x230>
					if(HL == (1<<KEYPADDATA_4))
    2622:	90 34       	cpi	r25, 0x40	; 64
    2624:	11 f4       	brne	.+4      	; 0x262a <KEYPAD_getkey+0x230>
						c=keypadvalue[3][3];
    2626:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <__DATA_REGION_ORIGIN__+0xf>
				}
				*keypad_DDR&=~(1<<KEYPADLINE_4);
    262a:	e0 91 36 03 	lds	r30, 0x0336	; 0x800336 <keypad_DDR>
    262e:	f0 91 37 03 	lds	r31, 0x0337	; 0x800337 <keypad_DDR+0x1>
    2632:	90 81       	ld	r25, Z
    2634:	97 7f       	andi	r25, 0xF7	; 247
    2636:	90 83       	st	Z, r25
				*keypad_PORT|=(1<<KEYPADLINE_4);
    2638:	e0 91 1a 03 	lds	r30, 0x031A	; 0x80031a <keypad_PORT>
    263c:	f0 91 1b 03 	lds	r31, 0x031B	; 0x80031b <keypad_PORT+0x1>
    2640:	90 81       	ld	r25, Z
    2642:	98 60       	ori	r25, 0x08	; 8
    2644:	90 83       	st	Z, r25
    2646:	03 c0       	rjmp	.+6      	; 0x264e <KEYPAD_getkey+0x254>
char KEYPAD_getkey(void)
{
	uint8_t HL;
	char c='\0';
	uint8_t keypad_option;
	for(keypad_option=0;keypad_option<KEYPADLINES;keypad_option++){
    2648:	24 30       	cpi	r18, 0x04	; 4
    264a:	08 f4       	brcc	.+2      	; 0x264e <KEYPAD_getkey+0x254>
    264c:	e1 ce       	rjmp	.-574    	; 0x2410 <KEYPAD_getkey+0x16>
			default:
				break;
		}//endswitch
	}//endfor
	return c;
}
    264e:	df 91       	pop	r29
    2650:	cf 91       	pop	r28
    2652:	08 95       	ret

00002654 <KEYPAD_get>:
/***get***/
struct keypadata KEYPAD_get(void)
{
	char c;
	struct keypadata data;
	c=KEYPAD_getkey();
    2654:	d2 de       	rcall	.-604    	; 0x23fa <KEYPAD_getkey>
	if(c){
    2656:	88 23       	and	r24, r24
    2658:	09 f1       	breq	.+66     	; 0x269c <KEYPAD_get+0x48>
		if(c==KEYPADENTERKEY){
    265a:	84 34       	cpi	r24, 0x44	; 68
    265c:	49 f4       	brne	.+18     	; 0x2670 <KEYPAD_get+0x1c>
			keypadstring[KEYPADSTRINGINDEX]='\0';
    265e:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <KEYPADSTRINGINDEX>
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	e4 5e       	subi	r30, 0xE4	; 228
    2666:	fc 4f       	sbci	r31, 0xFC	; 252
    2668:	10 82       	st	Z, r1
			KEYPADSTRINGINDEX=0;
    266a:	10 92 33 03 	sts	0x0333, r1	; 0x800333 <KEYPADSTRINGINDEX>
    266e:	17 c0       	rjmp	.+46     	; 0x269e <KEYPAD_get+0x4a>
			data.string=keypadstring;
		}else{
			if(KEYPADSTRINGINDEX<(KEYPADSTRINGSIZE-1)){
    2670:	90 91 33 03 	lds	r25, 0x0333	; 0x800333 <KEYPADSTRINGINDEX>
    2674:	9e 30       	cpi	r25, 0x0E	; 14
    2676:	98 f4       	brcc	.+38     	; 0x269e <KEYPAD_get+0x4a>
				keypadstring[KEYPADSTRINGINDEX]=c;
    2678:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <KEYPADSTRINGINDEX>
    267c:	f0 e0       	ldi	r31, 0x00	; 0
    267e:	e4 5e       	subi	r30, 0xE4	; 228
    2680:	fc 4f       	sbci	r31, 0xFC	; 252
    2682:	80 83       	st	Z, r24
				KEYPADSTRINGINDEX++;
    2684:	90 91 33 03 	lds	r25, 0x0333	; 0x800333 <KEYPADSTRINGINDEX>
    2688:	9f 5f       	subi	r25, 0xFF	; 255
    268a:	90 93 33 03 	sts	0x0333, r25	; 0x800333 <KEYPADSTRINGINDEX>
				keypadstring[KEYPADSTRINGINDEX]='\0';
    268e:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <KEYPADSTRINGINDEX>
    2692:	f0 e0       	ldi	r31, 0x00	; 0
    2694:	e4 5e       	subi	r30, 0xE4	; 228
    2696:	fc 4f       	sbci	r31, 0xFC	; 252
    2698:	10 82       	st	Z, r1
    269a:	01 c0       	rjmp	.+2      	; 0x269e <KEYPAD_get+0x4a>
    269c:	80 e0       	ldi	r24, 0x00	; 0
				data.string=keypadstring;
			}
		}
		data.character=c;
	}
	return data;
    269e:	2c e1       	ldi	r18, 0x1C	; 28
    26a0:	33 e0       	ldi	r19, 0x03	; 3
    26a2:	48 2f       	mov	r20, r24
}
    26a4:	84 2f       	mov	r24, r20
    26a6:	b9 01       	movw	r22, r18
    26a8:	08 95       	ret

000026aa <KEYPADenable>:
uint8_t KEYPADhl(uint8_t xi, uint8_t xf);
/*
** procedure and function
*/
KEYPAD KEYPADenable(volatile uint8_t *ddr, volatile uint8_t *pin, volatile uint8_t *port)
{
    26aa:	cf 93       	push	r28
    26ac:	df 93       	push	r29
    26ae:	00 d0       	rcall	.+0      	; 0x26b0 <KEYPADenable+0x6>
    26b0:	00 d0       	rcall	.+0      	; 0x26b2 <KEYPADenable+0x8>
    26b2:	00 d0       	rcall	.+0      	; 0x26b4 <KEYPADenable+0xa>
    26b4:	cd b7       	in	r28, 0x3d	; 61
    26b6:	de b7       	in	r29, 0x3e	; 62
    26b8:	fc 01       	movw	r30, r24
	//LOCAL VARIABLES
	uint8_t tSREG;
	tSREG=SREG;
    26ba:	2f b7       	in	r18, 0x3f	; 63
	SREG&=~(1<<GLOBAL_INTERRUPT_ENABLE);
    26bc:	9f b7       	in	r25, 0x3f	; 63
    26be:	9f 77       	andi	r25, 0x7F	; 127
    26c0:	9f bf       	out	0x3f, r25	; 63
	//ALLOCAO MEMORIA PARA Estrutura
	KEYPAD keypad;
	//import parametros
	keypad_DDR=ddr;
    26c2:	f0 93 37 03 	sts	0x0337, r31	; 0x800337 <keypad_DDR+0x1>
    26c6:	e0 93 36 03 	sts	0x0336, r30	; 0x800336 <keypad_DDR>
	keypad_PIN=pin;
    26ca:	70 93 35 03 	sts	0x0335, r23	; 0x800335 <keypad_PIN+0x1>
    26ce:	60 93 34 03 	sts	0x0334, r22	; 0x800334 <keypad_PIN>
	keypad_PORT=port;
    26d2:	50 93 1b 03 	sts	0x031B, r21	; 0x80031b <keypad_PORT+0x1>
    26d6:	40 93 1a 03 	sts	0x031A, r20	; 0x80031a <keypad_PORT>
	//inic variables
	*keypad_DDR=(1<<KEYPADLINE_1) | (1<<KEYPADLINE_2) | (1<<KEYPADLINE_3) | (1<<KEYPADLINE_4);
    26da:	8b e8       	ldi	r24, 0x8B	; 139
    26dc:	80 83       	st	Z, r24
	*keypad_PORT=(1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4);
    26de:	e0 91 1a 03 	lds	r30, 0x031A	; 0x80031a <keypad_PORT>
    26e2:	f0 91 1b 03 	lds	r31, 0x031B	; 0x80031b <keypad_PORT+0x1>
    26e6:	84 e7       	ldi	r24, 0x74	; 116
    26e8:	80 83       	st	Z, r24
	keypad_datai.line_1=keypad_dataf.line_1=(1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4);
    26ea:	ab e2       	ldi	r26, 0x2B	; 43
    26ec:	b3 e0       	ldi	r27, 0x03	; 3
    26ee:	8c 93       	st	X, r24
    26f0:	ef e2       	ldi	r30, 0x2F	; 47
    26f2:	f3 e0       	ldi	r31, 0x03	; 3
    26f4:	80 83       	st	Z, r24
	keypad_datai.line_2=keypad_dataf.line_2=(1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4);
    26f6:	11 96       	adiw	r26, 0x01	; 1
    26f8:	8c 93       	st	X, r24
    26fa:	11 97       	sbiw	r26, 0x01	; 1
    26fc:	81 83       	std	Z+1, r24	; 0x01
	keypad_datai.line_3=keypad_dataf.line_3=(1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4);
    26fe:	12 96       	adiw	r26, 0x02	; 2
    2700:	8c 93       	st	X, r24
    2702:	12 97       	sbiw	r26, 0x02	; 2
    2704:	82 83       	std	Z+2, r24	; 0x02
	keypad_datai.line_4=keypad_dataf.line_4=(1<<KEYPADDATA_1) | (1<<KEYPADDATA_2) | (1<<KEYPADDATA_3) | (1<<KEYPADDATA_4);
    2706:	13 96       	adiw	r26, 0x03	; 3
    2708:	8c 93       	st	X, r24
    270a:	83 83       	std	Z+3, r24	; 0x03
	KEYPADSTRINGINDEX=0;
    270c:	10 92 33 03 	sts	0x0333, r1	; 0x800333 <KEYPADSTRINGINDEX>
	//Direccionar apontadores para PROTOTIPOS
	keypad.getkey=KEYPAD_getkey;
	keypad.get=KEYPAD_get;
	keypad.flush=KEYPAD_flush;
	SREG=tSREG;
    2710:	2f bf       	out	0x3f, r18	; 63
	//
	*keypad_PORT|=(1<<KEYPADLINE_1) | (1<<KEYPADLINE_2) | (1<<KEYPADLINE_3) | (1<<KEYPADLINE_4);
    2712:	e0 91 1a 03 	lds	r30, 0x031A	; 0x80031a <keypad_PORT>
    2716:	f0 91 1b 03 	lds	r31, 0x031B	; 0x80031b <keypad_PORT+0x1>
    271a:	80 81       	ld	r24, Z
    271c:	8b 68       	ori	r24, 0x8B	; 139
    271e:	80 83       	st	Z, r24
	//Going to use pull down method.
	return keypad;
    2720:	2d ef       	ldi	r18, 0xFD	; 253
    2722:	31 e1       	ldi	r19, 0x11	; 17
    2724:	3a 83       	std	Y+2, r19	; 0x02
    2726:	29 83       	std	Y+1, r18	; 0x01
    2728:	4a e2       	ldi	r20, 0x2A	; 42
    272a:	53 e1       	ldi	r21, 0x13	; 19
    272c:	5c 83       	std	Y+4, r21	; 0x04
    272e:	4b 83       	std	Y+3, r20	; 0x03
    2730:	64 ef       	ldi	r22, 0xF4	; 244
    2732:	71 e1       	ldi	r23, 0x11	; 17
    2734:	7e 83       	std	Y+6, r23	; 0x06
    2736:	6d 83       	std	Y+5, r22	; 0x05
    2738:	3a 81       	ldd	r19, Y+2	; 0x02
    273a:	5c 81       	ldd	r21, Y+4	; 0x04
    273c:	7e 81       	ldd	r23, Y+6	; 0x06
}
    273e:	80 e0       	ldi	r24, 0x00	; 0
    2740:	90 e0       	ldi	r25, 0x00	; 0
    2742:	26 96       	adiw	r28, 0x06	; 6
    2744:	0f b6       	in	r0, 0x3f	; 63
    2746:	f8 94       	cli
    2748:	de bf       	out	0x3e, r29	; 62
    274a:	0f be       	out	0x3f, r0	; 63
    274c:	cd bf       	out	0x3d, r28	; 61
    274e:	df 91       	pop	r29
    2750:	cf 91       	pop	r28
    2752:	08 95       	ret

00002754 <LCD1_write>:
}
void LCD0_strobe(unsigned int num)
{
	*lcd0_PORT|=(1<<EN);
	LCD_ticks(num);
	*lcd0_PORT&=~(1<<EN);
    2754:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2758:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    275c:	90 81       	ld	r25, Z
    275e:	9d 7f       	andi	r25, 0xFD	; 253
    2760:	90 83       	st	Z, r25
    2762:	67 2b       	or	r22, r23
    2764:	41 f0       	breq	.+16     	; 0x2776 <LCD1_write+0x22>
    2766:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    276a:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    276e:	90 81       	ld	r25, Z
    2770:	91 60       	ori	r25, 0x01	; 1
    2772:	90 83       	st	Z, r25
    2774:	07 c0       	rjmp	.+14     	; 0x2784 <LCD1_write+0x30>
    2776:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    277a:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    277e:	90 81       	ld	r25, Z
    2780:	9e 7f       	andi	r25, 0xFE	; 254
    2782:	90 83       	st	Z, r25
    2784:	e0 91 3a 03 	lds	r30, 0x033A	; 0x80033a <lcd1_DDR>
    2788:	f0 91 3b 03 	lds	r31, 0x033B	; 0x80033b <lcd1_DDR+0x1>
    278c:	90 81       	ld	r25, Z
    278e:	90 6f       	ori	r25, 0xF0	; 240
    2790:	90 83       	st	Z, r25
    2792:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2796:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    279a:	90 81       	ld	r25, Z
    279c:	94 60       	ori	r25, 0x04	; 4
    279e:	90 83       	st	Z, r25
    27a0:	88 23       	and	r24, r24
    27a2:	44 f4       	brge	.+16     	; 0x27b4 <LCD1_write+0x60>
    27a4:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    27a8:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    27ac:	90 81       	ld	r25, Z
    27ae:	90 68       	ori	r25, 0x80	; 128
    27b0:	90 83       	st	Z, r25
    27b2:	07 c0       	rjmp	.+14     	; 0x27c2 <LCD1_write+0x6e>
    27b4:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    27b8:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    27bc:	90 81       	ld	r25, Z
    27be:	9f 77       	andi	r25, 0x7F	; 127
    27c0:	90 83       	st	Z, r25
    27c2:	86 ff       	sbrs	r24, 6
    27c4:	08 c0       	rjmp	.+16     	; 0x27d6 <LCD1_write+0x82>
    27c6:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    27ca:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    27ce:	90 81       	ld	r25, Z
    27d0:	90 64       	ori	r25, 0x40	; 64
    27d2:	90 83       	st	Z, r25
    27d4:	07 c0       	rjmp	.+14     	; 0x27e4 <LCD1_write+0x90>
    27d6:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    27da:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    27de:	90 81       	ld	r25, Z
    27e0:	9f 7b       	andi	r25, 0xBF	; 191
    27e2:	90 83       	st	Z, r25
    27e4:	85 ff       	sbrs	r24, 5
    27e6:	08 c0       	rjmp	.+16     	; 0x27f8 <LCD1_write+0xa4>
    27e8:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    27ec:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    27f0:	90 81       	ld	r25, Z
    27f2:	90 62       	ori	r25, 0x20	; 32
    27f4:	90 83       	st	Z, r25
    27f6:	07 c0       	rjmp	.+14     	; 0x2806 <LCD1_write+0xb2>
    27f8:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    27fc:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2800:	90 81       	ld	r25, Z
    2802:	9f 7d       	andi	r25, 0xDF	; 223
    2804:	90 83       	st	Z, r25
    2806:	84 ff       	sbrs	r24, 4
    2808:	08 c0       	rjmp	.+16     	; 0x281a <LCD1_write+0xc6>
    280a:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    280e:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2812:	90 81       	ld	r25, Z
    2814:	90 61       	ori	r25, 0x10	; 16
    2816:	90 83       	st	Z, r25
    2818:	07 c0       	rjmp	.+14     	; 0x2828 <LCD1_write+0xd4>
    281a:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    281e:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2822:	90 81       	ld	r25, Z
    2824:	9f 7e       	andi	r25, 0xEF	; 239
    2826:	90 83       	st	Z, r25
    2828:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    282c:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2830:	90 81       	ld	r25, Z
    2832:	9b 7f       	andi	r25, 0xFB	; 251
    2834:	90 83       	st	Z, r25
    2836:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    283a:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    283e:	90 81       	ld	r25, Z
    2840:	94 60       	ori	r25, 0x04	; 4
    2842:	90 83       	st	Z, r25
    2844:	83 ff       	sbrs	r24, 3
    2846:	08 c0       	rjmp	.+16     	; 0x2858 <LCD1_write+0x104>
    2848:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    284c:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2850:	90 81       	ld	r25, Z
    2852:	90 68       	ori	r25, 0x80	; 128
    2854:	90 83       	st	Z, r25
    2856:	07 c0       	rjmp	.+14     	; 0x2866 <LCD1_write+0x112>
    2858:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    285c:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2860:	90 81       	ld	r25, Z
    2862:	9f 77       	andi	r25, 0x7F	; 127
    2864:	90 83       	st	Z, r25
    2866:	82 ff       	sbrs	r24, 2
    2868:	08 c0       	rjmp	.+16     	; 0x287a <LCD1_write+0x126>
    286a:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    286e:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2872:	90 81       	ld	r25, Z
    2874:	90 64       	ori	r25, 0x40	; 64
    2876:	90 83       	st	Z, r25
    2878:	07 c0       	rjmp	.+14     	; 0x2888 <LCD1_write+0x134>
    287a:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    287e:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2882:	90 81       	ld	r25, Z
    2884:	9f 7b       	andi	r25, 0xBF	; 191
    2886:	90 83       	st	Z, r25
    2888:	81 ff       	sbrs	r24, 1
    288a:	08 c0       	rjmp	.+16     	; 0x289c <LCD1_write+0x148>
    288c:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2890:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2894:	90 81       	ld	r25, Z
    2896:	90 62       	ori	r25, 0x20	; 32
    2898:	90 83       	st	Z, r25
    289a:	07 c0       	rjmp	.+14     	; 0x28aa <LCD1_write+0x156>
    289c:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    28a0:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    28a4:	90 81       	ld	r25, Z
    28a6:	9f 7d       	andi	r25, 0xDF	; 223
    28a8:	90 83       	st	Z, r25
    28aa:	80 ff       	sbrs	r24, 0
    28ac:	08 c0       	rjmp	.+16     	; 0x28be <LCD1_write+0x16a>
    28ae:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    28b2:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    28b6:	80 81       	ld	r24, Z
    28b8:	80 61       	ori	r24, 0x10	; 16
    28ba:	80 83       	st	Z, r24
    28bc:	07 c0       	rjmp	.+14     	; 0x28cc <LCD1_write+0x178>
    28be:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    28c2:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    28c6:	80 81       	ld	r24, Z
    28c8:	8f 7e       	andi	r24, 0xEF	; 239
    28ca:	80 83       	st	Z, r24
    28cc:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    28d0:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    28d4:	80 81       	ld	r24, Z
    28d6:	8b 7f       	andi	r24, 0xFB	; 251
    28d8:	80 83       	st	Z, r24
    28da:	08 95       	ret

000028dc <LCD1_read>:
    28dc:	e0 91 3a 03 	lds	r30, 0x033A	; 0x80033a <lcd1_DDR>
    28e0:	f0 91 3b 03 	lds	r31, 0x033B	; 0x80033b <lcd1_DDR+0x1>
    28e4:	20 81       	ld	r18, Z
    28e6:	2f 70       	andi	r18, 0x0F	; 15
    28e8:	20 83       	st	Z, r18
    28ea:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    28ee:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    28f2:	20 81       	ld	r18, Z
    28f4:	20 6f       	ori	r18, 0xF0	; 240
    28f6:	20 83       	st	Z, r18
    28f8:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    28fc:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2900:	20 81       	ld	r18, Z
    2902:	22 60       	ori	r18, 0x02	; 2
    2904:	20 83       	st	Z, r18
    2906:	89 2b       	or	r24, r25
    2908:	41 f0       	breq	.+16     	; 0x291a <LCD1_read+0x3e>
    290a:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    290e:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2912:	80 81       	ld	r24, Z
    2914:	81 60       	ori	r24, 0x01	; 1
    2916:	80 83       	st	Z, r24
    2918:	07 c0       	rjmp	.+14     	; 0x2928 <LCD1_read+0x4c>
    291a:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    291e:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2922:	80 81       	ld	r24, Z
    2924:	8e 7f       	andi	r24, 0xFE	; 254
    2926:	80 83       	st	Z, r24
    2928:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    292c:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2930:	80 81       	ld	r24, Z
    2932:	84 60       	ori	r24, 0x04	; 4
    2934:	80 83       	st	Z, r24
    2936:	e0 91 3d 03 	lds	r30, 0x033D	; 0x80033d <lcd1_PIN>
    293a:	f0 91 3e 03 	lds	r31, 0x033E	; 0x80033e <lcd1_PIN+0x1>
    293e:	80 81       	ld	r24, Z
    2940:	88 23       	and	r24, r24
    2942:	14 f0       	brlt	.+4      	; 0x2948 <LCD1_read+0x6c>
    2944:	80 e0       	ldi	r24, 0x00	; 0
    2946:	01 c0       	rjmp	.+2      	; 0x294a <LCD1_read+0x6e>
    2948:	80 e8       	ldi	r24, 0x80	; 128
    294a:	90 81       	ld	r25, Z
    294c:	96 ff       	sbrs	r25, 6
    294e:	02 c0       	rjmp	.+4      	; 0x2954 <LCD1_read+0x78>
    2950:	80 64       	ori	r24, 0x40	; 64
    2952:	01 c0       	rjmp	.+2      	; 0x2956 <LCD1_read+0x7a>
    2954:	8f 7b       	andi	r24, 0xBF	; 191
    2956:	90 81       	ld	r25, Z
    2958:	95 ff       	sbrs	r25, 5
    295a:	02 c0       	rjmp	.+4      	; 0x2960 <LCD1_read+0x84>
    295c:	80 62       	ori	r24, 0x20	; 32
    295e:	01 c0       	rjmp	.+2      	; 0x2962 <LCD1_read+0x86>
    2960:	8f 7d       	andi	r24, 0xDF	; 223
    2962:	90 81       	ld	r25, Z
    2964:	94 ff       	sbrs	r25, 4
    2966:	02 c0       	rjmp	.+4      	; 0x296c <LCD1_read+0x90>
    2968:	80 61       	ori	r24, 0x10	; 16
    296a:	01 c0       	rjmp	.+2      	; 0x296e <LCD1_read+0x92>
    296c:	8f 7e       	andi	r24, 0xEF	; 239
    296e:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2972:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2976:	90 81       	ld	r25, Z
    2978:	9b 7f       	andi	r25, 0xFB	; 251
    297a:	90 83       	st	Z, r25
    297c:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2980:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2984:	90 81       	ld	r25, Z
    2986:	94 60       	ori	r25, 0x04	; 4
    2988:	90 83       	st	Z, r25
    298a:	e0 91 3d 03 	lds	r30, 0x033D	; 0x80033d <lcd1_PIN>
    298e:	f0 91 3e 03 	lds	r31, 0x033E	; 0x80033e <lcd1_PIN+0x1>
    2992:	90 81       	ld	r25, Z
    2994:	99 23       	and	r25, r25
    2996:	14 f4       	brge	.+4      	; 0x299c <LCD1_read+0xc0>
    2998:	88 60       	ori	r24, 0x08	; 8
    299a:	01 c0       	rjmp	.+2      	; 0x299e <LCD1_read+0xc2>
    299c:	87 7f       	andi	r24, 0xF7	; 247
    299e:	90 81       	ld	r25, Z
    29a0:	96 ff       	sbrs	r25, 6
    29a2:	02 c0       	rjmp	.+4      	; 0x29a8 <LCD1_read+0xcc>
    29a4:	84 60       	ori	r24, 0x04	; 4
    29a6:	01 c0       	rjmp	.+2      	; 0x29aa <LCD1_read+0xce>
    29a8:	8b 7f       	andi	r24, 0xFB	; 251
    29aa:	90 81       	ld	r25, Z
    29ac:	95 ff       	sbrs	r25, 5
    29ae:	02 c0       	rjmp	.+4      	; 0x29b4 <LCD1_read+0xd8>
    29b0:	82 60       	ori	r24, 0x02	; 2
    29b2:	01 c0       	rjmp	.+2      	; 0x29b6 <LCD1_read+0xda>
    29b4:	8d 7f       	andi	r24, 0xFD	; 253
    29b6:	90 81       	ld	r25, Z
    29b8:	94 ff       	sbrs	r25, 4
    29ba:	02 c0       	rjmp	.+4      	; 0x29c0 <LCD1_read+0xe4>
    29bc:	81 60       	ori	r24, 0x01	; 1
    29be:	01 c0       	rjmp	.+2      	; 0x29c2 <LCD1_read+0xe6>
    29c0:	8e 7f       	andi	r24, 0xFE	; 254
    29c2:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    29c6:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    29ca:	90 81       	ld	r25, Z
    29cc:	9b 7f       	andi	r25, 0xFB	; 251
    29ce:	90 83       	st	Z, r25
    29d0:	08 95       	ret

000029d2 <LCD1_BF>:
    29d2:	cf 93       	push	r28
    29d4:	df 93       	push	r29
    29d6:	80 e0       	ldi	r24, 0x00	; 0
    29d8:	90 e0       	ldi	r25, 0x00	; 0
    29da:	80 df       	rcall	.-256    	; 0x28dc <LCD1_read>
    29dc:	cb e0       	ldi	r28, 0x0B	; 11
    29de:	d0 e0       	ldi	r29, 0x00	; 0
    29e0:	05 c0       	rjmp	.+10     	; 0x29ec <LCD1_BF+0x1a>
    29e2:	80 e0       	ldi	r24, 0x00	; 0
    29e4:	90 e0       	ldi	r25, 0x00	; 0
    29e6:	7a df       	rcall	.-268    	; 0x28dc <LCD1_read>
    29e8:	21 97       	sbiw	r28, 0x01	; 1
    29ea:	11 f0       	breq	.+4      	; 0x29f0 <LCD1_BF+0x1e>
    29ec:	88 23       	and	r24, r24
    29ee:	cc f3       	brlt	.-14     	; 0x29e2 <LCD1_BF+0x10>
    29f0:	df 91       	pop	r29
    29f2:	cf 91       	pop	r28
    29f4:	08 95       	ret

000029f6 <LCD1_putch>:
    29f6:	61 e0       	ldi	r22, 0x01	; 1
    29f8:	70 e0       	ldi	r23, 0x00	; 0
    29fa:	ac de       	rcall	.-680    	; 0x2754 <LCD1_write>
    29fc:	ea cf       	rjmp	.-44     	; 0x29d2 <LCD1_BF>
    29fe:	08 95       	ret

00002a00 <LCD1_getch>:
    2a00:	cf 93       	push	r28
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	6a df       	rcall	.-300    	; 0x28dc <LCD1_read>
    2a08:	c8 2f       	mov	r28, r24
    2a0a:	e3 df       	rcall	.-58     	; 0x29d2 <LCD1_BF>
    2a0c:	8c 2f       	mov	r24, r28
    2a0e:	cf 91       	pop	r28
    2a10:	08 95       	ret

00002a12 <LCD1_string>:
    2a12:	cf 93       	push	r28
    2a14:	df 93       	push	r29
    2a16:	ec 01       	movw	r28, r24
    2a18:	88 81       	ld	r24, Y
    2a1a:	88 23       	and	r24, r24
    2a1c:	41 f0       	breq	.+16     	; 0x2a2e <LCD1_string+0x1c>
    2a1e:	21 96       	adiw	r28, 0x01	; 1
    2a20:	61 e0       	ldi	r22, 0x01	; 1
    2a22:	70 e0       	ldi	r23, 0x00	; 0
    2a24:	97 de       	rcall	.-722    	; 0x2754 <LCD1_write>
    2a26:	d5 df       	rcall	.-86     	; 0x29d2 <LCD1_BF>
    2a28:	89 91       	ld	r24, Y+
    2a2a:	81 11       	cpse	r24, r1
    2a2c:	f9 cf       	rjmp	.-14     	; 0x2a20 <LCD1_string+0xe>
    2a2e:	df 91       	pop	r29
    2a30:	cf 91       	pop	r28
    2a32:	08 95       	ret

00002a34 <LCD1_string_size>:
    2a34:	0f 93       	push	r16
    2a36:	1f 93       	push	r17
    2a38:	cf 93       	push	r28
    2a3a:	df 93       	push	r29
    2a3c:	fc 01       	movw	r30, r24
    2a3e:	d6 2f       	mov	r29, r22
    2a40:	80 81       	ld	r24, Z
    2a42:	88 23       	and	r24, r24
    2a44:	51 f0       	breq	.+20     	; 0x2a5a <LCD1_string_size+0x26>
    2a46:	8f 01       	movw	r16, r30
    2a48:	0f 5f       	subi	r16, 0xFF	; 255
    2a4a:	1f 4f       	sbci	r17, 0xFF	; 255
    2a4c:	61 11       	cpse	r22, r1
    2a4e:	09 c0       	rjmp	.+18     	; 0x2a62 <LCD1_string_size+0x2e>
    2a50:	1b c0       	rjmp	.+54     	; 0x2a88 <LCD1_string_size+0x54>
    2a52:	cf 5f       	subi	r28, 0xFF	; 255
    2a54:	dc 17       	cp	r29, r28
    2a56:	30 f4       	brcc	.+12     	; 0x2a64 <LCD1_string_size+0x30>
    2a58:	01 c0       	rjmp	.+2      	; 0x2a5c <LCD1_string_size+0x28>
    2a5a:	c0 e0       	ldi	r28, 0x00	; 0
    2a5c:	cd 17       	cp	r28, r29
    2a5e:	60 f0       	brcs	.+24     	; 0x2a78 <LCD1_string_size+0x44>
    2a60:	13 c0       	rjmp	.+38     	; 0x2a88 <LCD1_string_size+0x54>
    2a62:	c1 e0       	ldi	r28, 0x01	; 1
    2a64:	61 e0       	ldi	r22, 0x01	; 1
    2a66:	70 e0       	ldi	r23, 0x00	; 0
    2a68:	75 de       	rcall	.-790    	; 0x2754 <LCD1_write>
    2a6a:	b3 df       	rcall	.-154    	; 0x29d2 <LCD1_BF>
    2a6c:	f8 01       	movw	r30, r16
    2a6e:	81 91       	ld	r24, Z+
    2a70:	8f 01       	movw	r16, r30
    2a72:	81 11       	cpse	r24, r1
    2a74:	ee cf       	rjmp	.-36     	; 0x2a52 <LCD1_string_size+0x1e>
    2a76:	f2 cf       	rjmp	.-28     	; 0x2a5c <LCD1_string_size+0x28>
    2a78:	cf 5f       	subi	r28, 0xFF	; 255
    2a7a:	61 e0       	ldi	r22, 0x01	; 1
    2a7c:	70 e0       	ldi	r23, 0x00	; 0
    2a7e:	80 e2       	ldi	r24, 0x20	; 32
    2a80:	69 de       	rcall	.-814    	; 0x2754 <LCD1_write>
    2a82:	a7 df       	rcall	.-178    	; 0x29d2 <LCD1_BF>
    2a84:	cd 17       	cp	r28, r29
    2a86:	c0 f3       	brcs	.-16     	; 0x2a78 <LCD1_string_size+0x44>
    2a88:	df 91       	pop	r29
    2a8a:	cf 91       	pop	r28
    2a8c:	1f 91       	pop	r17
    2a8e:	0f 91       	pop	r16
    2a90:	08 95       	ret

00002a92 <LCD1_hspace>:
    2a92:	cf 93       	push	r28
    2a94:	c8 2f       	mov	r28, r24
    2a96:	88 23       	and	r24, r24
    2a98:	39 f0       	breq	.+14     	; 0x2aa8 <LCD1_hspace+0x16>
    2a9a:	61 e0       	ldi	r22, 0x01	; 1
    2a9c:	70 e0       	ldi	r23, 0x00	; 0
    2a9e:	80 e2       	ldi	r24, 0x20	; 32
    2aa0:	59 de       	rcall	.-846    	; 0x2754 <LCD1_write>
    2aa2:	97 df       	rcall	.-210    	; 0x29d2 <LCD1_BF>
    2aa4:	c1 50       	subi	r28, 0x01	; 1
    2aa6:	c9 f7       	brne	.-14     	; 0x2a9a <LCD1_hspace+0x8>
    2aa8:	cf 91       	pop	r28
    2aaa:	08 95       	ret

00002aac <LCD1_gotoxy>:
    2aac:	26 2f       	mov	r18, r22
    2aae:	81 30       	cpi	r24, 0x01	; 1
    2ab0:	91 05       	cpc	r25, r1
    2ab2:	71 f0       	breq	.+28     	; 0x2ad0 <LCD1_gotoxy+0x24>
    2ab4:	30 f0       	brcs	.+12     	; 0x2ac2 <LCD1_gotoxy+0x16>
    2ab6:	82 30       	cpi	r24, 0x02	; 2
    2ab8:	91 05       	cpc	r25, r1
    2aba:	89 f0       	breq	.+34     	; 0x2ade <LCD1_gotoxy+0x32>
    2abc:	03 97       	sbiw	r24, 0x03	; 3
    2abe:	b1 f0       	breq	.+44     	; 0x2aec <LCD1_gotoxy+0x40>
    2ac0:	08 95       	ret
    2ac2:	60 e0       	ldi	r22, 0x00	; 0
    2ac4:	70 e0       	ldi	r23, 0x00	; 0
    2ac6:	80 e8       	ldi	r24, 0x80	; 128
    2ac8:	82 0f       	add	r24, r18
    2aca:	44 de       	rcall	.-888    	; 0x2754 <LCD1_write>
    2acc:	82 cf       	rjmp	.-252    	; 0x29d2 <LCD1_BF>
    2ace:	08 95       	ret
    2ad0:	60 e0       	ldi	r22, 0x00	; 0
    2ad2:	70 e0       	ldi	r23, 0x00	; 0
    2ad4:	80 ec       	ldi	r24, 0xC0	; 192
    2ad6:	82 0f       	add	r24, r18
    2ad8:	3d de       	rcall	.-902    	; 0x2754 <LCD1_write>
    2ada:	7b cf       	rjmp	.-266    	; 0x29d2 <LCD1_BF>
    2adc:	08 95       	ret
    2ade:	60 e0       	ldi	r22, 0x00	; 0
    2ae0:	70 e0       	ldi	r23, 0x00	; 0
    2ae2:	84 e9       	ldi	r24, 0x94	; 148
    2ae4:	82 0f       	add	r24, r18
    2ae6:	36 de       	rcall	.-916    	; 0x2754 <LCD1_write>
    2ae8:	74 cf       	rjmp	.-280    	; 0x29d2 <LCD1_BF>
    2aea:	08 95       	ret
    2aec:	60 e0       	ldi	r22, 0x00	; 0
    2aee:	70 e0       	ldi	r23, 0x00	; 0
    2af0:	84 ed       	ldi	r24, 0xD4	; 212
    2af2:	82 0f       	add	r24, r18
    2af4:	2f de       	rcall	.-930    	; 0x2754 <LCD1_write>
    2af6:	6d cf       	rjmp	.-294    	; 0x29d2 <LCD1_BF>
    2af8:	08 95       	ret

00002afa <LCD1_clear>:
    2afa:	60 e0       	ldi	r22, 0x00	; 0
    2afc:	70 e0       	ldi	r23, 0x00	; 0
    2afe:	81 e0       	ldi	r24, 0x01	; 1
    2b00:	29 de       	rcall	.-942    	; 0x2754 <LCD1_write>
    2b02:	87 ee       	ldi	r24, 0xE7	; 231
    2b04:	97 e1       	ldi	r25, 0x17	; 23
    2b06:	01 97       	sbiw	r24, 0x01	; 1
    2b08:	f1 f7       	brne	.-4      	; 0x2b06 <LCD1_clear+0xc>
    2b0a:	00 c0       	rjmp	.+0      	; 0x2b0c <LCD1_clear+0x12>
    2b0c:	00 00       	nop
    2b0e:	08 95       	ret

00002b10 <LCD1_inic>:
	return lcd1;
}
void LCD1_inic(void)
{
	//LCD INIC
	*lcd1_DDR=(1<<RS)|(1<<RW)|(1<<EN)|(0<<NC);
    2b10:	e0 91 3a 03 	lds	r30, 0x033A	; 0x80033a <lcd1_DDR>
    2b14:	f0 91 3b 03 	lds	r31, 0x033B	; 0x80033b <lcd1_DDR+0x1>
    2b18:	87 e0       	ldi	r24, 0x07	; 7
    2b1a:	80 83       	st	Z, r24
	*lcd1_PORT=(1<<NC);
    2b1c:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2b20:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2b24:	88 e0       	ldi	r24, 0x08	; 8
    2b26:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2b28:	2f ef       	ldi	r18, 0xFF	; 255
    2b2a:	83 ef       	ldi	r24, 0xF3	; 243
    2b2c:	91 e0       	ldi	r25, 0x01	; 1
    2b2e:	21 50       	subi	r18, 0x01	; 1
    2b30:	80 40       	sbci	r24, 0x00	; 0
    2b32:	90 40       	sbci	r25, 0x00	; 0
    2b34:	e1 f7       	brne	.-8      	; 0x2b2e <LCD1_inic+0x1e>
    2b36:	00 c0       	rjmp	.+0      	; 0x2b38 <LCD1_inic+0x28>
    2b38:	00 00       	nop
	/***INICIALIZACAO LCD**datasheet*/
	_delay_ms(40);
	LCD1_write(0x33,INST); //function set
    2b3a:	60 e0       	ldi	r22, 0x00	; 0
    2b3c:	70 e0       	ldi	r23, 0x00	; 0
    2b3e:	83 e3       	ldi	r24, 0x33	; 51
    2b40:	09 de       	rcall	.-1006   	; 0x2754 <LCD1_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2b42:	20 ed       	ldi	r18, 0xD0	; 208
    2b44:	2a 95       	dec	r18
    2b46:	f1 f7       	brne	.-4      	; 0x2b44 <LCD1_inic+0x34>
	_delay_us(39);
	LCD1_write(0x33,INST); //function set
    2b48:	60 e0       	ldi	r22, 0x00	; 0
    2b4a:	70 e0       	ldi	r23, 0x00	; 0
    2b4c:	83 e3       	ldi	r24, 0x33	; 51
    2b4e:	02 de       	rcall	.-1020   	; 0x2754 <LCD1_write>
    2b50:	80 ed       	ldi	r24, 0xD0	; 208
    2b52:	8a 95       	dec	r24
    2b54:	f1 f7       	brne	.-4      	; 0x2b52 <LCD1_inic+0x42>
	_delay_us(39);
	LCD1_write(0x2B,INST); //function set
    2b56:	60 e0       	ldi	r22, 0x00	; 0
    2b58:	70 e0       	ldi	r23, 0x00	; 0
    2b5a:	8b e2       	ldi	r24, 0x2B	; 43
    2b5c:	fb dd       	rcall	.-1034   	; 0x2754 <LCD1_write>
    2b5e:	95 ec       	ldi	r25, 0xC5	; 197
    2b60:	9a 95       	dec	r25
    2b62:	f1 f7       	brne	.-4      	; 0x2b60 <LCD1_inic+0x50>
    2b64:	00 00       	nop
	_delay_us(37);
	LCD1_write(0x0C,INST);// display on/off control
    2b66:	60 e0       	ldi	r22, 0x00	; 0
    2b68:	70 e0       	ldi	r23, 0x00	; 0
    2b6a:	8c e0       	ldi	r24, 0x0C	; 12
    2b6c:	f3 dd       	rcall	.-1050   	; 0x2754 <LCD1_write>
    2b6e:	25 ec       	ldi	r18, 0xC5	; 197
    2b70:	2a 95       	dec	r18
    2b72:	f1 f7       	brne	.-4      	; 0x2b70 <LCD1_inic+0x60>
	_delay_us(37);
	LCD1_write(0x01,INST);// clear display
    2b74:	00 00       	nop
    2b76:	60 e0       	ldi	r22, 0x00	; 0
    2b78:	70 e0       	ldi	r23, 0x00	; 0
    2b7a:	81 e0       	ldi	r24, 0x01	; 1
    2b7c:	eb dd       	rcall	.-1066   	; 0x2754 <LCD1_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2b7e:	87 ee       	ldi	r24, 0xE7	; 231
    2b80:	97 e1       	ldi	r25, 0x17	; 23
    2b82:	01 97       	sbiw	r24, 0x01	; 1
    2b84:	f1 f7       	brne	.-4      	; 0x2b82 <LCD1_inic+0x72>
    2b86:	00 c0       	rjmp	.+0      	; 0x2b88 <LCD1_inic+0x78>
	_delay_ms(1.53);
	LCD1_write(0x06,INST);// entry mode set (crazy settings)
    2b88:	00 00       	nop
    2b8a:	60 e0       	ldi	r22, 0x00	; 0
    2b8c:	70 e0       	ldi	r23, 0x00	; 0
    2b8e:	86 e0       	ldi	r24, 0x06	; 6
    2b90:	e1 dd       	rcall	.-1086   	; 0x2754 <LCD1_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2b92:	95 ec       	ldi	r25, 0xC5	; 197
    2b94:	9a 95       	dec	r25
    2b96:	f1 f7       	brne	.-4      	; 0x2b94 <LCD1_inic+0x84>
    2b98:	00 00       	nop
    2b9a:	08 95       	ret

00002b9c <LCD1enable>:
		LCD0_inic();
	lcd0_detect=tmp;
}
/*******************************************************************/
LCD1 LCD1enable(volatile uint8_t *ddr, volatile uint8_t *pin, volatile uint8_t *port)
{
    2b9c:	1f 93       	push	r17
    2b9e:	cf 93       	push	r28
    2ba0:	df 93       	push	r29
    2ba2:	ec 01       	movw	r28, r24
	//LOCAL VARIABLES
	uint8_t tSREG;
	tSREG=SREG;
    2ba4:	1f b7       	in	r17, 0x3f	; 63
	SREG&=~(1<<GLOBAL_INTERRUPT_ENABLE);
    2ba6:	8f b7       	in	r24, 0x3f	; 63
    2ba8:	8f 77       	andi	r24, 0x7F	; 127
    2baa:	8f bf       	out	0x3f, r24	; 63
	//ALLOCAO MEMORIA PARA Estrutura
	LCD1 lcd1;
	//import parametros
	lcd1_DDR=ddr;
    2bac:	70 93 3b 03 	sts	0x033B, r23	; 0x80033b <lcd1_DDR+0x1>
    2bb0:	60 93 3a 03 	sts	0x033A, r22	; 0x80033a <lcd1_DDR>
	lcd1_PIN=pin;
    2bb4:	50 93 3e 03 	sts	0x033E, r21	; 0x80033e <lcd1_PIN+0x1>
    2bb8:	40 93 3d 03 	sts	0x033D, r20	; 0x80033d <lcd1_PIN>
	lcd1_PORT=port;
    2bbc:	30 93 45 03 	sts	0x0345, r19	; 0x800345 <lcd1_PORT+0x1>
    2bc0:	20 93 44 03 	sts	0x0344, r18	; 0x800344 <lcd1_PORT>
	//inic variables
	*lcd1_DDR=0x00;
    2bc4:	fb 01       	movw	r30, r22
    2bc6:	10 82       	st	Z, r1
	*lcd1_PORT=0xFF;
    2bc8:	e0 91 44 03 	lds	r30, 0x0344	; 0x800344 <lcd1_PORT>
    2bcc:	f0 91 45 03 	lds	r31, 0x0345	; 0x800345 <lcd1_PORT+0x1>
    2bd0:	8f ef       	ldi	r24, 0xFF	; 255
    2bd2:	80 83       	st	Z, r24
	lcd1_detect=*lcd1_PIN & (1<<NC);
    2bd4:	e0 91 3d 03 	lds	r30, 0x033D	; 0x80033d <lcd1_PIN>
    2bd8:	f0 91 3e 03 	lds	r31, 0x033E	; 0x80033e <lcd1_PIN+0x1>
    2bdc:	80 81       	ld	r24, Z
    2bde:	88 70       	andi	r24, 0x08	; 8
    2be0:	80 93 3c 03 	sts	0x033C, r24	; 0x80033c <lcd1_detect>
	lcd1.hspace=LCD1_hspace;
	lcd1.clear=LCD1_clear;
	lcd1.gotoxy=LCD1_gotoxy;
	lcd1.reboot=LCD1_reboot;
	//LCD INIC
	LCD1_inic();
    2be4:	95 df       	rcall	.-214    	; 0x2b10 <LCD1_inic>
	SREG=tSREG;
    2be6:	1f bf       	out	0x3f, r17	; 63
	//
	return lcd1;
    2be8:	8a ea       	ldi	r24, 0xAA	; 170
    2bea:	93 e1       	ldi	r25, 0x13	; 19
    2bec:	99 83       	std	Y+1, r25	; 0x01
    2bee:	88 83       	st	Y, r24
    2bf0:	8e e6       	ldi	r24, 0x6E	; 110
    2bf2:	94 e1       	ldi	r25, 0x14	; 20
    2bf4:	9b 83       	std	Y+3, r25	; 0x03
    2bf6:	8a 83       	std	Y+2, r24	; 0x02
    2bf8:	89 ee       	ldi	r24, 0xE9	; 233
    2bfa:	94 e1       	ldi	r25, 0x14	; 20
    2bfc:	9d 83       	std	Y+5, r25	; 0x05
    2bfe:	8c 83       	std	Y+4, r24	; 0x04
    2c00:	8b ef       	ldi	r24, 0xFB	; 251
    2c02:	94 e1       	ldi	r25, 0x14	; 20
    2c04:	9f 83       	std	Y+7, r25	; 0x07
    2c06:	8e 83       	std	Y+6, r24	; 0x06
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	95 e1       	ldi	r25, 0x15	; 21
    2c0c:	99 87       	std	Y+9, r25	; 0x09
    2c0e:	88 87       	std	Y+8, r24	; 0x08
    2c10:	89 e0       	ldi	r24, 0x09	; 9
    2c12:	95 e1       	ldi	r25, 0x15	; 21
    2c14:	9b 87       	std	Y+11, r25	; 0x0b
    2c16:	8a 87       	std	Y+10, r24	; 0x0a
    2c18:	8a e1       	ldi	r24, 0x1A	; 26
    2c1a:	95 e1       	ldi	r25, 0x15	; 21
    2c1c:	9d 87       	std	Y+13, r25	; 0x0d
    2c1e:	8c 87       	std	Y+12, r24	; 0x0c
    2c20:	89 e4       	ldi	r24, 0x49	; 73
    2c22:	95 e1       	ldi	r25, 0x15	; 21
    2c24:	9f 87       	std	Y+15, r25	; 0x0f
    2c26:	8e 87       	std	Y+14, r24	; 0x0e
    2c28:	8d e7       	ldi	r24, 0x7D	; 125
    2c2a:	95 e1       	ldi	r25, 0x15	; 21
    2c2c:	99 8b       	std	Y+17, r25	; 0x11
    2c2e:	88 8b       	std	Y+16, r24	; 0x10
    2c30:	86 e5       	ldi	r24, 0x56	; 86
    2c32:	95 e1       	ldi	r25, 0x15	; 21
    2c34:	9b 8b       	std	Y+19, r25	; 0x13
    2c36:	8a 8b       	std	Y+18, r24	; 0x12
    2c38:	85 e2       	ldi	r24, 0x25	; 37
    2c3a:	96 e1       	ldi	r25, 0x16	; 22
    2c3c:	9d 8b       	std	Y+21, r25	; 0x15
    2c3e:	8c 8b       	std	Y+20, r24	; 0x14
}
    2c40:	ce 01       	movw	r24, r28
    2c42:	df 91       	pop	r29
    2c44:	cf 91       	pop	r28
    2c46:	1f 91       	pop	r17
    2c48:	08 95       	ret

00002c4a <LCD1_reboot>:
	*lcd1_PORT|=(1<<EN);
	LCD_ticks(num);
	*lcd1_PORT&=~(1<<EN);
}
void LCD1_reboot(void)
{
    2c4a:	cf 93       	push	r28
	//low high detect pin NC
	uint8_t i;
	uint8_t tmp;
	tmp=*lcd1_PIN & (1<<NC);
    2c4c:	e0 91 3d 03 	lds	r30, 0x033D	; 0x80033d <lcd1_PIN>
    2c50:	f0 91 3e 03 	lds	r31, 0x033E	; 0x80033e <lcd1_PIN+0x1>
    2c54:	c0 81       	ld	r28, Z
    2c56:	c8 70       	andi	r28, 0x08	; 8
	i=tmp^lcd1_detect;
    2c58:	80 91 3c 03 	lds	r24, 0x033C	; 0x80033c <lcd1_detect>
    2c5c:	8c 27       	eor	r24, r28
	i&=tmp;
	if(i)
    2c5e:	8c 23       	and	r24, r28
    2c60:	09 f0       	breq	.+2      	; 0x2c64 <LCD1_reboot+0x1a>
		LCD1_inic();
    2c62:	56 df       	rcall	.-340    	; 0x2b10 <LCD1_inic>
	lcd1_detect=tmp;
    2c64:	c0 93 3c 03 	sts	0x033C, r28	; 0x80033c <lcd1_detect>
}
    2c68:	cf 91       	pop	r28
    2c6a:	08 95       	ret

00002c6c <PORTINIT>:
}
/***Procedure & Function***/
void PORTINIT()
{
	//INPUT
	DDRF=0x00;
    2c6c:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
	PORTF=0x0F;
    2c70:	8f e0       	ldi	r24, 0x0F	; 15
    2c72:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
	DDRE=0X00;
    2c76:	12 b8       	out	0x02, r1	; 2
	PORTE=0XFF;
    2c78:	8f ef       	ldi	r24, 0xFF	; 255
    2c7a:	83 b9       	out	0x03, r24	; 3
	DDRD=0X00;
    2c7c:	11 ba       	out	0x11, r1	; 17
	PORTD=0XFF;
    2c7e:	82 bb       	out	0x12, r24	; 18
	//OUTPUT
	DDRC=0XFF;
    2c80:	84 bb       	out	0x14, r24	; 20
	PORTC=0x00;
    2c82:	15 ba       	out	0x15, r1	; 21
	DDRB|=(1<<5) | (1<<6) | (1<<7);
    2c84:	87 b3       	in	r24, 0x17	; 23
    2c86:	80 6e       	ori	r24, 0xE0	; 224
    2c88:	87 bb       	out	0x17, r24	; 23
	//UART0
	//DDRE=0X02;
	SREG|=(1<<GI);
    2c8a:	8f b7       	in	r24, 0x3f	; 63
    2c8c:	80 68       	ori	r24, 0x80	; 128
    2c8e:	8f bf       	out	0x3f, r24	; 63
    2c90:	08 95       	ret

00002c92 <main>:
CLOCK relogio;
/***Header***/
void PORTINIT();
/***MAIN***MAIN***/
int main(void)
{
    2c92:	cf 93       	push	r28
    2c94:	df 93       	push	r29
    2c96:	cd b7       	in	r28, 0x3d	; 61
    2c98:	de b7       	in	r29, 0x3e	; 62
    2c9a:	cc 5c       	subi	r28, 0xCC	; 204
    2c9c:	d1 09       	sbc	r29, r1
    2c9e:	0f b6       	in	r0, 0x3f	; 63
    2ca0:	f8 94       	cli
    2ca2:	de bf       	out	0x3e, r29	; 62
    2ca4:	0f be       	out	0x3f, r0	; 63
    2ca6:	cd bf       	out	0x3d, r28	; 61
	/***INICIALIZE OBJECTS***/
	FUNC function= FUNCenable();
    2ca8:	ce 01       	movw	r24, r28
    2caa:	01 96       	adiw	r24, 0x01	; 1
    2cac:	f6 da       	rcall	.-2580   	; 0x229a <FUNCenable>
    2cae:	4b a0       	ldd	r4, Y+35	; 0x23
    2cb0:	5c a0       	ldd	r5, Y+36	; 0x24
    2cb2:	2d ad       	ldd	r18, Y+61	; 0x3d
    2cb4:	3e ad       	ldd	r19, Y+62	; 0x3e
    2cb6:	c9 53       	subi	r28, 0x39	; 57
    2cb8:	df 4f       	sbci	r29, 0xFF	; 255
    2cba:	39 83       	std	Y+1, r19	; 0x01
    2cbc:	28 83       	st	Y, r18
    2cbe:	c7 5c       	subi	r28, 0xC7	; 199
    2cc0:	d0 40       	sbci	r29, 0x00	; 0
    2cc2:	21 96       	adiw	r28, 0x01	; 1
    2cc4:	8e ad       	ldd	r24, Y+62	; 0x3e
    2cc6:	9f ad       	ldd	r25, Y+63	; 0x3f
    2cc8:	21 97       	sbiw	r28, 0x01	; 1
    2cca:	c7 53       	subi	r28, 0x37	; 55
    2ccc:	df 4f       	sbci	r29, 0xFF	; 255
    2cce:	99 83       	std	Y+1, r25	; 0x01
    2cd0:	88 83       	st	Y, r24
    2cd2:	c9 5c       	subi	r28, 0xC9	; 201
    2cd4:	d0 40       	sbci	r29, 0x00	; 0
	LCD1 lcd0 = LCD1enable(&DDRA,&PINA,&PORTA);
    2cd6:	2b e3       	ldi	r18, 0x3B	; 59
    2cd8:	30 e0       	ldi	r19, 0x00	; 0
    2cda:	49 e3       	ldi	r20, 0x39	; 57
    2cdc:	50 e0       	ldi	r21, 0x00	; 0
    2cde:	6a e3       	ldi	r22, 0x3A	; 58
    2ce0:	70 e0       	ldi	r23, 0x00	; 0
    2ce2:	ce 01       	movw	r24, r28
    2ce4:	85 5b       	subi	r24, 0xB5	; 181
    2ce6:	9f 4f       	sbci	r25, 0xFF	; 255
    2ce8:	59 df       	rcall	.-334    	; 0x2b9c <LCD1enable>
    2cea:	67 96       	adiw	r28, 0x17	; 23
    2cec:	6e ac       	ldd	r6, Y+62	; 0x3e
    2cee:	7f ac       	ldd	r7, Y+63	; 0x3f
    2cf0:	67 97       	sbiw	r28, 0x17	; 23
    2cf2:	6f 96       	adiw	r28, 0x1f	; 31
    2cf4:	8e ac       	ldd	r8, Y+62	; 0x3e
    2cf6:	9f ac       	ldd	r9, Y+63	; 0x3f
    2cf8:	6f 97       	sbiw	r28, 0x1f	; 31
	//LCD1 lcd1 = LCD1enable(&DDRC,&PINC,&PORTC);
	UART1 uart= UART1enable(103,8,1,NONE);//103 para 9600, 68 para 14400
    2cfa:	00 e0       	ldi	r16, 0x00	; 0
    2cfc:	10 e0       	ldi	r17, 0x00	; 0
    2cfe:	21 e0       	ldi	r18, 0x01	; 1
    2d00:	30 e0       	ldi	r19, 0x00	; 0
    2d02:	48 e0       	ldi	r20, 0x08	; 8
    2d04:	50 e0       	ldi	r21, 0x00	; 0
    2d06:	67 e6       	ldi	r22, 0x67	; 103
    2d08:	70 e0       	ldi	r23, 0x00	; 0
    2d0a:	ce 01       	movw	r24, r28
    2d0c:	8f 59       	subi	r24, 0x9F	; 159
    2d0e:	9f 4f       	sbci	r25, 0xFF	; 255
    2d10:	0e 94 8a 09 	call	0x1314	; 0x1314 <UART1enable>
	I2C i2c = I2Cenable(85, 1);
    2d14:	41 e0       	ldi	r20, 0x01	; 1
    2d16:	65 e5       	ldi	r22, 0x55	; 85
    2d18:	ce 01       	movw	r24, r28
    2d1a:	8d 58       	subi	r24, 0x8D	; 141
    2d1c:	9f 4f       	sbci	r25, 0xFF	; 255
    2d1e:	0e 94 83 07 	call	0xf06	; 0xf06 <I2Cenable>
	ANALOG analog = ANALOGenable(1, 128, 3, 0, 4, 7);
    2d22:	1f 92       	push	r1
    2d24:	87 e0       	ldi	r24, 0x07	; 7
    2d26:	8f 93       	push	r24
    2d28:	1f 92       	push	r1
    2d2a:	84 e0       	ldi	r24, 0x04	; 4
    2d2c:	8f 93       	push	r24
    2d2e:	1f 92       	push	r1
    2d30:	1f 92       	push	r1
    2d32:	1f 92       	push	r1
    2d34:	83 e0       	ldi	r24, 0x03	; 3
    2d36:	8f 93       	push	r24
    2d38:	80 e8       	ldi	r24, 0x80	; 128
    2d3a:	8f 93       	push	r24
    2d3c:	81 e0       	ldi	r24, 0x01	; 1
    2d3e:	8f 93       	push	r24
    2d40:	0e 94 b6 00 	call	0x16c	; 0x16c <ANALOGenable>
    2d44:	1c 01       	movw	r2, r24
	TIMER_COUNTER3 timer3 = TIMER_COUNTER3enable(0,1); // 0,1
    2d46:	41 e0       	ldi	r20, 0x01	; 1
    2d48:	60 e0       	ldi	r22, 0x00	; 0
    2d4a:	ce 01       	movw	r24, r28
    2d4c:	83 58       	subi	r24, 0x83	; 131
    2d4e:	9f 4f       	sbci	r25, 0xFF	; 255
    2d50:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <TIMER_COUNTER3enable>
	TIMER_COUNTER1 timer1 = TIMER_COUNTER1enable(9,0);
    2d54:	40 e0       	ldi	r20, 0x00	; 0
    2d56:	69 e0       	ldi	r22, 0x09	; 9
    2d58:	ce 01       	movw	r24, r28
    2d5a:	83 57       	subi	r24, 0x73	; 115
    2d5c:	9f 4f       	sbci	r25, 0xFF	; 255
    2d5e:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <TIMER_COUNTER1enable>
	//SPI spi = SPIenable(SPI_MASTER_MODE, SPI_MSB_DATA_ORDER, 0, 8);
	//EEPROM eeprom = EEPROMenable();
	PORTINIT();
    2d62:	84 df       	rcall	.-248    	; 0x2c6c <PORTINIT>
	int6=INTERRUPTenable();
    2d64:	0e 94 11 03 	call	0x622	; 0x622 <INTERRUPTenable>
    2d68:	20 93 46 03 	sts	0x0346, r18	; 0x800346 <int6>
    2d6c:	30 93 47 03 	sts	0x0347, r19	; 0x800347 <int6+0x1>
    2d70:	40 93 48 03 	sts	0x0348, r20	; 0x800348 <int6+0x2>
    2d74:	50 93 49 03 	sts	0x0349, r21	; 0x800349 <int6+0x3>
    2d78:	60 93 4a 03 	sts	0x034A, r22	; 0x80034a <int6+0x4>
    2d7c:	70 93 4b 03 	sts	0x034B, r23	; 0x80034b <int6+0x5>
	relogio=CLOCKenable(0,0,0);
    2d80:	20 e0       	ldi	r18, 0x00	; 0
    2d82:	40 e0       	ldi	r20, 0x00	; 0
    2d84:	60 e0       	ldi	r22, 0x00	; 0
    2d86:	ce 01       	movw	r24, r28
    2d88:	8d 54       	subi	r24, 0x4D	; 77
    2d8a:	9f 4f       	sbci	r25, 0xFF	; 255
    2d8c:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <CLOCKenable>
    2d90:	84 e1       	ldi	r24, 0x14	; 20
    2d92:	fe 01       	movw	r30, r28
    2d94:	ed 54       	subi	r30, 0x4D	; 77
    2d96:	ff 4f       	sbci	r31, 0xFF	; 255
    2d98:	ae e4       	ldi	r26, 0x4E	; 78
    2d9a:	b3 e0       	ldi	r27, 0x03	; 3
    2d9c:	01 90       	ld	r0, Z+
    2d9e:	0d 92       	st	X+, r0
    2da0:	8a 95       	dec	r24
    2da2:	e1 f7       	brne	.-8      	; 0x2d9c <main+0x10a>
	struct keypadata keypadinput={"Ola",'0'};
	KEYPAD keypad = KEYPADenable(&DDRE,&PINE,&PORTE);
    2da4:	43 e2       	ldi	r20, 0x23	; 35
    2da6:	50 e0       	ldi	r21, 0x00	; 0
    2da8:	61 e2       	ldi	r22, 0x21	; 33
    2daa:	70 e0       	ldi	r23, 0x00	; 0
    2dac:	82 e2       	ldi	r24, 0x22	; 34
    2dae:	90 e0       	ldi	r25, 0x00	; 0
    2db0:	7c dc       	rcall	.-1800   	; 0x26aa <KEYPADenable>
    2db2:	c3 56       	subi	r28, 0x63	; 99
    2db4:	df 4f       	sbci	r29, 0xFF	; 255
    2db6:	28 83       	st	Y, r18
    2db8:	cd 59       	subi	r28, 0x9D	; 157
    2dba:	d0 40       	sbci	r29, 0x00	; 0
    2dbc:	c2 56       	subi	r28, 0x62	; 98
    2dbe:	df 4f       	sbci	r29, 0xFF	; 255
    2dc0:	38 83       	st	Y, r19
    2dc2:	ce 59       	subi	r28, 0x9E	; 158
    2dc4:	d0 40       	sbci	r29, 0x00	; 0
    2dc6:	c1 56       	subi	r28, 0x61	; 97
    2dc8:	df 4f       	sbci	r29, 0xFF	; 255
    2dca:	48 83       	st	Y, r20
    2dcc:	cf 59       	subi	r28, 0x9F	; 159
    2dce:	d0 40       	sbci	r29, 0x00	; 0
    2dd0:	c0 56       	subi	r28, 0x60	; 96
    2dd2:	df 4f       	sbci	r29, 0xFF	; 255
    2dd4:	58 83       	st	Y, r21
    2dd6:	c0 5a       	subi	r28, 0xA0	; 160
    2dd8:	d0 40       	sbci	r29, 0x00	; 0
    2dda:	cf 55       	subi	r28, 0x5F	; 95
    2ddc:	df 4f       	sbci	r29, 0xFF	; 255
    2dde:	68 83       	st	Y, r22
    2de0:	c1 5a       	subi	r28, 0xA1	; 161
    2de2:	d0 40       	sbci	r29, 0x00	; 0
    2de4:	ce 55       	subi	r28, 0x5E	; 94
    2de6:	df 4f       	sbci	r29, 0xFF	; 255
    2de8:	78 83       	st	Y, r23
    2dea:	c2 5a       	subi	r28, 0xA2	; 162
    2dec:	d0 40       	sbci	r29, 0x00	; 0
	/******/
	//eeprom.update_block( "Sergio !!" , (uint8_t*)&NonVolatileString, 16);
	count=0;
    2dee:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <count>
	char tmp[16];
	uart.putc('>');
    2df2:	ab 96       	adiw	r28, 0x2b	; 43
    2df4:	ee ad       	ldd	r30, Y+62	; 0x3e
    2df6:	ff ad       	ldd	r31, Y+63	; 0x3f
    2df8:	ab 97       	sbiw	r28, 0x2b	; 43
    2dfa:	8e e3       	ldi	r24, 0x3E	; 62
    2dfc:	09 95       	icall
	uart.puts("SERGIO CODE");
    2dfe:	ad 96       	adiw	r28, 0x2d	; 45
    2e00:	ee ad       	ldd	r30, Y+62	; 0x3e
    2e02:	ff ad       	ldd	r31, Y+63	; 0x3f
    2e04:	ad 97       	sbiw	r28, 0x2d	; 45
    2e06:	82 e2       	ldi	r24, 0x22	; 34
    2e08:	91 e0       	ldi	r25, 0x01	; 1
    2e0a:	09 95       	icall
	timer1.compoutmodeB(2);
    2e0c:	c1 57       	subi	r28, 0x71	; 113
    2e0e:	df 4f       	sbci	r29, 0xFF	; 255
    2e10:	e8 81       	ld	r30, Y
    2e12:	f9 81       	ldd	r31, Y+1	; 0x01
    2e14:	cf 58       	subi	r28, 0x8F	; 143
    2e16:	d0 40       	sbci	r29, 0x00	; 0
    2e18:	82 e0       	ldi	r24, 0x02	; 2
    2e1a:	09 95       	icall
	timer1.compareA(20000);
    2e1c:	cd 56       	subi	r28, 0x6D	; 109
    2e1e:	df 4f       	sbci	r29, 0xFF	; 255
    2e20:	e8 81       	ld	r30, Y
    2e22:	f9 81       	ldd	r31, Y+1	; 0x01
    2e24:	c3 59       	subi	r28, 0x93	; 147
    2e26:	d0 40       	sbci	r29, 0x00	; 0
    2e28:	80 e2       	ldi	r24, 0x20	; 32
    2e2a:	9e e4       	ldi	r25, 0x4E	; 78
    2e2c:	09 95       	icall
	timer1.start(8);
    2e2e:	c7 56       	subi	r28, 0x67	; 103
    2e30:	df 4f       	sbci	r29, 0xFF	; 255
    2e32:	e8 81       	ld	r30, Y
    2e34:	f9 81       	ldd	r31, Y+1	; 0x01
    2e36:	c9 59       	subi	r28, 0x99	; 153
    2e38:	d0 40       	sbci	r29, 0x00	; 0
    2e3a:	88 e0       	ldi	r24, 0x08	; 8
    2e3c:	90 e0       	ldi	r25, 0x00	; 0
    2e3e:	09 95       	icall
	timer3.start(1);
    2e40:	c7 57       	subi	r28, 0x77	; 119
    2e42:	df 4f       	sbci	r29, 0xFF	; 255
    2e44:	e8 81       	ld	r30, Y
    2e46:	f9 81       	ldd	r31, Y+1	; 0x01
    2e48:	c9 58       	subi	r28, 0x89	; 137
    2e4a:	d0 40       	sbci	r29, 0x00	; 0
    2e4c:	81 e0       	ldi	r24, 0x01	; 1
    2e4e:	90 e0       	ldi	r25, 0x00	; 0
    2e50:	09 95       	icall
	int6.set(6,1);
    2e52:	e0 91 46 03 	lds	r30, 0x0346	; 0x800346 <int6>
    2e56:	f0 91 47 03 	lds	r31, 0x0347	; 0x800347 <int6+0x1>
    2e5a:	61 e0       	ldi	r22, 0x01	; 1
    2e5c:	86 e0       	ldi	r24, 0x06	; 6
    2e5e:	09 95       	icall
	lcd0.clear();
    2e60:	6d 96       	adiw	r28, 0x1d	; 29
    2e62:	ee ad       	ldd	r30, Y+62	; 0x3e
    2e64:	ff ad       	ldd	r31, Y+63	; 0x3f
    2e66:	6d 97       	sbiw	r28, 0x1d	; 29
    2e68:	09 95       	icall
    2e6a:	0f b6       	in	r0, 0x3f	; 63
    2e6c:	f8 94       	cli
    2e6e:	de bf       	out	0x3e, r29	; 62
    2e70:	0f be       	out	0x3f, r0	; 63
    2e72:	cd bf       	out	0x3d, r28	; 61
	/**********/
	while(TRUE){
		lcd0.reboot();
    2e74:	a1 96       	adiw	r28, 0x21	; 33
    2e76:	ee ad       	ldd	r30, Y+62	; 0x3e
    2e78:	ff ad       	ldd	r31, Y+63	; 0x3f
    2e7a:	a1 97       	sbiw	r28, 0x21	; 33
    2e7c:	09 95       	icall
		//lcd1.reboot();
		//TODO:: Please write your application code
		keypadinput=keypad.get();
    2e7e:	c1 56       	subi	r28, 0x61	; 97
    2e80:	df 4f       	sbci	r29, 0xFF	; 255
    2e82:	e8 81       	ld	r30, Y
    2e84:	f9 81       	ldd	r31, Y+1	; 0x01
    2e86:	cf 59       	subi	r28, 0x9F	; 159
    2e88:	d0 40       	sbci	r29, 0x00	; 0
    2e8a:	09 95       	icall
    2e8c:	18 2f       	mov	r17, r24
		if(keypadinput.character){
    2e8e:	88 23       	and	r24, r24
    2e90:	d9 f0       	breq	.+54     	; 0x2ec8 <main+0x236>
			lcd0.gotoxy(0,0);
    2e92:	60 e0       	ldi	r22, 0x00	; 0
    2e94:	70 e0       	ldi	r23, 0x00	; 0
    2e96:	80 e0       	ldi	r24, 0x00	; 0
    2e98:	90 e0       	ldi	r25, 0x00	; 0
    2e9a:	f4 01       	movw	r30, r8
    2e9c:	09 95       	icall
			lcd0.putch(keypadinput.character);
    2e9e:	63 96       	adiw	r28, 0x13	; 19
    2ea0:	ee ad       	ldd	r30, Y+62	; 0x3e
    2ea2:	ff ad       	ldd	r31, Y+63	; 0x3f
    2ea4:	63 97       	sbiw	r28, 0x13	; 19
    2ea6:	81 2f       	mov	r24, r17
    2ea8:	09 95       	icall
		}
		if(keypadinput.character == 'A'){
    2eaa:	11 34       	cpi	r17, 0x41	; 65
    2eac:	31 f4       	brne	.+12     	; 0x2eba <main+0x228>
			relogio.second_count_reset();
    2eae:	e0 91 58 03 	lds	r30, 0x0358	; 0x800358 <relogio+0xa>
    2eb2:	f0 91 59 03 	lds	r31, 0x0359	; 0x800359 <relogio+0xb>
    2eb6:	09 95       	icall
    2eb8:	07 c0       	rjmp	.+14     	; 0x2ec8 <main+0x236>
		}
		if(keypadinput.character == 'B'){
    2eba:	12 34       	cpi	r17, 0x42	; 66
    2ebc:	29 f4       	brne	.+10     	; 0x2ec8 <main+0x236>
			relogio.second_count_stop();
    2ebe:	e0 91 5a 03 	lds	r30, 0x035A	; 0x80035a <relogio+0xc>
    2ec2:	f0 91 5b 03 	lds	r31, 0x035B	; 0x80035b <relogio+0xd>
    2ec6:	09 95       	icall
		}
		//lcd0.string(function.resizestr(tmp,3));
		lcd0.gotoxy(0,4);
    2ec8:	64 e0       	ldi	r22, 0x04	; 4
    2eca:	70 e0       	ldi	r23, 0x00	; 0
    2ecc:	80 e0       	ldi	r24, 0x00	; 0
    2ece:	90 e0       	ldi	r25, 0x00	; 0
    2ed0:	f4 01       	movw	r30, r8
    2ed2:	09 95       	icall
		function.ui16toa(PORTC,tmp);
    2ed4:	85 b3       	in	r24, 0x15	; 21
    2ed6:	be 01       	movw	r22, r28
    2ed8:	6d 55       	subi	r22, 0x5D	; 93
    2eda:	7f 4f       	sbci	r23, 0xFF	; 255
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	f2 01       	movw	r30, r4
    2ee0:	09 95       	icall
		//lcd0.string(function.resizestr(tmp,3));
		lcd0.string(relogio.show());
    2ee2:	e0 91 60 03 	lds	r30, 0x0360	; 0x800360 <relogio+0x12>
    2ee6:	f0 91 61 03 	lds	r31, 0x0361	; 0x800361 <relogio+0x13>
    2eea:	09 95       	icall
    2eec:	f3 01       	movw	r30, r6
    2eee:	09 95       	icall
		//lcd1.gotoxy(0,0);
		//lcd1.string("Ola Sergio");
		lcd0.gotoxy(0,13);
    2ef0:	6d e0       	ldi	r22, 0x0D	; 13
    2ef2:	70 e0       	ldi	r23, 0x00	; 0
    2ef4:	80 e0       	ldi	r24, 0x00	; 0
    2ef6:	90 e0       	ldi	r25, 0x00	; 0
    2ef8:	f4 01       	movw	r30, r8
    2efa:	09 95       	icall
		a=function.trimmer(analog.read(0),0,1023,0,255);
    2efc:	80 e0       	ldi	r24, 0x00	; 0
    2efe:	90 e0       	ldi	r25, 0x00	; 0
    2f00:	f1 01       	movw	r30, r2
    2f02:	09 95       	icall
    2f04:	bc 01       	movw	r22, r24
    2f06:	99 0f       	add	r25, r25
    2f08:	88 0b       	sbc	r24, r24
    2f0a:	99 0b       	sbc	r25, r25
    2f0c:	1f 92       	push	r1
    2f0e:	1f 92       	push	r1
    2f10:	1f 92       	push	r1
    2f12:	ff ef       	ldi	r31, 0xFF	; 255
    2f14:	ff 93       	push	r31
    2f16:	a1 2c       	mov	r10, r1
    2f18:	b1 2c       	mov	r11, r1
    2f1a:	65 01       	movw	r12, r10
    2f1c:	ee 24       	eor	r14, r14
    2f1e:	ea 94       	dec	r14
    2f20:	13 e0       	ldi	r17, 0x03	; 3
    2f22:	f1 2e       	mov	r15, r17
    2f24:	00 e0       	ldi	r16, 0x00	; 0
    2f26:	10 e0       	ldi	r17, 0x00	; 0
    2f28:	20 e0       	ldi	r18, 0x00	; 0
    2f2a:	30 e0       	ldi	r19, 0x00	; 0
    2f2c:	a9 01       	movw	r20, r18
    2f2e:	c7 53       	subi	r28, 0x37	; 55
    2f30:	df 4f       	sbci	r29, 0xFF	; 255
    2f32:	e8 81       	ld	r30, Y
    2f34:	f9 81       	ldd	r31, Y+1	; 0x01
    2f36:	c9 5c       	subi	r28, 0xC9	; 201
    2f38:	d0 40       	sbci	r29, 0x00	; 0
    2f3a:	09 95       	icall
    2f3c:	70 93 64 03 	sts	0x0364, r23	; 0x800364 <a+0x1>
    2f40:	60 93 63 03 	sts	0x0363, r22	; 0x800363 <a>
		timer1.compareB(function.trimmer(analog.read(0),0,1023,450,2450));
    2f44:	cb 56       	subi	r28, 0x6B	; 107
    2f46:	df 4f       	sbci	r29, 0xFF	; 255
    2f48:	28 81       	ld	r18, Y
    2f4a:	39 81       	ldd	r19, Y+1	; 0x01
    2f4c:	c5 59       	subi	r28, 0x95	; 149
    2f4e:	d0 40       	sbci	r29, 0x00	; 0
    2f50:	c5 53       	subi	r28, 0x35	; 53
    2f52:	df 4f       	sbci	r29, 0xFF	; 255
    2f54:	39 83       	std	Y+1, r19	; 0x01
    2f56:	28 83       	st	Y, r18
    2f58:	cb 5c       	subi	r28, 0xCB	; 203
    2f5a:	d0 40       	sbci	r29, 0x00	; 0
    2f5c:	80 e0       	ldi	r24, 0x00	; 0
    2f5e:	90 e0       	ldi	r25, 0x00	; 0
    2f60:	f1 01       	movw	r30, r2
    2f62:	09 95       	icall
    2f64:	bc 01       	movw	r22, r24
    2f66:	99 0f       	add	r25, r25
    2f68:	88 0b       	sbc	r24, r24
    2f6a:	99 0b       	sbc	r25, r25
    2f6c:	1f 92       	push	r1
    2f6e:	1f 92       	push	r1
    2f70:	f9 e0       	ldi	r31, 0x09	; 9
    2f72:	ff 93       	push	r31
    2f74:	22 e9       	ldi	r18, 0x92	; 146
    2f76:	2f 93       	push	r18
    2f78:	0f 2e       	mov	r0, r31
    2f7a:	f2 ec       	ldi	r31, 0xC2	; 194
    2f7c:	af 2e       	mov	r10, r31
    2f7e:	bb 24       	eor	r11, r11
    2f80:	b3 94       	inc	r11
    2f82:	c1 2c       	mov	r12, r1
    2f84:	d1 2c       	mov	r13, r1
    2f86:	f0 2d       	mov	r31, r0
    2f88:	20 e0       	ldi	r18, 0x00	; 0
    2f8a:	30 e0       	ldi	r19, 0x00	; 0
    2f8c:	a9 01       	movw	r20, r18
    2f8e:	c7 53       	subi	r28, 0x37	; 55
    2f90:	df 4f       	sbci	r29, 0xFF	; 255
    2f92:	e8 81       	ld	r30, Y
    2f94:	f9 81       	ldd	r31, Y+1	; 0x01
    2f96:	c9 5c       	subi	r28, 0xC9	; 201
    2f98:	d0 40       	sbci	r29, 0x00	; 0
    2f9a:	09 95       	icall
    2f9c:	cb 01       	movw	r24, r22
    2f9e:	c5 53       	subi	r28, 0x35	; 53
    2fa0:	df 4f       	sbci	r29, 0xFF	; 255
    2fa2:	e8 81       	ld	r30, Y
    2fa4:	f9 81       	ldd	r31, Y+1	; 0x01
    2fa6:	cb 5c       	subi	r28, 0xCB	; 203
    2fa8:	d0 40       	sbci	r29, 0x00	; 0
    2faa:	09 95       	icall
		function.ui16toa(a,tmp);
    2fac:	be 01       	movw	r22, r28
    2fae:	6d 55       	subi	r22, 0x5D	; 93
    2fb0:	7f 4f       	sbci	r23, 0xFF	; 255
    2fb2:	80 91 63 03 	lds	r24, 0x0363	; 0x800363 <a>
    2fb6:	90 91 64 03 	lds	r25, 0x0364	; 0x800364 <a+0x1>
    2fba:	f2 01       	movw	r30, r4
    2fbc:	09 95       	icall
		lcd0.string(function.resizestr(tmp,5));
    2fbe:	65 e0       	ldi	r22, 0x05	; 5
    2fc0:	70 e0       	ldi	r23, 0x00	; 0
    2fc2:	ce 01       	movw	r24, r28
    2fc4:	8d 55       	subi	r24, 0x5D	; 93
    2fc6:	9f 4f       	sbci	r25, 0xFF	; 255
    2fc8:	c9 53       	subi	r28, 0x39	; 57
    2fca:	df 4f       	sbci	r29, 0xFF	; 255
    2fcc:	e8 81       	ld	r30, Y
    2fce:	f9 81       	ldd	r31, Y+1	; 0x01
    2fd0:	c7 5c       	subi	r28, 0xC7	; 199
    2fd2:	d0 40       	sbci	r29, 0x00	; 0
    2fd4:	09 95       	icall
    2fd6:	f3 01       	movw	r30, r6
    2fd8:	09 95       	icall
		lcd0.gotoxy(1,12);
    2fda:	6c e0       	ldi	r22, 0x0C	; 12
    2fdc:	70 e0       	ldi	r23, 0x00	; 0
    2fde:	81 e0       	ldi	r24, 0x01	; 1
    2fe0:	90 e0       	ldi	r25, 0x00	; 0
    2fe2:	f4 01       	movw	r30, r8
    2fe4:	09 95       	icall
		function.ui16toa(analog.read(2),tmp);
    2fe6:	82 e0       	ldi	r24, 0x02	; 2
    2fe8:	90 e0       	ldi	r25, 0x00	; 0
    2fea:	f1 01       	movw	r30, r2
    2fec:	09 95       	icall
    2fee:	be 01       	movw	r22, r28
    2ff0:	6d 55       	subi	r22, 0x5D	; 93
    2ff2:	7f 4f       	sbci	r23, 0xFF	; 255
    2ff4:	f2 01       	movw	r30, r4
    2ff6:	09 95       	icall
		lcd0.string(function.resizestr(tmp,4));
    2ff8:	64 e0       	ldi	r22, 0x04	; 4
    2ffa:	70 e0       	ldi	r23, 0x00	; 0
    2ffc:	ce 01       	movw	r24, r28
    2ffe:	8d 55       	subi	r24, 0x5D	; 93
    3000:	9f 4f       	sbci	r25, 0xFF	; 255
    3002:	c9 53       	subi	r28, 0x39	; 57
    3004:	df 4f       	sbci	r29, 0xFF	; 255
    3006:	e8 81       	ld	r30, Y
    3008:	f9 81       	ldd	r31, Y+1	; 0x01
    300a:	c7 5c       	subi	r28, 0xC7	; 199
    300c:	d0 40       	sbci	r29, 0x00	; 0
    300e:	09 95       	icall
    3010:	f3 01       	movw	r30, r6
    3012:	09 95       	icall
		//spi.fast_shift(10);
		/***/
		lcd0.gotoxy(1,0);
    3014:	60 e0       	ldi	r22, 0x00	; 0
    3016:	70 e0       	ldi	r23, 0x00	; 0
    3018:	81 e0       	ldi	r24, 0x01	; 1
    301a:	90 e0       	ldi	r25, 0x00	; 0
    301c:	f4 01       	movw	r30, r8
    301e:	09 95       	icall
		//lcd0.string(function.resizestr(uart.read(),12));
		if(relogio.second_count(210)==1)
    3020:	e0 91 56 03 	lds	r30, 0x0356	; 0x800356 <relogio+0x8>
    3024:	f0 91 57 03 	lds	r31, 0x0357	; 0x800357 <relogio+0x9>
    3028:	82 ed       	ldi	r24, 0xD2	; 210
    302a:	90 e0       	ldi	r25, 0x00	; 0
    302c:	09 95       	icall
    302e:	0f b6       	in	r0, 0x3f	; 63
    3030:	f8 94       	cli
    3032:	de bf       	out	0x3e, r29	; 62
    3034:	0f be       	out	0x3f, r0	; 63
    3036:	cd bf       	out	0x3d, r28	; 61
    3038:	81 30       	cpi	r24, 0x01	; 1
    303a:	29 f4       	brne	.+10     	; 0x3046 <main+0x3b4>
			lcd0.string("3.5 minute");
    303c:	8e e2       	ldi	r24, 0x2E	; 46
    303e:	91 e0       	ldi	r25, 0x01	; 1
    3040:	f3 01       	movw	r30, r6
    3042:	09 95       	icall
    3044:	10 c0       	rjmp	.+32     	; 0x3066 <main+0x3d4>
		else
			lcd0.string(function.resizestr(uart.read(),12));
    3046:	a7 96       	adiw	r28, 0x27	; 39
    3048:	ee ad       	ldd	r30, Y+62	; 0x3e
    304a:	ff ad       	ldd	r31, Y+63	; 0x3f
    304c:	a7 97       	sbiw	r28, 0x27	; 39
    304e:	09 95       	icall
    3050:	6c e0       	ldi	r22, 0x0C	; 12
    3052:	70 e0       	ldi	r23, 0x00	; 0
    3054:	c9 53       	subi	r28, 0x39	; 57
    3056:	df 4f       	sbci	r29, 0xFF	; 255
    3058:	e8 81       	ld	r30, Y
    305a:	f9 81       	ldd	r31, Y+1	; 0x01
    305c:	c7 5c       	subi	r28, 0xC7	; 199
    305e:	d0 40       	sbci	r29, 0x00	; 0
    3060:	09 95       	icall
    3062:	f3 01       	movw	r30, r6
    3064:	09 95       	icall
		//eeprom.read_block((char*)tmp, (uint8_t*)NonVolatileString, 16);
		//lcd0.string(function.resizestr(tmp,12));
		/***/
		i2c.start(TWI_MASTER_MODE);
    3066:	e5 96       	adiw	r28, 0x35	; 53
    3068:	ee ad       	ldd	r30, Y+62	; 0x3e
    306a:	ff ad       	ldd	r31, Y+63	; 0x3f
    306c:	e5 97       	sbiw	r28, 0x35	; 53
    306e:	80 e0       	ldi	r24, 0x00	; 0
    3070:	09 95       	icall
		i2c.master_connect(10,TWI_WRITE);
    3072:	e7 96       	adiw	r28, 0x37	; 55
    3074:	ee ad       	ldd	r30, Y+62	; 0x3e
    3076:	ff ad       	ldd	r31, Y+63	; 0x3f
    3078:	e7 97       	sbiw	r28, 0x37	; 55
    307a:	60 e0       	ldi	r22, 0x00	; 0
    307c:	8a e0       	ldi	r24, 0x0A	; 10
    307e:	09 95       	icall
		i2c.master_write('h');
    3080:	e9 96       	adiw	r28, 0x39	; 57
    3082:	ee ad       	ldd	r30, Y+62	; 0x3e
    3084:	ff ad       	ldd	r31, Y+63	; 0x3f
    3086:	e9 97       	sbiw	r28, 0x39	; 57
    3088:	88 e6       	ldi	r24, 0x68	; 104
    308a:	09 95       	icall
		i2c.stop();
    308c:	ed 96       	adiw	r28, 0x3d	; 61
    308e:	ee ad       	ldd	r30, Y+62	; 0x3e
    3090:	ff ad       	ldd	r31, Y+63	; 0x3f
    3092:	ed 97       	sbiw	r28, 0x3d	; 61
    3094:	09 95       	icall
	}
    3096:	ee ce       	rjmp	.-548    	; 0x2e74 <main+0x1e2>

00003098 <__vector_29>:
	//DDRE=0X02;
	SREG|=(1<<GI);
}
/***Interrupt***/
ISR(TIMER3_OVF_vect)
{
    3098:	1f 92       	push	r1
    309a:	0f 92       	push	r0
    309c:	0f b6       	in	r0, 0x3f	; 63
    309e:	0f 92       	push	r0
    30a0:	11 24       	eor	r1, r1
    30a2:	0b b6       	in	r0, 0x3b	; 59
    30a4:	0f 92       	push	r0
    30a6:	2f 93       	push	r18
    30a8:	3f 93       	push	r19
    30aa:	4f 93       	push	r20
    30ac:	5f 93       	push	r21
    30ae:	6f 93       	push	r22
    30b0:	7f 93       	push	r23
    30b2:	8f 93       	push	r24
    30b4:	9f 93       	push	r25
    30b6:	af 93       	push	r26
    30b8:	bf 93       	push	r27
    30ba:	ef 93       	push	r30
    30bc:	ff 93       	push	r31
	PORTC=memoria_1[count];
    30be:	e0 91 62 03 	lds	r30, 0x0362	; 0x800362 <count>
    30c2:	f0 e0       	ldi	r31, 0x00	; 0
    30c4:	e0 5f       	subi	r30, 0xF0	; 240
    30c6:	fe 4f       	sbci	r31, 0xFE	; 254
    30c8:	80 81       	ld	r24, Z
    30ca:	85 bb       	out	0x15, r24	; 21
	TIMER0_COMPARE_MATCH++;
    30cc:	80 91 4c 03 	lds	r24, 0x034C	; 0x80034c <TIMER0_COMPARE_MATCH>
    30d0:	90 91 4d 03 	lds	r25, 0x034D	; 0x80034d <TIMER0_COMPARE_MATCH+0x1>
    30d4:	01 96       	adiw	r24, 0x01	; 1
    30d6:	90 93 4d 03 	sts	0x034D, r25	; 0x80034d <TIMER0_COMPARE_MATCH+0x1>
    30da:	80 93 4c 03 	sts	0x034C, r24	; 0x80034c <TIMER0_COMPARE_MATCH>
	if(TIMER0_COMPARE_MATCH > a){
    30de:	20 91 63 03 	lds	r18, 0x0363	; 0x800363 <a>
    30e2:	30 91 64 03 	lds	r19, 0x0364	; 0x800364 <a+0x1>
    30e6:	28 17       	cp	r18, r24
    30e8:	39 07       	cpc	r19, r25
    30ea:	70 f4       	brcc	.+28     	; 0x3108 <__vector_29+0x70>
		TIMER0_COMPARE_MATCH=0;
    30ec:	10 92 4d 03 	sts	0x034D, r1	; 0x80034d <TIMER0_COMPARE_MATCH+0x1>
    30f0:	10 92 4c 03 	sts	0x034C, r1	; 0x80034c <TIMER0_COMPARE_MATCH>
		count++;
    30f4:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <count>
    30f8:	8f 5f       	subi	r24, 0xFF	; 255
    30fa:	80 93 62 03 	sts	0x0362, r24	; 0x800362 <count>
		relogio.increment();
    30fe:	e0 91 50 03 	lds	r30, 0x0350	; 0x800350 <relogio+0x2>
    3102:	f0 91 51 03 	lds	r31, 0x0351	; 0x800351 <relogio+0x3>
    3106:	09 95       	icall
	}
	if(count == vector_size)
    3108:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <count>
    310c:	80 31       	cpi	r24, 0x10	; 16
    310e:	11 f4       	brne	.+4      	; 0x3114 <__vector_29+0x7c>
		count=0;
    3110:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <count>
}
    3114:	ff 91       	pop	r31
    3116:	ef 91       	pop	r30
    3118:	bf 91       	pop	r27
    311a:	af 91       	pop	r26
    311c:	9f 91       	pop	r25
    311e:	8f 91       	pop	r24
    3120:	7f 91       	pop	r23
    3122:	6f 91       	pop	r22
    3124:	5f 91       	pop	r21
    3126:	4f 91       	pop	r20
    3128:	3f 91       	pop	r19
    312a:	2f 91       	pop	r18
    312c:	0f 90       	pop	r0
    312e:	0b be       	out	0x3b, r0	; 59
    3130:	0f 90       	pop	r0
    3132:	0f be       	out	0x3f, r0	; 63
    3134:	0f 90       	pop	r0
    3136:	1f 90       	pop	r1
    3138:	18 95       	reti

0000313a <__vector_7>:
ISR(INT6_vect)
{
    313a:	1f 92       	push	r1
    313c:	0f 92       	push	r0
    313e:	0f b6       	in	r0, 0x3f	; 63
    3140:	0f 92       	push	r0
    3142:	11 24       	eor	r1, r1
    3144:	0b b6       	in	r0, 0x3b	; 59
    3146:	0f 92       	push	r0
    3148:	2f 93       	push	r18
    314a:	3f 93       	push	r19
    314c:	4f 93       	push	r20
    314e:	5f 93       	push	r21
    3150:	6f 93       	push	r22
    3152:	7f 93       	push	r23
    3154:	8f 93       	push	r24
    3156:	9f 93       	push	r25
    3158:	af 93       	push	r26
    315a:	bf 93       	push	r27
    315c:	ef 93       	push	r30
    315e:	ff 93       	push	r31
	int6.set(6,3);
    3160:	e0 91 46 03 	lds	r30, 0x0346	; 0x800346 <int6>
    3164:	f0 91 47 03 	lds	r31, 0x0347	; 0x800347 <int6+0x1>
    3168:	63 e0       	ldi	r22, 0x03	; 3
    316a:	86 e0       	ldi	r24, 0x06	; 6
    316c:	09 95       	icall
	PORTC=0XFF;
    316e:	8f ef       	ldi	r24, 0xFF	; 255
    3170:	85 bb       	out	0x15, r24	; 21
}
    3172:	ff 91       	pop	r31
    3174:	ef 91       	pop	r30
    3176:	bf 91       	pop	r27
    3178:	af 91       	pop	r26
    317a:	9f 91       	pop	r25
    317c:	8f 91       	pop	r24
    317e:	7f 91       	pop	r23
    3180:	6f 91       	pop	r22
    3182:	5f 91       	pop	r21
    3184:	4f 91       	pop	r20
    3186:	3f 91       	pop	r19
    3188:	2f 91       	pop	r18
    318a:	0f 90       	pop	r0
    318c:	0b be       	out	0x3b, r0	; 59
    318e:	0f 90       	pop	r0
    3190:	0f be       	out	0x3f, r0	; 63
    3192:	0f 90       	pop	r0
    3194:	1f 90       	pop	r1
    3196:	18 95       	reti

00003198 <__mulsi3>:
    3198:	db 01       	movw	r26, r22
    319a:	8f 93       	push	r24
    319c:	9f 93       	push	r25
    319e:	88 d0       	rcall	.+272    	; 0x32b0 <__muluhisi3>
    31a0:	bf 91       	pop	r27
    31a2:	af 91       	pop	r26
    31a4:	a2 9f       	mul	r26, r18
    31a6:	80 0d       	add	r24, r0
    31a8:	91 1d       	adc	r25, r1
    31aa:	a3 9f       	mul	r26, r19
    31ac:	90 0d       	add	r25, r0
    31ae:	b2 9f       	mul	r27, r18
    31b0:	90 0d       	add	r25, r0
    31b2:	11 24       	eor	r1, r1
    31b4:	08 95       	ret

000031b6 <__udivmodhi4>:
    31b6:	aa 1b       	sub	r26, r26
    31b8:	bb 1b       	sub	r27, r27
    31ba:	51 e1       	ldi	r21, 0x11	; 17
    31bc:	07 c0       	rjmp	.+14     	; 0x31cc <__udivmodhi4_ep>

000031be <__udivmodhi4_loop>:
    31be:	aa 1f       	adc	r26, r26
    31c0:	bb 1f       	adc	r27, r27
    31c2:	a6 17       	cp	r26, r22
    31c4:	b7 07       	cpc	r27, r23
    31c6:	10 f0       	brcs	.+4      	; 0x31cc <__udivmodhi4_ep>
    31c8:	a6 1b       	sub	r26, r22
    31ca:	b7 0b       	sbc	r27, r23

000031cc <__udivmodhi4_ep>:
    31cc:	88 1f       	adc	r24, r24
    31ce:	99 1f       	adc	r25, r25
    31d0:	5a 95       	dec	r21
    31d2:	a9 f7       	brne	.-22     	; 0x31be <__udivmodhi4_loop>
    31d4:	80 95       	com	r24
    31d6:	90 95       	com	r25
    31d8:	bc 01       	movw	r22, r24
    31da:	cd 01       	movw	r24, r26
    31dc:	08 95       	ret

000031de <__divmodhi4>:
    31de:	97 fb       	bst	r25, 7
    31e0:	07 2e       	mov	r0, r23
    31e2:	16 f4       	brtc	.+4      	; 0x31e8 <__divmodhi4+0xa>
    31e4:	00 94       	com	r0
    31e6:	06 d0       	rcall	.+12     	; 0x31f4 <__divmodhi4_neg1>
    31e8:	77 fd       	sbrc	r23, 7
    31ea:	08 d0       	rcall	.+16     	; 0x31fc <__divmodhi4_neg2>
    31ec:	e4 df       	rcall	.-56     	; 0x31b6 <__udivmodhi4>
    31ee:	07 fc       	sbrc	r0, 7
    31f0:	05 d0       	rcall	.+10     	; 0x31fc <__divmodhi4_neg2>
    31f2:	3e f4       	brtc	.+14     	; 0x3202 <__divmodhi4_exit>

000031f4 <__divmodhi4_neg1>:
    31f4:	90 95       	com	r25
    31f6:	81 95       	neg	r24
    31f8:	9f 4f       	sbci	r25, 0xFF	; 255
    31fa:	08 95       	ret

000031fc <__divmodhi4_neg2>:
    31fc:	70 95       	com	r23
    31fe:	61 95       	neg	r22
    3200:	7f 4f       	sbci	r23, 0xFF	; 255

00003202 <__divmodhi4_exit>:
    3202:	08 95       	ret

00003204 <__udivmodsi4>:
    3204:	a1 e2       	ldi	r26, 0x21	; 33
    3206:	1a 2e       	mov	r1, r26
    3208:	aa 1b       	sub	r26, r26
    320a:	bb 1b       	sub	r27, r27
    320c:	fd 01       	movw	r30, r26
    320e:	0d c0       	rjmp	.+26     	; 0x322a <__udivmodsi4_ep>

00003210 <__udivmodsi4_loop>:
    3210:	aa 1f       	adc	r26, r26
    3212:	bb 1f       	adc	r27, r27
    3214:	ee 1f       	adc	r30, r30
    3216:	ff 1f       	adc	r31, r31
    3218:	a2 17       	cp	r26, r18
    321a:	b3 07       	cpc	r27, r19
    321c:	e4 07       	cpc	r30, r20
    321e:	f5 07       	cpc	r31, r21
    3220:	20 f0       	brcs	.+8      	; 0x322a <__udivmodsi4_ep>
    3222:	a2 1b       	sub	r26, r18
    3224:	b3 0b       	sbc	r27, r19
    3226:	e4 0b       	sbc	r30, r20
    3228:	f5 0b       	sbc	r31, r21

0000322a <__udivmodsi4_ep>:
    322a:	66 1f       	adc	r22, r22
    322c:	77 1f       	adc	r23, r23
    322e:	88 1f       	adc	r24, r24
    3230:	99 1f       	adc	r25, r25
    3232:	1a 94       	dec	r1
    3234:	69 f7       	brne	.-38     	; 0x3210 <__udivmodsi4_loop>
    3236:	60 95       	com	r22
    3238:	70 95       	com	r23
    323a:	80 95       	com	r24
    323c:	90 95       	com	r25
    323e:	9b 01       	movw	r18, r22
    3240:	ac 01       	movw	r20, r24
    3242:	bd 01       	movw	r22, r26
    3244:	cf 01       	movw	r24, r30
    3246:	08 95       	ret

00003248 <__divmodsi4>:
    3248:	05 2e       	mov	r0, r21
    324a:	97 fb       	bst	r25, 7
    324c:	16 f4       	brtc	.+4      	; 0x3252 <__divmodsi4+0xa>
    324e:	00 94       	com	r0
    3250:	0f d0       	rcall	.+30     	; 0x3270 <__negsi2>
    3252:	57 fd       	sbrc	r21, 7
    3254:	05 d0       	rcall	.+10     	; 0x3260 <__divmodsi4_neg2>
    3256:	d6 df       	rcall	.-84     	; 0x3204 <__udivmodsi4>
    3258:	07 fc       	sbrc	r0, 7
    325a:	02 d0       	rcall	.+4      	; 0x3260 <__divmodsi4_neg2>
    325c:	46 f4       	brtc	.+16     	; 0x326e <__divmodsi4_exit>
    325e:	08 c0       	rjmp	.+16     	; 0x3270 <__negsi2>

00003260 <__divmodsi4_neg2>:
    3260:	50 95       	com	r21
    3262:	40 95       	com	r20
    3264:	30 95       	com	r19
    3266:	21 95       	neg	r18
    3268:	3f 4f       	sbci	r19, 0xFF	; 255
    326a:	4f 4f       	sbci	r20, 0xFF	; 255
    326c:	5f 4f       	sbci	r21, 0xFF	; 255

0000326e <__divmodsi4_exit>:
    326e:	08 95       	ret

00003270 <__negsi2>:
    3270:	90 95       	com	r25
    3272:	80 95       	com	r24
    3274:	70 95       	com	r23
    3276:	61 95       	neg	r22
    3278:	7f 4f       	sbci	r23, 0xFF	; 255
    327a:	8f 4f       	sbci	r24, 0xFF	; 255
    327c:	9f 4f       	sbci	r25, 0xFF	; 255
    327e:	08 95       	ret

00003280 <__tablejump2__>:
    3280:	ee 0f       	add	r30, r30
    3282:	ff 1f       	adc	r31, r31
    3284:	00 24       	eor	r0, r0
    3286:	00 1c       	adc	r0, r0
    3288:	0b be       	out	0x3b, r0	; 59
    328a:	07 90       	elpm	r0, Z+
    328c:	f6 91       	elpm	r31, Z
    328e:	e0 2d       	mov	r30, r0
    3290:	09 94       	ijmp

00003292 <__umulhisi3>:
    3292:	a2 9f       	mul	r26, r18
    3294:	b0 01       	movw	r22, r0
    3296:	b3 9f       	mul	r27, r19
    3298:	c0 01       	movw	r24, r0
    329a:	a3 9f       	mul	r26, r19
    329c:	70 0d       	add	r23, r0
    329e:	81 1d       	adc	r24, r1
    32a0:	11 24       	eor	r1, r1
    32a2:	91 1d       	adc	r25, r1
    32a4:	b2 9f       	mul	r27, r18
    32a6:	70 0d       	add	r23, r0
    32a8:	81 1d       	adc	r24, r1
    32aa:	11 24       	eor	r1, r1
    32ac:	91 1d       	adc	r25, r1
    32ae:	08 95       	ret

000032b0 <__muluhisi3>:
    32b0:	f0 df       	rcall	.-32     	; 0x3292 <__umulhisi3>
    32b2:	a5 9f       	mul	r26, r21
    32b4:	90 0d       	add	r25, r0
    32b6:	b4 9f       	mul	r27, r20
    32b8:	90 0d       	add	r25, r0
    32ba:	a4 9f       	mul	r26, r20
    32bc:	80 0d       	add	r24, r0
    32be:	91 1d       	adc	r25, r1
    32c0:	11 24       	eor	r1, r1
    32c2:	08 95       	ret

000032c4 <_exit>:
    32c4:	f8 94       	cli

000032c6 <__stop_program>:
    32c6:	ff cf       	rjmp	.-2      	; 0x32c6 <__stop_program>
