
==============================================================================
XRT Build Version: 2.11.0 (heads/202110.2.11.634)
       Build Date: 2021-07-08 14:01:11
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.11.0
   Kernels:                convertbitdepth
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          26aff3ff-4368-5741-80ba-02a118dd94f8
   UUID (IINTF):           7dc1d0e35634b9ee815669cf7799bacdd2c64af1bdf0d8327bc4f1348464a014
   UUID (IINTF):           1e9e9ad0ef8701220ec7e69e97f948cd
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.2
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Apr 28 20:02:31 2020
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[3]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: convertbitdepth

Definition
----------
   Signature: convertbitdepth (void* img_in, unsigned int shift, void* img_out, unsigned int height, unsigned int width)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    16 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        convertbitdepth_1
   Base Address: 0x0

   Argument:          img_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          shift
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          img_out
   Register Offset:   0x24
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          height
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          width
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --advanced.misc solution_name=link --config krnl_convertbitdepth-link.cfg --connectivity.nk convertbitdepth:1:convertbitdepth_1 --debug --input_files ../../correct_kernels/Emulation-SW/build/convertbitdepth.xo --link --log_dir krnl_convertbitdepth.build/logs --messageDb krnl_convertbitdepth.mdb --optimize 0 --output krnl_convertbitdepth.xclbin --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --remote_ip_cache /home/centos/Documents/project/ip_cache --report_dir krnl_convertbitdepth.build/reports --report_level 0 --save-temps --target sw_emu --temp_dir krnl_convertbitdepth.build 
   Options:       --advanced.misc solution_name=link
                  --config krnl_convertbitdepth-link.cfg
                  --connectivity.nk convertbitdepth:1:convertbitdepth_1
                  --debug
                  --input_files ../../correct_kernels/Emulation-SW/build/convertbitdepth.xo
                  --link
                  --log_dir krnl_convertbitdepth.build/logs
                  --messageDb krnl_convertbitdepth.mdb
                  --optimize 0
                  --output krnl_convertbitdepth.xclbin
                  --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
                  --remote_ip_cache /home/centos/Documents/project/ip_cache
                  --report_dir krnl_convertbitdepth.build/reports
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir krnl_convertbitdepth.build 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
