Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bb3a62f2f10040da9b3506d62161916c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 13 for port write_addr [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/spi_config.v:120]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port probe3 [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_sample.v:164]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 5 for port probe4 [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/data_sample.v:165]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port probe1 [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:286]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D1 [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:131]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D2 [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:132]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SR [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SR [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:201]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SR [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:150]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/util_gmii_to_rgmii.v:185]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addra [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:331]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port addrb [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sources_1/imports/sources_1/imports/new/icmp_reply.v:334]
ERROR: [VRFC 10-529] concurrent assignment to a non-net fan_pwm is not permitted [C:/Users/DELL/Desktop/CW4.team/adc_8channel_zyw/adc_8channel_zyw_1/adc_8channel_zyw_1.srcs/sim_1/imports/new/top_test.v:53]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
