============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:57:27 pm
  Module:                 carry_select_adder_46688_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[17]
       Endpoint: (F) S[25]

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1870            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[17]                                                   -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g6391/X                                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  7.7    72   338     338    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g133/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_1      2  8.9    60    77     415    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g125__1881/Y -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    51    67     482    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g123__7098/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    61     543    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g121__5122/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    54     596    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g84__6161/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    58     654    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g82__7482/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    54     708    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g84__7410/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    58     766    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g82__2346/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    45    54     820    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g84__4319/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58     878    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g82__5107/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    56     934    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g84__2802/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58     992    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g82__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    46    56    1048    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g84__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59    1106    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g82__7098/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    46    56    1162    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g84__9945/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59    1221    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g82__6161/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.5    54    62    1283    (-,-) 
  g9382__3680/Y                                           -       A->Y  R     sky130_fd_sc_hd__nand3_2       2  9.0    74    76    1359    (-,-) 
  g9405__6161/Y                                           -       D->Y  F     sky130_fd_sc_hd__nand4_2       2  8.3   100   125    1484    (-,-) 
  g9364/X                                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_2      4 12.3    56   153    1637    (-,-) 
  g9350__1705/Y                                           -       A->Y  R     sky130_fd_sc_hd__nand2_1       1 10.1   108   104    1741    (-,-) 
  g9336__1666/Y                                           -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 51.3   118   128    1870    (-,-) 
  S[25]                                                   <<<     -     F     (port)                         -    -     -     0    1870    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

