0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sim_1/new/SIM.v,1665499914,verilog,,,,SIM,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ALU.v,1664900023,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ALU_ControlUnit.v,,FA;N_bit_ALU;RCA,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ALU_ControlUnit.v,1664900100,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/BCD.v,,ALU_ControlUnit,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/BCD.v,1665491876,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ControlUnit.v,,BCD,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ControlUnit.v,1664900182,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/DataMem.v,,Control_Unit,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/DataMem.v,1665501225,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ImmGen.v,,DataMem,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ImmGen.v,1664903539,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/MemRead.v,,ImmGen,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/MemRead.v,1665489238,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/RegisterFile.v,,InstMem,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/RegisterFile.v,1665501437,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/SINGLE_CYCLE_SPU.v,,DFlipFlop;mux;n_bit_register;registerFile,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/SINGLE_CYCLE_SPU.v,1665499163,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ShiftLeft.v,,SINGLE_CYCLE_CPU,,,,,,,,
C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ShiftLeft.v,1664902559,verilog,,C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sim_1/new/SIM.v,,n_bit_ShiftLeft,,,,,,,,
