// Seed: 1891016589
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wand id_3,
    input wor id_4,
    output supply0 id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_3 = 32'd4,
    parameter id_4 = 32'd56
) (
    output wor id_0,
    input tri1 _id_1,
    input supply1 id_2,
    input uwire _id_3,
    input wand _id_4
);
  wire [id_4 : id_4] id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire [-1  *  id_4  /  id_4  #  (
      .  id_4(  1  ),
      .  id_3(  -1  <<  1  ),
      .  id_1(  -1 'b0 +  -1 'b0 )
) : {  id_1  -  id_3  {  id_4  }  }] id_7;
  logic [-1 'b0 : id_1] id_8;
  wire id_9;
endmodule
