
proj_RTC_MAX30100_F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005080  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08005220  08005220  00006220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056f4  080056f4  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080056f4  080056f4  000066f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056fc  080056fc  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056fc  080056fc  000066fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005700  08005700  00006700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005704  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  0800576c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  0800576c  000072c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3c9  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b5b  00000000  00000000  00012461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  00013fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000827  00000000  00000000  00014a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b6a  00000000  00000000  00015267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6c7  00000000  00000000  0002bdd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a3fc  00000000  00000000  00039498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3894  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032f4  00000000  00000000  000c38d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000c6bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005208 	.word	0x08005208

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005208 	.word	0x08005208

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fb10 	bl	8000bd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f812 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8d0 	bl	800075c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005bc:	f000 f8a4 	bl	8000708 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80005c0:	f000 f874 	bl	80006ac <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  I2C_Scan();
 80005c4:	f003 f8b8 	bl	8003738 <I2C_Scan>
  MAX30100_begin_default();
 80005c8:	f003 f954 	bl	8003874 <MAX30100_begin_default>
  MAX30100_setInterrupt(hr);
 80005cc:	2001      	movs	r0, #1
 80005ce:	f003 f8e3 	bl	8003798 <MAX30100_setInterrupt>
  MAX30100_printRegisters();
 80005d2:	f003 f959 	bl	8003888 <MAX30100_printRegisters>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  MAX30100_App();
	  MAX30100_App_IT();
 80005d6:	f003 fe59 	bl	800428c <MAX30100_App_IT>
 80005da:	e7fc      	b.n	80005d6 <main+0x2a>

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	@ 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2230      	movs	r2, #48	@ 0x30
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f004 f88a 	bl	8004704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	4b27      	ldr	r3, [pc, #156]	@ (80006a4 <SystemClock_Config+0xc8>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000608:	4a26      	ldr	r2, [pc, #152]	@ (80006a4 <SystemClock_Config+0xc8>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000610:	4b24      	ldr	r3, [pc, #144]	@ (80006a4 <SystemClock_Config+0xc8>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b21      	ldr	r3, [pc, #132]	@ (80006a8 <SystemClock_Config+0xcc>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a20      	ldr	r2, [pc, #128]	@ (80006a8 <SystemClock_Config+0xcc>)
 8000626:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b1e      	ldr	r3, [pc, #120]	@ (80006a8 <SystemClock_Config+0xcc>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800064c:	2308      	movs	r3, #8
 800064e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000650:	2364      	movs	r3, #100	@ 0x64
 8000652:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000654:	2302      	movs	r3, #2
 8000656:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000658:	2304      	movs	r3, #4
 800065a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065c:	f107 0320 	add.w	r3, r7, #32
 8000660:	4618      	mov	r0, r3
 8000662:	f001 ff19 	bl	8002498 <HAL_RCC_OscConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800066c:	f000 f8fa 	bl	8000864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000670:	230f      	movs	r3, #15
 8000672:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000674:	2302      	movs	r3, #2
 8000676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000680:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000686:	f107 030c 	add.w	r3, r7, #12
 800068a:	2103      	movs	r1, #3
 800068c:	4618      	mov	r0, r3
 800068e:	f002 f97b 	bl	8002988 <HAL_RCC_ClockConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000698:	f000 f8e4 	bl	8000864 <Error_Handler>
  }
}
 800069c:	bf00      	nop
 800069e:	3750      	adds	r7, #80	@ 0x50
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40007000 	.word	0x40007000

080006ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b0:	4b12      	ldr	r3, [pc, #72]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006b2:	4a13      	ldr	r2, [pc, #76]	@ (8000700 <MX_I2C1_Init+0x54>)
 80006b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80006b6:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006b8:	4a12      	ldr	r2, [pc, #72]	@ (8000704 <MX_I2C1_Init+0x58>)
 80006ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006bc:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006c8:	4b0c      	ldr	r3, [pc, #48]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d0:	4b0a      	ldr	r3, [pc, #40]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006d6:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006dc:	4b07      	ldr	r3, [pc, #28]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006de:	2200      	movs	r2, #0
 80006e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006e2:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006e8:	4804      	ldr	r0, [pc, #16]	@ (80006fc <MX_I2C1_Init+0x50>)
 80006ea:	f000 fdad 	bl	8001248 <HAL_I2C_Init>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006f4:	f000 f8b6 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000084 	.word	0x20000084
 8000700:	40005400 	.word	0x40005400
 8000704:	00061a80 	.word	0x00061a80

08000708 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800070c:	4b11      	ldr	r3, [pc, #68]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 800070e:	4a12      	ldr	r2, [pc, #72]	@ (8000758 <MX_USART2_UART_Init+0x50>)
 8000710:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000712:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 8000714:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000718:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000726:	4b0b      	ldr	r3, [pc, #44]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800072c:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 800072e:	220c      	movs	r2, #12
 8000730:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000732:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000738:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073e:	4805      	ldr	r0, [pc, #20]	@ (8000754 <MX_USART2_UART_Init+0x4c>)
 8000740:	f002 fb42 	bl	8002dc8 <HAL_UART_Init>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800074a:	f000 f88b 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	200000d8 	.word	0x200000d8
 8000758:	40004400 	.word	0x40004400

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08a      	sub	sp, #40	@ 0x28
 8000760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
 8000776:	4b38      	ldr	r3, [pc, #224]	@ (8000858 <MX_GPIO_Init+0xfc>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a37      	ldr	r2, [pc, #220]	@ (8000858 <MX_GPIO_Init+0xfc>)
 800077c:	f043 0304 	orr.w	r3, r3, #4
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b35      	ldr	r3, [pc, #212]	@ (8000858 <MX_GPIO_Init+0xfc>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0304 	and.w	r3, r3, #4
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	4b31      	ldr	r3, [pc, #196]	@ (8000858 <MX_GPIO_Init+0xfc>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	4a30      	ldr	r2, [pc, #192]	@ (8000858 <MX_GPIO_Init+0xfc>)
 8000798:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800079c:	6313      	str	r3, [r2, #48]	@ 0x30
 800079e:	4b2e      	ldr	r3, [pc, #184]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a29      	ldr	r2, [pc, #164]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b27      	ldr	r3, [pc, #156]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b23      	ldr	r3, [pc, #140]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a22      	ldr	r2, [pc, #136]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007d0:	f043 0302 	orr.w	r3, r3, #2
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b20      	ldr	r3, [pc, #128]	@ (8000858 <MX_GPIO_Init+0xfc>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0302 	and.w	r3, r3, #2
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2120      	movs	r1, #32
 80007e6:	481d      	ldr	r0, [pc, #116]	@ (800085c <MX_GPIO_Init+0x100>)
 80007e8:	f000 fcfc 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007f2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	4817      	ldr	r0, [pc, #92]	@ (8000860 <MX_GPIO_Init+0x104>)
 8000804:	f000 fb6a 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000808:	2301      	movs	r3, #1
 800080a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800080c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000812:	2301      	movs	r3, #1
 8000814:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4619      	mov	r1, r3
 800081c:	480f      	ldr	r0, [pc, #60]	@ (800085c <MX_GPIO_Init+0x100>)
 800081e:	f000 fb5d 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000822:	2320      	movs	r3, #32
 8000824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000826:	2301      	movs	r3, #1
 8000828:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	2300      	movs	r3, #0
 8000830:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	4619      	mov	r1, r3
 8000838:	4808      	ldr	r0, [pc, #32]	@ (800085c <MX_GPIO_Init+0x100>)
 800083a:	f000 fb4f 	bl	8000edc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	2100      	movs	r1, #0
 8000842:	2006      	movs	r0, #6
 8000844:	f000 fb13 	bl	8000e6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000848:	2006      	movs	r0, #6
 800084a:	f000 fb2c 	bl	8000ea6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	@ 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800
 800085c:	40020000 	.word	0x40020000
 8000860:	40020800 	.word	0x40020800

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <Error_Handler+0x8>

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <HAL_MspInit+0x4c>)
 800087c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800087e:	4a0f      	ldr	r2, [pc, #60]	@ (80008bc <HAL_MspInit+0x4c>)
 8000880:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000884:	6453      	str	r3, [r2, #68]	@ 0x44
 8000886:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <HAL_MspInit+0x4c>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800088a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <HAL_MspInit+0x4c>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089a:	4a08      	ldr	r2, [pc, #32]	@ (80008bc <HAL_MspInit+0x4c>)
 800089c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <HAL_MspInit+0x4c>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008ae:	2007      	movs	r0, #7
 80008b0:	f000 fad2 	bl	8000e58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008b4:	bf00      	nop
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40023800 	.word	0x40023800

080008c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a19      	ldr	r2, [pc, #100]	@ (8000944 <HAL_I2C_MspInit+0x84>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d12b      	bne.n	800093a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <HAL_I2C_MspInit+0x88>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a17      	ldr	r2, [pc, #92]	@ (8000948 <HAL_I2C_MspInit+0x88>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <HAL_I2C_MspInit+0x88>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008fe:	23c0      	movs	r3, #192	@ 0xc0
 8000900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000902:	2312      	movs	r3, #18
 8000904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000906:	2301      	movs	r3, #1
 8000908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800090e:	2304      	movs	r3, #4
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000912:	f107 0314 	add.w	r3, r7, #20
 8000916:	4619      	mov	r1, r3
 8000918:	480c      	ldr	r0, [pc, #48]	@ (800094c <HAL_I2C_MspInit+0x8c>)
 800091a:	f000 fadf 	bl	8000edc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <HAL_I2C_MspInit+0x88>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000926:	4a08      	ldr	r2, [pc, #32]	@ (8000948 <HAL_I2C_MspInit+0x88>)
 8000928:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800092c:	6413      	str	r3, [r2, #64]	@ 0x40
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <HAL_I2C_MspInit+0x88>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000932:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800093a:	bf00      	nop
 800093c:	3728      	adds	r7, #40	@ 0x28
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40005400 	.word	0x40005400
 8000948:	40023800 	.word	0x40023800
 800094c:	40020400 	.word	0x40020400

08000950 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a19      	ldr	r2, [pc, #100]	@ (80009d4 <HAL_UART_MspInit+0x84>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d12b      	bne.n	80009ca <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b18      	ldr	r3, [pc, #96]	@ (80009d8 <HAL_UART_MspInit+0x88>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	4a17      	ldr	r2, [pc, #92]	@ (80009d8 <HAL_UART_MspInit+0x88>)
 800097c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000980:	6413      	str	r3, [r2, #64]	@ 0x40
 8000982:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <HAL_UART_MspInit+0x88>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b11      	ldr	r3, [pc, #68]	@ (80009d8 <HAL_UART_MspInit+0x88>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	4a10      	ldr	r2, [pc, #64]	@ (80009d8 <HAL_UART_MspInit+0x88>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	6313      	str	r3, [r2, #48]	@ 0x30
 800099e:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <HAL_UART_MspInit+0x88>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009aa:	230c      	movs	r3, #12
 80009ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b6:	2303      	movs	r3, #3
 80009b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009ba:	2307      	movs	r3, #7
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009be:	f107 0314 	add.w	r3, r7, #20
 80009c2:	4619      	mov	r1, r3
 80009c4:	4805      	ldr	r0, [pc, #20]	@ (80009dc <HAL_UART_MspInit+0x8c>)
 80009c6:	f000 fa89 	bl	8000edc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009ca:	bf00      	nop
 80009cc:	3728      	adds	r7, #40	@ 0x28
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40004400 	.word	0x40004400
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40020000 	.word	0x40020000

080009e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <NMI_Handler+0x4>

080009e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ec:	bf00      	nop
 80009ee:	e7fd      	b.n	80009ec <HardFault_Handler+0x4>

080009f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <MemManage_Handler+0x4>

080009f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <BusFault_Handler+0x4>

08000a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <UsageFault_Handler+0x4>

08000a08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr

08000a16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a16:	b480      	push	{r7}
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a36:	f000 f91f 	bl	8000c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000a42:	2001      	movs	r0, #1
 8000a44:	f000 fbe8 	bl	8001218 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]
 8000a5c:	e00a      	b.n	8000a74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a5e:	f3af 8000 	nop.w
 8000a62:	4601      	mov	r1, r0
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	1c5a      	adds	r2, r3, #1
 8000a68:	60ba      	str	r2, [r7, #8]
 8000a6a:	b2ca      	uxtb	r2, r1
 8000a6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	3301      	adds	r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697a      	ldr	r2, [r7, #20]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	dbf0      	blt.n	8000a5e <_read+0x12>
  }

  return len;
 8000a7c:	687b      	ldr	r3, [r7, #4]
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3718      	adds	r7, #24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a86:	b480      	push	{r7}
 8000a88:	b083      	sub	sp, #12
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr

08000a9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	b083      	sub	sp, #12
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
 8000aa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aae:	605a      	str	r2, [r3, #4]
  return 0;
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr

08000abe <_isatty>:

int _isatty(int file)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	b083      	sub	sp, #12
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af8:	4a14      	ldr	r2, [pc, #80]	@ (8000b4c <_sbrk+0x5c>)
 8000afa:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <_sbrk+0x60>)
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b04:	4b13      	ldr	r3, [pc, #76]	@ (8000b54 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d102      	bne.n	8000b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <_sbrk+0x64>)
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <_sbrk+0x68>)
 8000b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b12:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <_sbrk+0x64>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d207      	bcs.n	8000b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b20:	f003 fe3e 	bl	80047a0 <__errno>
 8000b24:	4603      	mov	r3, r0
 8000b26:	220c      	movs	r2, #12
 8000b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2e:	e009      	b.n	8000b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b30:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <_sbrk+0x64>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b36:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <_sbrk+0x64>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	4a05      	ldr	r2, [pc, #20]	@ (8000b54 <_sbrk+0x64>)
 8000b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b42:	68fb      	ldr	r3, [r7, #12]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3718      	adds	r7, #24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	20020000 	.word	0x20020000
 8000b50:	00000400 	.word	0x00000400
 8000b54:	20000120 	.word	0x20000120
 8000b58:	200002c8 	.word	0x200002c8

08000b5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <SystemInit+0x20>)
 8000b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b66:	4a05      	ldr	r2, [pc, #20]	@ (8000b7c <SystemInit+0x20>)
 8000b68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bb8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b84:	f7ff ffea 	bl	8000b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b8a:	490d      	ldr	r1, [pc, #52]	@ (8000bc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b90:	e002      	b.n	8000b98 <LoopCopyDataInit>

08000b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b96:	3304      	adds	r3, #4

08000b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b9c:	d3f9      	bcc.n	8000b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ba0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba4:	e001      	b.n	8000baa <LoopFillZerobss>

08000ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba8:	3204      	adds	r2, #4

08000baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bac:	d3fb      	bcc.n	8000ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bae:	f003 fdfd 	bl	80047ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bb2:	f7ff fcfb 	bl	80005ac <main>
  bx  lr    
 8000bb6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bc4:	08005704 	.word	0x08005704
  ldr r2, =_sbss
 8000bc8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bcc:	200002c4 	.word	0x200002c4

08000bd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bd0:	e7fe      	b.n	8000bd0 <ADC_IRQHandler>
	...

08000bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c14 <HAL_Init+0x40>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c14 <HAL_Init+0x40>)
 8000bde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000be2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000be4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c14 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <HAL_Init+0x40>)
 8000bea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a07      	ldr	r2, [pc, #28]	@ (8000c14 <HAL_Init+0x40>)
 8000bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfc:	2003      	movs	r0, #3
 8000bfe:	f000 f92b 	bl	8000e58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c02:	2000      	movs	r0, #0
 8000c04:	f000 f808 	bl	8000c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c08:	f7ff fe32 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40023c00 	.word	0x40023c00

08000c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c20:	4b12      	ldr	r3, [pc, #72]	@ (8000c6c <HAL_InitTick+0x54>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <HAL_InitTick+0x58>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c36:	4618      	mov	r0, r3
 8000c38:	f000 f943 	bl	8000ec2 <HAL_SYSTICK_Config>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
 8000c44:	e00e      	b.n	8000c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b0f      	cmp	r3, #15
 8000c4a:	d80a      	bhi.n	8000c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	f04f 30ff 	mov.w	r0, #4294967295
 8000c54:	f000 f90b 	bl	8000e6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c58:	4a06      	ldr	r2, [pc, #24]	@ (8000c74 <HAL_InitTick+0x5c>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e000      	b.n	8000c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	20000008 	.word	0x20000008
 8000c74:	20000004 	.word	0x20000004

08000c78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c7c:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <HAL_IncTick+0x20>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <HAL_IncTick+0x24>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4413      	add	r3, r2
 8000c88:	4a04      	ldr	r2, [pc, #16]	@ (8000c9c <HAL_IncTick+0x24>)
 8000c8a:	6013      	str	r3, [r2, #0]
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	20000008 	.word	0x20000008
 8000c9c:	20000124 	.word	0x20000124

08000ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca4:	4b03      	ldr	r3, [pc, #12]	@ (8000cb4 <HAL_GetTick+0x14>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	20000124 	.word	0x20000124

08000cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cea:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	60d3      	str	r3, [r2, #12]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d04:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <__NVIC_GetPriorityGrouping+0x18>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	0a1b      	lsrs	r3, r3, #8
 8000d0a:	f003 0307 	and.w	r3, r3, #7
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	db0b      	blt.n	8000d46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f003 021f 	and.w	r2, r3, #31
 8000d34:	4907      	ldr	r1, [pc, #28]	@ (8000d54 <__NVIC_EnableIRQ+0x38>)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	095b      	lsrs	r3, r3, #5
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000e100 	.word	0xe000e100

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	db0a      	blt.n	8000d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	490c      	ldr	r1, [pc, #48]	@ (8000da4 <__NVIC_SetPriority+0x4c>)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d80:	e00a      	b.n	8000d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4908      	ldr	r1, [pc, #32]	@ (8000da8 <__NVIC_SetPriority+0x50>)
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	3b04      	subs	r3, #4
 8000d90:	0112      	lsls	r2, r2, #4
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	440b      	add	r3, r1
 8000d96:	761a      	strb	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000e100 	.word	0xe000e100
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b089      	sub	sp, #36	@ 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f1c3 0307 	rsb	r3, r3, #7
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	bf28      	it	cs
 8000dca:	2304      	movcs	r3, #4
 8000dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	2b06      	cmp	r3, #6
 8000dd4:	d902      	bls.n	8000ddc <NVIC_EncodePriority+0x30>
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3b03      	subs	r3, #3
 8000dda:	e000      	b.n	8000dde <NVIC_EncodePriority+0x32>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	f04f 32ff 	mov.w	r2, #4294967295
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43da      	mvns	r2, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	401a      	ands	r2, r3
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df4:	f04f 31ff 	mov.w	r1, #4294967295
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	43d9      	mvns	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	4313      	orrs	r3, r2
         );
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3724      	adds	r7, #36	@ 0x24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
	...

08000e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e24:	d301      	bcc.n	8000e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e26:	2301      	movs	r3, #1
 8000e28:	e00f      	b.n	8000e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <SysTick_Config+0x40>)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e32:	210f      	movs	r1, #15
 8000e34:	f04f 30ff 	mov.w	r0, #4294967295
 8000e38:	f7ff ff8e 	bl	8000d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e3c:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <SysTick_Config+0x40>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e42:	4b04      	ldr	r3, [pc, #16]	@ (8000e54 <SysTick_Config+0x40>)
 8000e44:	2207      	movs	r2, #7
 8000e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	e000e010 	.word	0xe000e010

08000e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f7ff ff29 	bl	8000cb8 <__NVIC_SetPriorityGrouping>
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b086      	sub	sp, #24
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4603      	mov	r3, r0
 8000e76:	60b9      	str	r1, [r7, #8]
 8000e78:	607a      	str	r2, [r7, #4]
 8000e7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e80:	f7ff ff3e 	bl	8000d00 <__NVIC_GetPriorityGrouping>
 8000e84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	68b9      	ldr	r1, [r7, #8]
 8000e8a:	6978      	ldr	r0, [r7, #20]
 8000e8c:	f7ff ff8e 	bl	8000dac <NVIC_EncodePriority>
 8000e90:	4602      	mov	r2, r0
 8000e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e96:	4611      	mov	r1, r2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff ff5d 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e9e:	bf00      	nop
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	4603      	mov	r3, r0
 8000eae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff31 	bl	8000d1c <__NVIC_EnableIRQ>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ffa2 	bl	8000e14 <SysTick_Config>
 8000ed0:	4603      	mov	r3, r0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b089      	sub	sp, #36	@ 0x24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
 8000ef6:	e159      	b.n	80011ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ef8:	2201      	movs	r2, #1
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	697a      	ldr	r2, [r7, #20]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	f040 8148 	bne.w	80011a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d005      	beq.n	8000f2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d130      	bne.n	8000f90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	2203      	movs	r2, #3
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	68da      	ldr	r2, [r3, #12]
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f64:	2201      	movs	r2, #1
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	4013      	ands	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	091b      	lsrs	r3, r3, #4
 8000f7a:	f003 0201 	and.w	r2, r3, #1
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	2b03      	cmp	r3, #3
 8000f9a:	d017      	beq.n	8000fcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	689a      	ldr	r2, [r3, #8]
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d123      	bne.n	8001020 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	08da      	lsrs	r2, r3, #3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3208      	adds	r2, #8
 8000fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	f003 0307 	and.w	r3, r3, #7
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	220f      	movs	r2, #15
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	691a      	ldr	r2, [r3, #16]
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	08da      	lsrs	r2, r3, #3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3208      	adds	r2, #8
 800101a:	69b9      	ldr	r1, [r7, #24]
 800101c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	2203      	movs	r2, #3
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 0203 	and.w	r2, r3, #3
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800105c:	2b00      	cmp	r3, #0
 800105e:	f000 80a2 	beq.w	80011a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	4b57      	ldr	r3, [pc, #348]	@ (80011c4 <HAL_GPIO_Init+0x2e8>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	4a56      	ldr	r2, [pc, #344]	@ (80011c4 <HAL_GPIO_Init+0x2e8>)
 800106c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001070:	6453      	str	r3, [r2, #68]	@ 0x44
 8001072:	4b54      	ldr	r3, [pc, #336]	@ (80011c4 <HAL_GPIO_Init+0x2e8>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800107e:	4a52      	ldr	r2, [pc, #328]	@ (80011c8 <HAL_GPIO_Init+0x2ec>)
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	089b      	lsrs	r3, r3, #2
 8001084:	3302      	adds	r3, #2
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	f003 0303 	and.w	r3, r3, #3
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	220f      	movs	r2, #15
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a49      	ldr	r2, [pc, #292]	@ (80011cc <HAL_GPIO_Init+0x2f0>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d019      	beq.n	80010de <HAL_GPIO_Init+0x202>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a48      	ldr	r2, [pc, #288]	@ (80011d0 <HAL_GPIO_Init+0x2f4>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d013      	beq.n	80010da <HAL_GPIO_Init+0x1fe>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a47      	ldr	r2, [pc, #284]	@ (80011d4 <HAL_GPIO_Init+0x2f8>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d00d      	beq.n	80010d6 <HAL_GPIO_Init+0x1fa>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a46      	ldr	r2, [pc, #280]	@ (80011d8 <HAL_GPIO_Init+0x2fc>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d007      	beq.n	80010d2 <HAL_GPIO_Init+0x1f6>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a45      	ldr	r2, [pc, #276]	@ (80011dc <HAL_GPIO_Init+0x300>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d101      	bne.n	80010ce <HAL_GPIO_Init+0x1f2>
 80010ca:	2304      	movs	r3, #4
 80010cc:	e008      	b.n	80010e0 <HAL_GPIO_Init+0x204>
 80010ce:	2307      	movs	r3, #7
 80010d0:	e006      	b.n	80010e0 <HAL_GPIO_Init+0x204>
 80010d2:	2303      	movs	r3, #3
 80010d4:	e004      	b.n	80010e0 <HAL_GPIO_Init+0x204>
 80010d6:	2302      	movs	r3, #2
 80010d8:	e002      	b.n	80010e0 <HAL_GPIO_Init+0x204>
 80010da:	2301      	movs	r3, #1
 80010dc:	e000      	b.n	80010e0 <HAL_GPIO_Init+0x204>
 80010de:	2300      	movs	r3, #0
 80010e0:	69fa      	ldr	r2, [r7, #28]
 80010e2:	f002 0203 	and.w	r2, r2, #3
 80010e6:	0092      	lsls	r2, r2, #2
 80010e8:	4093      	lsls	r3, r2
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010f0:	4935      	ldr	r1, [pc, #212]	@ (80011c8 <HAL_GPIO_Init+0x2ec>)
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	089b      	lsrs	r3, r3, #2
 80010f6:	3302      	adds	r3, #2
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010fe:	4b38      	ldr	r3, [pc, #224]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	43db      	mvns	r3, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4013      	ands	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d003      	beq.n	8001122 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001122:	4a2f      	ldr	r2, [pc, #188]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001128:	4b2d      	ldr	r3, [pc, #180]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d003      	beq.n	800114c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	4313      	orrs	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800114c:	4a24      	ldr	r2, [pc, #144]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001152:	4b23      	ldr	r3, [pc, #140]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001176:	4a1a      	ldr	r2, [pc, #104]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800117c:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	43db      	mvns	r3, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d003      	beq.n	80011a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011a0:	4a0f      	ldr	r2, [pc, #60]	@ (80011e0 <HAL_GPIO_Init+0x304>)
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3301      	adds	r3, #1
 80011aa:	61fb      	str	r3, [r7, #28]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	2b0f      	cmp	r3, #15
 80011b0:	f67f aea2 	bls.w	8000ef8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	3724      	adds	r7, #36	@ 0x24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40013800 	.word	0x40013800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40020400 	.word	0x40020400
 80011d4:	40020800 	.word	0x40020800
 80011d8:	40020c00 	.word	0x40020c00
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40013c00 	.word	0x40013c00

080011e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	807b      	strh	r3, [r7, #2]
 80011f0:	4613      	mov	r3, r2
 80011f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011f4:	787b      	ldrb	r3, [r7, #1]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011fa:	887a      	ldrh	r2, [r7, #2]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001200:	e003      	b.n	800120a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001202:	887b      	ldrh	r3, [r7, #2]
 8001204:	041a      	lsls	r2, r3, #16
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	619a      	str	r2, [r3, #24]
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001222:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001224:	695a      	ldr	r2, [r3, #20]
 8001226:	88fb      	ldrh	r3, [r7, #6]
 8001228:	4013      	ands	r3, r2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d006      	beq.n	800123c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800122e:	4a05      	ldr	r2, [pc, #20]	@ (8001244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001230:	88fb      	ldrh	r3, [r7, #6]
 8001232:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	4618      	mov	r0, r3
 8001238:	f003 f846 	bl	80042c8 <HAL_GPIO_EXTI_Callback>
  }
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40013c00 	.word	0x40013c00

08001248 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d101      	bne.n	800125a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e12b      	b.n	80014b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	d106      	bne.n	8001274 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff fb26 	bl	80008c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2224      	movs	r2, #36	@ 0x24
 8001278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f022 0201 	bic.w	r2, r2, #1
 800128a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800129a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80012aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80012ac:	f001 fd64 	bl	8002d78 <HAL_RCC_GetPCLK1Freq>
 80012b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	4a81      	ldr	r2, [pc, #516]	@ (80014bc <HAL_I2C_Init+0x274>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d807      	bhi.n	80012cc <HAL_I2C_Init+0x84>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4a80      	ldr	r2, [pc, #512]	@ (80014c0 <HAL_I2C_Init+0x278>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	bf94      	ite	ls
 80012c4:	2301      	movls	r3, #1
 80012c6:	2300      	movhi	r3, #0
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	e006      	b.n	80012da <HAL_I2C_Init+0x92>
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4a7d      	ldr	r2, [pc, #500]	@ (80014c4 <HAL_I2C_Init+0x27c>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	bf94      	ite	ls
 80012d4:	2301      	movls	r3, #1
 80012d6:	2300      	movhi	r3, #0
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e0e7      	b.n	80014b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4a78      	ldr	r2, [pc, #480]	@ (80014c8 <HAL_I2C_Init+0x280>)
 80012e6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ea:	0c9b      	lsrs	r3, r3, #18
 80012ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	430a      	orrs	r2, r1
 8001300:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	4a6a      	ldr	r2, [pc, #424]	@ (80014bc <HAL_I2C_Init+0x274>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d802      	bhi.n	800131c <HAL_I2C_Init+0xd4>
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	3301      	adds	r3, #1
 800131a:	e009      	b.n	8001330 <HAL_I2C_Init+0xe8>
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001322:	fb02 f303 	mul.w	r3, r2, r3
 8001326:	4a69      	ldr	r2, [pc, #420]	@ (80014cc <HAL_I2C_Init+0x284>)
 8001328:	fba2 2303 	umull	r2, r3, r2, r3
 800132c:	099b      	lsrs	r3, r3, #6
 800132e:	3301      	adds	r3, #1
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	430b      	orrs	r3, r1
 8001336:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001342:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	495c      	ldr	r1, [pc, #368]	@ (80014bc <HAL_I2C_Init+0x274>)
 800134c:	428b      	cmp	r3, r1
 800134e:	d819      	bhi.n	8001384 <HAL_I2C_Init+0x13c>
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	1e59      	subs	r1, r3, #1
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	fbb1 f3f3 	udiv	r3, r1, r3
 800135e:	1c59      	adds	r1, r3, #1
 8001360:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001364:	400b      	ands	r3, r1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00a      	beq.n	8001380 <HAL_I2C_Init+0x138>
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	1e59      	subs	r1, r3, #1
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	fbb1 f3f3 	udiv	r3, r1, r3
 8001378:	3301      	adds	r3, #1
 800137a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800137e:	e051      	b.n	8001424 <HAL_I2C_Init+0x1dc>
 8001380:	2304      	movs	r3, #4
 8001382:	e04f      	b.n	8001424 <HAL_I2C_Init+0x1dc>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d111      	bne.n	80013b0 <HAL_I2C_Init+0x168>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	1e58      	subs	r0, r3, #1
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6859      	ldr	r1, [r3, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	440b      	add	r3, r1
 800139a:	fbb0 f3f3 	udiv	r3, r0, r3
 800139e:	3301      	adds	r3, #1
 80013a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	bf0c      	ite	eq
 80013a8:	2301      	moveq	r3, #1
 80013aa:	2300      	movne	r3, #0
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	e012      	b.n	80013d6 <HAL_I2C_Init+0x18e>
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	1e58      	subs	r0, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6859      	ldr	r1, [r3, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	0099      	lsls	r1, r3, #2
 80013c0:	440b      	add	r3, r1
 80013c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80013c6:	3301      	adds	r3, #1
 80013c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	bf0c      	ite	eq
 80013d0:	2301      	moveq	r3, #1
 80013d2:	2300      	movne	r3, #0
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <HAL_I2C_Init+0x196>
 80013da:	2301      	movs	r3, #1
 80013dc:	e022      	b.n	8001424 <HAL_I2C_Init+0x1dc>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d10e      	bne.n	8001404 <HAL_I2C_Init+0x1bc>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	1e58      	subs	r0, r3, #1
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6859      	ldr	r1, [r3, #4]
 80013ee:	460b      	mov	r3, r1
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	440b      	add	r3, r1
 80013f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80013f8:	3301      	adds	r3, #1
 80013fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001402:	e00f      	b.n	8001424 <HAL_I2C_Init+0x1dc>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	1e58      	subs	r0, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6859      	ldr	r1, [r3, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	0099      	lsls	r1, r3, #2
 8001414:	440b      	add	r3, r1
 8001416:	fbb0 f3f3 	udiv	r3, r0, r3
 800141a:	3301      	adds	r3, #1
 800141c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001420:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001424:	6879      	ldr	r1, [r7, #4]
 8001426:	6809      	ldr	r1, [r1, #0]
 8001428:	4313      	orrs	r3, r2
 800142a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69da      	ldr	r2, [r3, #28]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a1b      	ldr	r3, [r3, #32]
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	430a      	orrs	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001452:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6911      	ldr	r1, [r2, #16]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	68d2      	ldr	r2, [r2, #12]
 800145e:	4311      	orrs	r1, r2
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	430b      	orrs	r3, r1
 8001466:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695a      	ldr	r2, [r3, #20]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	430a      	orrs	r2, r1
 8001482:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f042 0201 	orr.w	r2, r2, #1
 8001492:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2200      	movs	r2, #0
 8001498:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2220      	movs	r2, #32
 800149e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	000186a0 	.word	0x000186a0
 80014c0:	001e847f 	.word	0x001e847f
 80014c4:	003d08ff 	.word	0x003d08ff
 80014c8:	431bde83 	.word	0x431bde83
 80014cc:	10624dd3 	.word	0x10624dd3

080014d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af02      	add	r7, sp, #8
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	607a      	str	r2, [r7, #4]
 80014da:	461a      	mov	r2, r3
 80014dc:	460b      	mov	r3, r1
 80014de:	817b      	strh	r3, [r7, #10]
 80014e0:	4613      	mov	r3, r2
 80014e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80014e4:	f7ff fbdc 	bl	8000ca0 <HAL_GetTick>
 80014e8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b20      	cmp	r3, #32
 80014f4:	f040 80e0 	bne.w	80016b8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2319      	movs	r3, #25
 80014fe:	2201      	movs	r2, #1
 8001500:	4970      	ldr	r1, [pc, #448]	@ (80016c4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f000 fd92 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800150e:	2302      	movs	r3, #2
 8001510:	e0d3      	b.n	80016ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001518:	2b01      	cmp	r3, #1
 800151a:	d101      	bne.n	8001520 <HAL_I2C_Master_Transmit+0x50>
 800151c:	2302      	movs	r3, #2
 800151e:	e0cc      	b.n	80016ba <HAL_I2C_Master_Transmit+0x1ea>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2201      	movs	r2, #1
 8001524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d007      	beq.n	8001546 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f042 0201 	orr.w	r2, r2, #1
 8001544:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001554:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2221      	movs	r2, #33	@ 0x21
 800155a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2210      	movs	r2, #16
 8001562:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2200      	movs	r2, #0
 800156a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	893a      	ldrh	r2, [r7, #8]
 8001576:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800157c:	b29a      	uxth	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4a50      	ldr	r2, [pc, #320]	@ (80016c8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001588:	8979      	ldrh	r1, [r7, #10]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	6a3a      	ldr	r2, [r7, #32]
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 fbfc 	bl	8001d8c <I2C_MasterRequestWrite>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e08d      	b.n	80016ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80015b4:	e066      	b.n	8001684 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	6a39      	ldr	r1, [r7, #32]
 80015ba:	68f8      	ldr	r0, [r7, #12]
 80015bc:	f000 fe50 	bl	8002260 <I2C_WaitOnTXEFlagUntilTimeout>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00d      	beq.n	80015e2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d107      	bne.n	80015de <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80015dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e06b      	b.n	80016ba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e6:	781a      	ldrb	r2, [r3, #0]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	3b01      	subs	r3, #1
 8001600:	b29a      	uxth	r2, r3
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800160a:	3b01      	subs	r3, #1
 800160c:	b29a      	uxth	r2, r3
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	f003 0304 	and.w	r3, r3, #4
 800161c:	2b04      	cmp	r3, #4
 800161e:	d11b      	bne.n	8001658 <HAL_I2C_Master_Transmit+0x188>
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001624:	2b00      	cmp	r3, #0
 8001626:	d017      	beq.n	8001658 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162c:	781a      	ldrb	r2, [r3, #0]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001642:	b29b      	uxth	r3, r3
 8001644:	3b01      	subs	r3, #1
 8001646:	b29a      	uxth	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001650:	3b01      	subs	r3, #1
 8001652:	b29a      	uxth	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001658:	697a      	ldr	r2, [r7, #20]
 800165a:	6a39      	ldr	r1, [r7, #32]
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f000 fe47 	bl	80022f0 <I2C_WaitOnBTFFlagUntilTimeout>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d00d      	beq.n	8001684 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	2b04      	cmp	r3, #4
 800166e:	d107      	bne.n	8001680 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800167e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e01a      	b.n	80016ba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001688:	2b00      	cmp	r3, #0
 800168a:	d194      	bne.n	80015b6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800169a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2220      	movs	r2, #32
 80016a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e000      	b.n	80016ba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80016b8:	2302      	movs	r3, #2
  }
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	00100002 	.word	0x00100002
 80016c8:	ffff0000 	.word	0xffff0000

080016cc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08c      	sub	sp, #48	@ 0x30
 80016d0:	af02      	add	r7, sp, #8
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	461a      	mov	r2, r3
 80016d8:	460b      	mov	r3, r1
 80016da:	817b      	strh	r3, [r7, #10]
 80016dc:	4613      	mov	r3, r2
 80016de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80016e0:	f7ff fade 	bl	8000ca0 <HAL_GetTick>
 80016e4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b20      	cmp	r3, #32
 80016f0:	f040 8217 	bne.w	8001b22 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80016f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2319      	movs	r3, #25
 80016fa:	2201      	movs	r2, #1
 80016fc:	497c      	ldr	r1, [pc, #496]	@ (80018f0 <HAL_I2C_Master_Receive+0x224>)
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f000 fc94 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800170a:	2302      	movs	r3, #2
 800170c:	e20a      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001714:	2b01      	cmp	r3, #1
 8001716:	d101      	bne.n	800171c <HAL_I2C_Master_Receive+0x50>
 8001718:	2302      	movs	r3, #2
 800171a:	e203      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	2b01      	cmp	r3, #1
 8001730:	d007      	beq.n	8001742 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f042 0201 	orr.w	r2, r2, #1
 8001740:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001750:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2222      	movs	r2, #34	@ 0x22
 8001756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2210      	movs	r2, #16
 800175e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	893a      	ldrh	r2, [r7, #8]
 8001772:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001778:	b29a      	uxth	r2, r3
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4a5c      	ldr	r2, [pc, #368]	@ (80018f4 <HAL_I2C_Master_Receive+0x228>)
 8001782:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001784:	8979      	ldrh	r1, [r7, #10]
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f000 fb80 	bl	8001e90 <I2C_MasterRequestRead>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e1c4      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d113      	bne.n	80017ca <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80017a2:	2300      	movs	r3, #0
 80017a4:	623b      	str	r3, [r7, #32]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	623b      	str	r3, [r7, #32]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	623b      	str	r3, [r7, #32]
 80017b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	e198      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d11b      	bne.n	800180a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80017e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80017e2:	2300      	movs	r3, #0
 80017e4:	61fb      	str	r3, [r7, #28]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	695b      	ldr	r3, [r3, #20]
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	61fb      	str	r3, [r7, #28]
 80017f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	e178      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800180e:	2b02      	cmp	r3, #2
 8001810:	d11b      	bne.n	800184a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001820:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001830:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001832:	2300      	movs	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	61bb      	str	r3, [r7, #24]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	61bb      	str	r3, [r7, #24]
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	e158      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001858:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001870:	e144      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001876:	2b03      	cmp	r3, #3
 8001878:	f200 80f1 	bhi.w	8001a5e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001880:	2b01      	cmp	r3, #1
 8001882:	d123      	bne.n	80018cc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001886:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f000 fd79 	bl	8002380 <I2C_WaitOnRXNEFlagUntilTimeout>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e145      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	691a      	ldr	r2, [r3, #16]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018aa:	1c5a      	adds	r2, r3, #1
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018b4:	3b01      	subs	r3, #1
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	3b01      	subs	r3, #1
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80018ca:	e117      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d14e      	bne.n	8001972 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80018d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018da:	2200      	movs	r2, #0
 80018dc:	4906      	ldr	r1, [pc, #24]	@ (80018f8 <HAL_I2C_Master_Receive+0x22c>)
 80018de:	68f8      	ldr	r0, [r7, #12]
 80018e0:	f000 fba4 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d008      	beq.n	80018fc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e11a      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
 80018ee:	bf00      	nop
 80018f0:	00100002 	.word	0x00100002
 80018f4:	ffff0000 	.word	0xffff0000
 80018f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800190a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	691a      	ldr	r2, [r3, #16]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001916:	b2d2      	uxtb	r2, r2
 8001918:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001928:	3b01      	subs	r3, #1
 800192a:	b29a      	uxth	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001934:	b29b      	uxth	r3, r3
 8001936:	3b01      	subs	r3, #1
 8001938:	b29a      	uxth	r2, r3
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	691a      	ldr	r2, [r3, #16]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001950:	1c5a      	adds	r2, r3, #1
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800195a:	3b01      	subs	r3, #1
 800195c:	b29a      	uxth	r2, r3
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001966:	b29b      	uxth	r3, r3
 8001968:	3b01      	subs	r3, #1
 800196a:	b29a      	uxth	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001970:	e0c4      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001978:	2200      	movs	r2, #0
 800197a:	496c      	ldr	r1, [pc, #432]	@ (8001b2c <HAL_I2C_Master_Receive+0x460>)
 800197c:	68f8      	ldr	r0, [r7, #12]
 800197e:	f000 fb55 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0cb      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800199a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	691a      	ldr	r2, [r3, #16]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019b8:	3b01      	subs	r3, #1
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	3b01      	subs	r3, #1
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019d4:	2200      	movs	r2, #0
 80019d6:	4955      	ldr	r1, [pc, #340]	@ (8001b2c <HAL_I2C_Master_Receive+0x460>)
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f000 fb27 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e09d      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	691a      	ldr	r2, [r3, #16]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a0a:	1c5a      	adds	r2, r3, #1
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a14:	3b01      	subs	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3b01      	subs	r3, #1
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	691a      	ldr	r2, [r3, #16]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3c:	1c5a      	adds	r2, r3, #1
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a46:	3b01      	subs	r3, #1
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	3b01      	subs	r3, #1
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001a5c:	e04e      	b.n	8001afc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f000 fc8c 	bl	8002380 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e058      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	691a      	ldr	r2, [r3, #16]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d124      	bne.n	8001afc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ab6:	2b03      	cmp	r3, #3
 8001ab8:	d107      	bne.n	8001aca <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ac8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	691a      	ldr	r2, [r3, #16]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001adc:	1c5a      	adds	r2, r3, #1
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3b01      	subs	r3, #1
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f47f aeb6 	bne.w	8001872 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2220      	movs	r2, #32
 8001b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	e000      	b.n	8001b24 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001b22:	2302      	movs	r3, #2
  }
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3728      	adds	r7, #40	@ 0x28
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	00010004 	.word	0x00010004

08001b30 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	@ 0x28
 8001b34:	af02      	add	r7, sp, #8
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	607a      	str	r2, [r7, #4]
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001b40:	f7ff f8ae 	bl	8000ca0 <HAL_GetTick>
 8001b44:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b20      	cmp	r3, #32
 8001b54:	f040 8111 	bne.w	8001d7a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	2319      	movs	r3, #25
 8001b5e:	2201      	movs	r2, #1
 8001b60:	4988      	ldr	r1, [pc, #544]	@ (8001d84 <HAL_I2C_IsDeviceReady+0x254>)
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f000 fa62 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e104      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d101      	bne.n	8001b80 <HAL_I2C_IsDeviceReady+0x50>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e0fd      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d007      	beq.n	8001ba6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 0201 	orr.w	r2, r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bb4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2224      	movs	r2, #36	@ 0x24
 8001bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4a70      	ldr	r2, [pc, #448]	@ (8001d88 <HAL_I2C_IsDeviceReady+0x258>)
 8001bc8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bd8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f000 fa20 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00d      	beq.n	8001c0e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c00:	d103      	bne.n	8001c0a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c08:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e0b6      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c0e:	897b      	ldrh	r3, [r7, #10]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	461a      	mov	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001c1c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001c1e:	f7ff f83f 	bl	8000ca0 <HAL_GetTick>
 8001c22:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	bf0c      	ite	eq
 8001c32:	2301      	moveq	r3, #1
 8001c34:	2300      	movne	r3, #0
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	695b      	ldr	r3, [r3, #20]
 8001c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c48:	bf0c      	ite	eq
 8001c4a:	2301      	moveq	r3, #1
 8001c4c:	2300      	movne	r3, #0
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001c52:	e025      	b.n	8001ca0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c54:	f7ff f824 	bl	8000ca0 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d302      	bcc.n	8001c6a <HAL_I2C_IsDeviceReady+0x13a>
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d103      	bne.n	8001c72 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	22a0      	movs	r2, #160	@ 0xa0
 8001c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	bf0c      	ite	eq
 8001c80:	2301      	moveq	r3, #1
 8001c82:	2300      	movne	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c96:	bf0c      	ite	eq
 8001c98:	2301      	moveq	r3, #1
 8001c9a:	2300      	movne	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2ba0      	cmp	r3, #160	@ 0xa0
 8001caa:	d005      	beq.n	8001cb8 <HAL_I2C_IsDeviceReady+0x188>
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d102      	bne.n	8001cb8 <HAL_I2C_IsDeviceReady+0x188>
 8001cb2:	7dbb      	ldrb	r3, [r7, #22]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0cd      	beq.n	8001c54 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d129      	bne.n	8001d22 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cdc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	2319      	movs	r3, #25
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	4921      	ldr	r1, [pc, #132]	@ (8001d84 <HAL_I2C_IsDeviceReady+0x254>)
 8001cfe:	68f8      	ldr	r0, [r7, #12]
 8001d00:	f000 f994 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e036      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2220      	movs	r2, #32
 8001d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	e02c      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d30:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d3a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2319      	movs	r3, #25
 8001d42:	2201      	movs	r2, #1
 8001d44:	490f      	ldr	r1, [pc, #60]	@ (8001d84 <HAL_I2C_IsDeviceReady+0x254>)
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 f970 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e012      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	f4ff af32 	bcc.w	8001bca <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e000      	b.n	8001d7c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001d7a:	2302      	movs	r3, #2
  }
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3720      	adds	r7, #32
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	00100002 	.word	0x00100002
 8001d88:	ffff0000 	.word	0xffff0000

08001d8c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af02      	add	r7, sp, #8
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	607a      	str	r2, [r7, #4]
 8001d96:	603b      	str	r3, [r7, #0]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d006      	beq.n	8001db6 <I2C_MasterRequestWrite+0x2a>
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d003      	beq.n	8001db6 <I2C_MasterRequestWrite+0x2a>
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001db4:	d108      	bne.n	8001dc8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e00b      	b.n	8001de0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dcc:	2b12      	cmp	r3, #18
 8001dce:	d107      	bne.n	8001de0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f000 f91d 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00d      	beq.n	8001e14 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e06:	d103      	bne.n	8001e10 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e035      	b.n	8001e80 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e1c:	d108      	bne.n	8001e30 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001e1e:	897b      	ldrh	r3, [r7, #10]
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001e2c:	611a      	str	r2, [r3, #16]
 8001e2e:	e01b      	b.n	8001e68 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001e30:	897b      	ldrh	r3, [r7, #10]
 8001e32:	11db      	asrs	r3, r3, #7
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	f003 0306 	and.w	r3, r3, #6
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	f063 030f 	orn	r3, r3, #15
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	490e      	ldr	r1, [pc, #56]	@ (8001e88 <I2C_MasterRequestWrite+0xfc>)
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 f966 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e010      	b.n	8001e80 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001e5e:	897b      	ldrh	r3, [r7, #10]
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	4907      	ldr	r1, [pc, #28]	@ (8001e8c <I2C_MasterRequestWrite+0x100>)
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	f000 f956 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e000      	b.n	8001e80 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	00010008 	.word	0x00010008
 8001e8c:	00010002 	.word	0x00010002

08001e90 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b088      	sub	sp, #32
 8001e94:	af02      	add	r7, sp, #8
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d006      	beq.n	8001eca <I2C_MasterRequestRead+0x3a>
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d003      	beq.n	8001eca <I2C_MasterRequestRead+0x3a>
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001ec8:	d108      	bne.n	8001edc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	e00b      	b.n	8001ef4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	2b11      	cmp	r3, #17
 8001ee2:	d107      	bne.n	8001ef4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ef2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f000 f893 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00d      	beq.n	8001f28 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f1a:	d103      	bne.n	8001f24 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e079      	b.n	800201c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001f30:	d108      	bne.n	8001f44 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001f32:	897b      	ldrh	r3, [r7, #10]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	611a      	str	r2, [r3, #16]
 8001f42:	e05f      	b.n	8002004 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f44:	897b      	ldrh	r3, [r7, #10]
 8001f46:	11db      	asrs	r3, r3, #7
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	f003 0306 	and.w	r3, r3, #6
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	f063 030f 	orn	r3, r3, #15
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4930      	ldr	r1, [pc, #192]	@ (8002024 <I2C_MasterRequestRead+0x194>)
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f8dc 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e054      	b.n	800201c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f72:	897b      	ldrh	r3, [r7, #10]
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	4929      	ldr	r1, [pc, #164]	@ (8002028 <I2C_MasterRequestRead+0x198>)
 8001f82:	68f8      	ldr	r0, [r7, #12]
 8001f84:	f000 f8cc 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e044      	b.n	800201c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	613b      	str	r3, [r7, #16]
 8001fa6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fb6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f000 f831 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00d      	beq.n	8001fec <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fde:	d103      	bne.n	8001fe8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fe6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e017      	b.n	800201c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001fec:	897b      	ldrh	r3, [r7, #10]
 8001fee:	11db      	asrs	r3, r3, #7
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	f003 0306 	and.w	r3, r3, #6
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	f063 030e 	orn	r3, r3, #14
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	4907      	ldr	r1, [pc, #28]	@ (8002028 <I2C_MasterRequestRead+0x198>)
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 f888 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	00010008 	.word	0x00010008
 8002028:	00010002 	.word	0x00010002

0800202c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	4613      	mov	r3, r2
 800203a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800203c:	e048      	b.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002044:	d044      	beq.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002046:	f7fe fe2b 	bl	8000ca0 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d302      	bcc.n	800205c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d139      	bne.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	0c1b      	lsrs	r3, r3, #16
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10d      	bne.n	8002082 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	43da      	mvns	r2, r3
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	4013      	ands	r3, r2
 8002072:	b29b      	uxth	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf0c      	ite	eq
 8002078:	2301      	moveq	r3, #1
 800207a:	2300      	movne	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	461a      	mov	r2, r3
 8002080:	e00c      	b.n	800209c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	43da      	mvns	r2, r3
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	4013      	ands	r3, r2
 800208e:	b29b      	uxth	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d116      	bne.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2220      	movs	r2, #32
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	f043 0220 	orr.w	r2, r3, #32
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e023      	b.n	8002118 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	0c1b      	lsrs	r3, r3, #16
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d10d      	bne.n	80020f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	43da      	mvns	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4013      	ands	r3, r2
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	bf0c      	ite	eq
 80020ec:	2301      	moveq	r3, #1
 80020ee:	2300      	movne	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	461a      	mov	r2, r3
 80020f4:	e00c      	b.n	8002110 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	43da      	mvns	r2, r3
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	4013      	ands	r3, r2
 8002102:	b29b      	uxth	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	bf0c      	ite	eq
 8002108:	2301      	moveq	r3, #1
 800210a:	2300      	movne	r3, #0
 800210c:	b2db      	uxtb	r3, r3
 800210e:	461a      	mov	r2, r3
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	429a      	cmp	r2, r3
 8002114:	d093      	beq.n	800203e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800212e:	e071      	b.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800213e:	d123      	bne.n	8002188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800214e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2220      	movs	r2, #32
 8002164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f043 0204 	orr.w	r2, r3, #4
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e067      	b.n	8002258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218e:	d041      	beq.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002190:	f7fe fd86 	bl	8000ca0 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	429a      	cmp	r2, r3
 800219e:	d302      	bcc.n	80021a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d136      	bne.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	0c1b      	lsrs	r3, r3, #16
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d10c      	bne.n	80021ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	43da      	mvns	r2, r3
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	4013      	ands	r3, r2
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bf14      	ite	ne
 80021c2:	2301      	movne	r3, #1
 80021c4:	2300      	moveq	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	e00b      	b.n	80021e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	43da      	mvns	r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	4013      	ands	r3, r2
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	bf14      	ite	ne
 80021dc:	2301      	movne	r3, #1
 80021de:	2300      	moveq	r3, #0
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d016      	beq.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2220      	movs	r2, #32
 80021f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	f043 0220 	orr.w	r2, r3, #32
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e021      	b.n	8002258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	0c1b      	lsrs	r3, r3, #16
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d10c      	bne.n	8002238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	43da      	mvns	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	4013      	ands	r3, r2
 800222a:	b29b      	uxth	r3, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	bf14      	ite	ne
 8002230:	2301      	movne	r3, #1
 8002232:	2300      	moveq	r3, #0
 8002234:	b2db      	uxtb	r3, r3
 8002236:	e00b      	b.n	8002250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	43da      	mvns	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4013      	ands	r3, r2
 8002244:	b29b      	uxth	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	bf14      	ite	ne
 800224a:	2301      	movne	r3, #1
 800224c:	2300      	moveq	r3, #0
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	f47f af6d 	bne.w	8002130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800226c:	e034      	b.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f8e3 	bl	800243a <I2C_IsAcknowledgeFailed>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e034      	b.n	80022e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002284:	d028      	beq.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002286:	f7fe fd0b 	bl	8000ca0 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	429a      	cmp	r2, r3
 8002294:	d302      	bcc.n	800229c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d11d      	bne.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a6:	2b80      	cmp	r3, #128	@ 0x80
 80022a8:	d016      	beq.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	f043 0220 	orr.w	r2, r3, #32
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e007      	b.n	80022e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e2:	2b80      	cmp	r3, #128	@ 0x80
 80022e4:	d1c3      	bne.n	800226e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022fc:	e034      	b.n	8002368 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 f89b 	bl	800243a <I2C_IsAcknowledgeFailed>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e034      	b.n	8002378 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002314:	d028      	beq.n	8002368 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002316:	f7fe fcc3 	bl	8000ca0 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	429a      	cmp	r2, r3
 8002324:	d302      	bcc.n	800232c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d11d      	bne.n	8002368 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	2b04      	cmp	r3, #4
 8002338:	d016      	beq.n	8002368 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2220      	movs	r2, #32
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	f043 0220 	orr.w	r2, r3, #32
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e007      	b.n	8002378 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	2b04      	cmp	r3, #4
 8002374:	d1c3      	bne.n	80022fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800238c:	e049      	b.n	8002422 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	f003 0310 	and.w	r3, r3, #16
 8002398:	2b10      	cmp	r3, #16
 800239a:	d119      	bne.n	80023d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f06f 0210 	mvn.w	r2, #16
 80023a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e030      	b.n	8002432 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023d0:	f7fe fc66 	bl	8000ca0 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d302      	bcc.n	80023e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d11d      	bne.n	8002422 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023f0:	2b40      	cmp	r3, #64	@ 0x40
 80023f2:	d016      	beq.n	8002422 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2220      	movs	r2, #32
 80023fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240e:	f043 0220 	orr.w	r2, r3, #32
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e007      	b.n	8002432 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800242c:	2b40      	cmp	r3, #64	@ 0x40
 800242e:	d1ae      	bne.n	800238e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800244c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002450:	d11b      	bne.n	800248a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800245a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2220      	movs	r2, #32
 8002466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	f043 0204 	orr.w	r2, r3, #4
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e000      	b.n	800248c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e267      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d075      	beq.n	80025a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024b6:	4b88      	ldr	r3, [pc, #544]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f003 030c 	and.w	r3, r3, #12
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d00c      	beq.n	80024dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024c2:	4b85      	ldr	r3, [pc, #532]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d112      	bne.n	80024f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ce:	4b82      	ldr	r3, [pc, #520]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024da:	d10b      	bne.n	80024f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024dc:	4b7e      	ldr	r3, [pc, #504]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d05b      	beq.n	80025a0 <HAL_RCC_OscConfig+0x108>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d157      	bne.n	80025a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e242      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024fc:	d106      	bne.n	800250c <HAL_RCC_OscConfig+0x74>
 80024fe:	4b76      	ldr	r3, [pc, #472]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a75      	ldr	r2, [pc, #468]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e01d      	b.n	8002548 <HAL_RCC_OscConfig+0xb0>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002514:	d10c      	bne.n	8002530 <HAL_RCC_OscConfig+0x98>
 8002516:	4b70      	ldr	r3, [pc, #448]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a6f      	ldr	r2, [pc, #444]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 800251c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002520:	6013      	str	r3, [r2, #0]
 8002522:	4b6d      	ldr	r3, [pc, #436]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a6c      	ldr	r2, [pc, #432]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	e00b      	b.n	8002548 <HAL_RCC_OscConfig+0xb0>
 8002530:	4b69      	ldr	r3, [pc, #420]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a68      	ldr	r2, [pc, #416]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	4b66      	ldr	r3, [pc, #408]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a65      	ldr	r2, [pc, #404]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002546:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d013      	beq.n	8002578 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7fe fba6 	bl	8000ca0 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe fba2 	bl	8000ca0 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e207      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	4b5b      	ldr	r3, [pc, #364]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f0      	beq.n	8002558 <HAL_RCC_OscConfig+0xc0>
 8002576:	e014      	b.n	80025a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7fe fb92 	bl	8000ca0 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7fe fb8e 	bl	8000ca0 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e1f3      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002592:	4b51      	ldr	r3, [pc, #324]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f0      	bne.n	8002580 <HAL_RCC_OscConfig+0xe8>
 800259e:	e000      	b.n	80025a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d063      	beq.n	8002676 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025ae:	4b4a      	ldr	r3, [pc, #296]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00b      	beq.n	80025d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ba:	4b47      	ldr	r3, [pc, #284]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025c2:	2b08      	cmp	r3, #8
 80025c4:	d11c      	bne.n	8002600 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025c6:	4b44      	ldr	r3, [pc, #272]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d116      	bne.n	8002600 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d2:	4b41      	ldr	r3, [pc, #260]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d005      	beq.n	80025ea <HAL_RCC_OscConfig+0x152>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d001      	beq.n	80025ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e1c7      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ea:	4b3b      	ldr	r3, [pc, #236]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4937      	ldr	r1, [pc, #220]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fe:	e03a      	b.n	8002676 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d020      	beq.n	800264a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002608:	4b34      	ldr	r3, [pc, #208]	@ (80026dc <HAL_RCC_OscConfig+0x244>)
 800260a:	2201      	movs	r2, #1
 800260c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260e:	f7fe fb47 	bl	8000ca0 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002616:	f7fe fb43 	bl	8000ca0 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e1a8      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002628:	4b2b      	ldr	r3, [pc, #172]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002634:	4b28      	ldr	r3, [pc, #160]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4925      	ldr	r1, [pc, #148]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 8002644:	4313      	orrs	r3, r2
 8002646:	600b      	str	r3, [r1, #0]
 8002648:	e015      	b.n	8002676 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800264a:	4b24      	ldr	r3, [pc, #144]	@ (80026dc <HAL_RCC_OscConfig+0x244>)
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002650:	f7fe fb26 	bl	8000ca0 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002658:	f7fe fb22 	bl	8000ca0 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e187      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266a:	4b1b      	ldr	r3, [pc, #108]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f0      	bne.n	8002658 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d036      	beq.n	80026f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d016      	beq.n	80026b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800268a:	4b15      	ldr	r3, [pc, #84]	@ (80026e0 <HAL_RCC_OscConfig+0x248>)
 800268c:	2201      	movs	r2, #1
 800268e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002690:	f7fe fb06 	bl	8000ca0 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002698:	f7fe fb02 	bl	8000ca0 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e167      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026aa:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <HAL_RCC_OscConfig+0x240>)
 80026ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0x200>
 80026b6:	e01b      	b.n	80026f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026b8:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <HAL_RCC_OscConfig+0x248>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026be:	f7fe faef 	bl	8000ca0 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c4:	e00e      	b.n	80026e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c6:	f7fe faeb 	bl	8000ca0 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d907      	bls.n	80026e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e150      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
 80026d8:	40023800 	.word	0x40023800
 80026dc:	42470000 	.word	0x42470000
 80026e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e4:	4b88      	ldr	r3, [pc, #544]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80026e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1ea      	bne.n	80026c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0304 	and.w	r3, r3, #4
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 8097 	beq.w	800282c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026fe:	2300      	movs	r3, #0
 8002700:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002702:	4b81      	ldr	r3, [pc, #516]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10f      	bne.n	800272e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	4b7d      	ldr	r3, [pc, #500]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	4a7c      	ldr	r2, [pc, #496]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800271c:	6413      	str	r3, [r2, #64]	@ 0x40
 800271e:	4b7a      	ldr	r3, [pc, #488]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800272a:	2301      	movs	r3, #1
 800272c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272e:	4b77      	ldr	r3, [pc, #476]	@ (800290c <HAL_RCC_OscConfig+0x474>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002736:	2b00      	cmp	r3, #0
 8002738:	d118      	bne.n	800276c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273a:	4b74      	ldr	r3, [pc, #464]	@ (800290c <HAL_RCC_OscConfig+0x474>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a73      	ldr	r2, [pc, #460]	@ (800290c <HAL_RCC_OscConfig+0x474>)
 8002740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002746:	f7fe faab 	bl	8000ca0 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800274e:	f7fe faa7 	bl	8000ca0 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e10c      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002760:	4b6a      	ldr	r3, [pc, #424]	@ (800290c <HAL_RCC_OscConfig+0x474>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0f0      	beq.n	800274e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d106      	bne.n	8002782 <HAL_RCC_OscConfig+0x2ea>
 8002774:	4b64      	ldr	r3, [pc, #400]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002778:	4a63      	ldr	r2, [pc, #396]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002780:	e01c      	b.n	80027bc <HAL_RCC_OscConfig+0x324>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b05      	cmp	r3, #5
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0x30c>
 800278a:	4b5f      	ldr	r3, [pc, #380]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 800278c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278e:	4a5e      	ldr	r2, [pc, #376]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002790:	f043 0304 	orr.w	r3, r3, #4
 8002794:	6713      	str	r3, [r2, #112]	@ 0x70
 8002796:	4b5c      	ldr	r3, [pc, #368]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279a:	4a5b      	ldr	r2, [pc, #364]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a2:	e00b      	b.n	80027bc <HAL_RCC_OscConfig+0x324>
 80027a4:	4b58      	ldr	r3, [pc, #352]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80027a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a8:	4a57      	ldr	r2, [pc, #348]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80027aa:	f023 0301 	bic.w	r3, r3, #1
 80027ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b0:	4b55      	ldr	r3, [pc, #340]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80027b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b4:	4a54      	ldr	r2, [pc, #336]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80027b6:	f023 0304 	bic.w	r3, r3, #4
 80027ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d015      	beq.n	80027f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c4:	f7fe fa6c 	bl	8000ca0 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ca:	e00a      	b.n	80027e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027cc:	f7fe fa68 	bl	8000ca0 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027da:	4293      	cmp	r3, r2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e0cb      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e2:	4b49      	ldr	r3, [pc, #292]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80027e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0ee      	beq.n	80027cc <HAL_RCC_OscConfig+0x334>
 80027ee:	e014      	b.n	800281a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f0:	f7fe fa56 	bl	8000ca0 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f6:	e00a      	b.n	800280e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f8:	f7fe fa52 	bl	8000ca0 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002806:	4293      	cmp	r3, r2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e0b5      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800280e:	4b3e      	ldr	r3, [pc, #248]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1ee      	bne.n	80027f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800281a:	7dfb      	ldrb	r3, [r7, #23]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d105      	bne.n	800282c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002820:	4b39      	ldr	r3, [pc, #228]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	4a38      	ldr	r2, [pc, #224]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800282a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	2b00      	cmp	r3, #0
 8002832:	f000 80a1 	beq.w	8002978 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002836:	4b34      	ldr	r3, [pc, #208]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	2b08      	cmp	r3, #8
 8002840:	d05c      	beq.n	80028fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d141      	bne.n	80028ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284a:	4b31      	ldr	r3, [pc, #196]	@ (8002910 <HAL_RCC_OscConfig+0x478>)
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002850:	f7fe fa26 	bl	8000ca0 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002858:	f7fe fa22 	bl	8000ca0 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e087      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800286a:	4b27      	ldr	r3, [pc, #156]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f0      	bne.n	8002858 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69da      	ldr	r2, [r3, #28]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	019b      	lsls	r3, r3, #6
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288c:	085b      	lsrs	r3, r3, #1
 800288e:	3b01      	subs	r3, #1
 8002890:	041b      	lsls	r3, r3, #16
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002898:	061b      	lsls	r3, r3, #24
 800289a:	491b      	ldr	r1, [pc, #108]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 800289c:	4313      	orrs	r3, r2
 800289e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <HAL_RCC_OscConfig+0x478>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a6:	f7fe f9fb 	bl	8000ca0 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ae:	f7fe f9f7 	bl	8000ca0 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e05c      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c0:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0f0      	beq.n	80028ae <HAL_RCC_OscConfig+0x416>
 80028cc:	e054      	b.n	8002978 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ce:	4b10      	ldr	r3, [pc, #64]	@ (8002910 <HAL_RCC_OscConfig+0x478>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d4:	f7fe f9e4 	bl	8000ca0 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7fe f9e0 	bl	8000ca0 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e045      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ee:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <HAL_RCC_OscConfig+0x470>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x444>
 80028fa:	e03d      	b.n	8002978 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d107      	bne.n	8002914 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e038      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
 8002908:	40023800 	.word	0x40023800
 800290c:	40007000 	.word	0x40007000
 8002910:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002914:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_RCC_OscConfig+0x4ec>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d028      	beq.n	8002974 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d121      	bne.n	8002974 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293a:	429a      	cmp	r2, r3
 800293c:	d11a      	bne.n	8002974 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002944:	4013      	ands	r3, r2
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800294a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800294c:	4293      	cmp	r3, r2
 800294e:	d111      	bne.n	8002974 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295a:	085b      	lsrs	r3, r3, #1
 800295c:	3b01      	subs	r3, #1
 800295e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002960:	429a      	cmp	r2, r3
 8002962:	d107      	bne.n	8002974 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002970:	429a      	cmp	r2, r3
 8002972:	d001      	beq.n	8002978 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3718      	adds	r7, #24
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40023800 	.word	0x40023800

08002988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e0cc      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800299c:	4b68      	ldr	r3, [pc, #416]	@ (8002b40 <HAL_RCC_ClockConfig+0x1b8>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d90c      	bls.n	80029c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029aa:	4b65      	ldr	r3, [pc, #404]	@ (8002b40 <HAL_RCC_ClockConfig+0x1b8>)
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b2:	4b63      	ldr	r3, [pc, #396]	@ (8002b40 <HAL_RCC_ClockConfig+0x1b8>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d001      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0b8      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d020      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029dc:	4b59      	ldr	r3, [pc, #356]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	4a58      	ldr	r2, [pc, #352]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 80029e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80029e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f4:	4b53      	ldr	r3, [pc, #332]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	4a52      	ldr	r2, [pc, #328]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80029fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a00:	4b50      	ldr	r3, [pc, #320]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	494d      	ldr	r1, [pc, #308]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d044      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d107      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a26:	4b47      	ldr	r3, [pc, #284]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d119      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e07f      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d003      	beq.n	8002a46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a42:	2b03      	cmp	r3, #3
 8002a44:	d107      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a46:	4b3f      	ldr	r3, [pc, #252]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d109      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e06f      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a56:	4b3b      	ldr	r3, [pc, #236]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e067      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a66:	4b37      	ldr	r3, [pc, #220]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f023 0203 	bic.w	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4934      	ldr	r1, [pc, #208]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a78:	f7fe f912 	bl	8000ca0 <HAL_GetTick>
 8002a7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7e:	e00a      	b.n	8002a96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a80:	f7fe f90e 	bl	8000ca0 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e04f      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a96:	4b2b      	ldr	r3, [pc, #172]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 020c 	and.w	r2, r3, #12
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d1eb      	bne.n	8002a80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002aa8:	4b25      	ldr	r3, [pc, #148]	@ (8002b40 <HAL_RCC_ClockConfig+0x1b8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d20c      	bcs.n	8002ad0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab6:	4b22      	ldr	r3, [pc, #136]	@ (8002b40 <HAL_RCC_ClockConfig+0x1b8>)
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002abe:	4b20      	ldr	r3, [pc, #128]	@ (8002b40 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d001      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e032      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d008      	beq.n	8002aee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002adc:	4b19      	ldr	r3, [pc, #100]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	4916      	ldr	r1, [pc, #88]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d009      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	490e      	ldr	r1, [pc, #56]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b0e:	f000 f821 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8002b12:	4602      	mov	r2, r0
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	091b      	lsrs	r3, r3, #4
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	490a      	ldr	r1, [pc, #40]	@ (8002b48 <HAL_RCC_ClockConfig+0x1c0>)
 8002b20:	5ccb      	ldrb	r3, [r1, r3]
 8002b22:	fa22 f303 	lsr.w	r3, r2, r3
 8002b26:	4a09      	ldr	r2, [pc, #36]	@ (8002b4c <HAL_RCC_ClockConfig+0x1c4>)
 8002b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b2a:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_ClockConfig+0x1c8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe f872 	bl	8000c18 <HAL_InitTick>

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023c00 	.word	0x40023c00
 8002b44:	40023800 	.word	0x40023800
 8002b48:	080056a8 	.word	0x080056a8
 8002b4c:	20000000 	.word	0x20000000
 8002b50:	20000004 	.word	0x20000004

08002b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b58:	b094      	sub	sp, #80	@ 0x50
 8002b5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b6c:	4b79      	ldr	r3, [pc, #484]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 030c 	and.w	r3, r3, #12
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d00d      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x40>
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	f200 80e1 	bhi.w	8002d40 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d002      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x34>
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d003      	beq.n	8002b8e <HAL_RCC_GetSysClockFreq+0x3a>
 8002b86:	e0db      	b.n	8002d40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b88:	4b73      	ldr	r3, [pc, #460]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b8c:	e0db      	b.n	8002d46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b8e:	4b73      	ldr	r3, [pc, #460]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x208>)
 8002b90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b92:	e0d8      	b.n	8002d46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b94:	4b6f      	ldr	r3, [pc, #444]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b9c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b9e:	4b6d      	ldr	r3, [pc, #436]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d063      	beq.n	8002c72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002baa:	4b6a      	ldr	r3, [pc, #424]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	099b      	lsrs	r3, r3, #6
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bc2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bc6:	4622      	mov	r2, r4
 8002bc8:	462b      	mov	r3, r5
 8002bca:	f04f 0000 	mov.w	r0, #0
 8002bce:	f04f 0100 	mov.w	r1, #0
 8002bd2:	0159      	lsls	r1, r3, #5
 8002bd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bd8:	0150      	lsls	r0, r2, #5
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4621      	mov	r1, r4
 8002be0:	1a51      	subs	r1, r2, r1
 8002be2:	6139      	str	r1, [r7, #16]
 8002be4:	4629      	mov	r1, r5
 8002be6:	eb63 0301 	sbc.w	r3, r3, r1
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	f04f 0200 	mov.w	r2, #0
 8002bf0:	f04f 0300 	mov.w	r3, #0
 8002bf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bf8:	4659      	mov	r1, fp
 8002bfa:	018b      	lsls	r3, r1, #6
 8002bfc:	4651      	mov	r1, sl
 8002bfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c02:	4651      	mov	r1, sl
 8002c04:	018a      	lsls	r2, r1, #6
 8002c06:	4651      	mov	r1, sl
 8002c08:	ebb2 0801 	subs.w	r8, r2, r1
 8002c0c:	4659      	mov	r1, fp
 8002c0e:	eb63 0901 	sbc.w	r9, r3, r1
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	f04f 0300 	mov.w	r3, #0
 8002c1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c26:	4690      	mov	r8, r2
 8002c28:	4699      	mov	r9, r3
 8002c2a:	4623      	mov	r3, r4
 8002c2c:	eb18 0303 	adds.w	r3, r8, r3
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	462b      	mov	r3, r5
 8002c34:	eb49 0303 	adc.w	r3, r9, r3
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	f04f 0300 	mov.w	r3, #0
 8002c42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c46:	4629      	mov	r1, r5
 8002c48:	024b      	lsls	r3, r1, #9
 8002c4a:	4621      	mov	r1, r4
 8002c4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c50:	4621      	mov	r1, r4
 8002c52:	024a      	lsls	r2, r1, #9
 8002c54:	4610      	mov	r0, r2
 8002c56:	4619      	mov	r1, r3
 8002c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c64:	f7fd fb0c 	bl	8000280 <__aeabi_uldivmod>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c70:	e058      	b.n	8002d24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c72:	4b38      	ldr	r3, [pc, #224]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	099b      	lsrs	r3, r3, #6
 8002c78:	2200      	movs	r2, #0
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c82:	623b      	str	r3, [r7, #32]
 8002c84:	2300      	movs	r3, #0
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c8c:	4642      	mov	r2, r8
 8002c8e:	464b      	mov	r3, r9
 8002c90:	f04f 0000 	mov.w	r0, #0
 8002c94:	f04f 0100 	mov.w	r1, #0
 8002c98:	0159      	lsls	r1, r3, #5
 8002c9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c9e:	0150      	lsls	r0, r2, #5
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002caa:	4649      	mov	r1, r9
 8002cac:	eb63 0b01 	sbc.w	fp, r3, r1
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cc4:	ebb2 040a 	subs.w	r4, r2, sl
 8002cc8:	eb63 050b 	sbc.w	r5, r3, fp
 8002ccc:	f04f 0200 	mov.w	r2, #0
 8002cd0:	f04f 0300 	mov.w	r3, #0
 8002cd4:	00eb      	lsls	r3, r5, #3
 8002cd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cda:	00e2      	lsls	r2, r4, #3
 8002cdc:	4614      	mov	r4, r2
 8002cde:	461d      	mov	r5, r3
 8002ce0:	4643      	mov	r3, r8
 8002ce2:	18e3      	adds	r3, r4, r3
 8002ce4:	603b      	str	r3, [r7, #0]
 8002ce6:	464b      	mov	r3, r9
 8002ce8:	eb45 0303 	adc.w	r3, r5, r3
 8002cec:	607b      	str	r3, [r7, #4]
 8002cee:	f04f 0200 	mov.w	r2, #0
 8002cf2:	f04f 0300 	mov.w	r3, #0
 8002cf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cfa:	4629      	mov	r1, r5
 8002cfc:	028b      	lsls	r3, r1, #10
 8002cfe:	4621      	mov	r1, r4
 8002d00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d04:	4621      	mov	r1, r4
 8002d06:	028a      	lsls	r2, r1, #10
 8002d08:	4610      	mov	r0, r2
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d0e:	2200      	movs	r2, #0
 8002d10:	61bb      	str	r3, [r7, #24]
 8002d12:	61fa      	str	r2, [r7, #28]
 8002d14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d18:	f7fd fab2 	bl	8000280 <__aeabi_uldivmod>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4613      	mov	r3, r2
 8002d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d24:	4b0b      	ldr	r3, [pc, #44]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	3301      	adds	r3, #1
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d3e:	e002      	b.n	8002d46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d40:	4b05      	ldr	r3, [pc, #20]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3750      	adds	r7, #80	@ 0x50
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800
 8002d58:	00f42400 	.word	0x00f42400
 8002d5c:	007a1200 	.word	0x007a1200

08002d60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d64:	4b03      	ldr	r3, [pc, #12]	@ (8002d74 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d66:	681b      	ldr	r3, [r3, #0]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	20000000 	.word	0x20000000

08002d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d7c:	f7ff fff0 	bl	8002d60 <HAL_RCC_GetHCLKFreq>
 8002d80:	4602      	mov	r2, r0
 8002d82:	4b05      	ldr	r3, [pc, #20]	@ (8002d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	0a9b      	lsrs	r3, r3, #10
 8002d88:	f003 0307 	and.w	r3, r3, #7
 8002d8c:	4903      	ldr	r1, [pc, #12]	@ (8002d9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d8e:	5ccb      	ldrb	r3, [r1, r3]
 8002d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	080056b8 	.word	0x080056b8

08002da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002da4:	f7ff ffdc 	bl	8002d60 <HAL_RCC_GetHCLKFreq>
 8002da8:	4602      	mov	r2, r0
 8002daa:	4b05      	ldr	r3, [pc, #20]	@ (8002dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	0b5b      	lsrs	r3, r3, #13
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	4903      	ldr	r1, [pc, #12]	@ (8002dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002db6:	5ccb      	ldrb	r3, [r1, r3]
 8002db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	080056b8 	.word	0x080056b8

08002dc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e042      	b.n	8002e60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d106      	bne.n	8002df4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fd fdae 	bl	8000950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2224      	movs	r2, #36	@ 0x24
 8002df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f973 	bl	80030f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	691a      	ldr	r2, [r3, #16]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695a      	ldr	r2, [r3, #20]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08a      	sub	sp, #40	@ 0x28
 8002e6c:	af02      	add	r7, sp, #8
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	4613      	mov	r3, r2
 8002e76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b20      	cmp	r3, #32
 8002e86:	d175      	bne.n	8002f74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <HAL_UART_Transmit+0x2c>
 8002e8e:	88fb      	ldrh	r3, [r7, #6]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e06e      	b.n	8002f76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2221      	movs	r2, #33	@ 0x21
 8002ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ea6:	f7fd fefb 	bl	8000ca0 <HAL_GetTick>
 8002eaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	88fa      	ldrh	r2, [r7, #6]
 8002eb0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	88fa      	ldrh	r2, [r7, #6]
 8002eb6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ec0:	d108      	bne.n	8002ed4 <HAL_UART_Transmit+0x6c>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d104      	bne.n	8002ed4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	61bb      	str	r3, [r7, #24]
 8002ed2:	e003      	b.n	8002edc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002edc:	e02e      	b.n	8002f3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	2180      	movs	r1, #128	@ 0x80
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f000 f848 	bl	8002f7e <UART_WaitOnFlagUntilTimeout>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d005      	beq.n	8002f00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e03a      	b.n	8002f76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10b      	bne.n	8002f1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	3302      	adds	r3, #2
 8002f1a:	61bb      	str	r3, [r7, #24]
 8002f1c:	e007      	b.n	8002f2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	781a      	ldrb	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1cb      	bne.n	8002ede <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2140      	movs	r1, #64	@ 0x40
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f814 	bl	8002f7e <UART_WaitOnFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e006      	b.n	8002f76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e000      	b.n	8002f76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f74:	2302      	movs	r3, #2
  }
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3720      	adds	r7, #32
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	603b      	str	r3, [r7, #0]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f8e:	e03b      	b.n	8003008 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f96:	d037      	beq.n	8003008 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f98:	f7fd fe82 	bl	8000ca0 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	6a3a      	ldr	r2, [r7, #32]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d302      	bcc.n	8002fae <UART_WaitOnFlagUntilTimeout+0x30>
 8002fa8:	6a3b      	ldr	r3, [r7, #32]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e03a      	b.n	8003028 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d023      	beq.n	8003008 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b80      	cmp	r3, #128	@ 0x80
 8002fc4:	d020      	beq.n	8003008 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b40      	cmp	r3, #64	@ 0x40
 8002fca:	d01d      	beq.n	8003008 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d116      	bne.n	8003008 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 f81d 	bl	8003030 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2208      	movs	r2, #8
 8002ffa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e00f      	b.n	8003028 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	4013      	ands	r3, r2
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	429a      	cmp	r2, r3
 8003016:	bf0c      	ite	eq
 8003018:	2301      	moveq	r3, #1
 800301a:	2300      	movne	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	461a      	mov	r2, r3
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	429a      	cmp	r2, r3
 8003024:	d0b4      	beq.n	8002f90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003030:	b480      	push	{r7}
 8003032:	b095      	sub	sp, #84	@ 0x54
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	330c      	adds	r3, #12
 800303e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003042:	e853 3f00 	ldrex	r3, [r3]
 8003046:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800304e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	330c      	adds	r3, #12
 8003056:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003058:	643a      	str	r2, [r7, #64]	@ 0x40
 800305a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800305c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800305e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003060:	e841 2300 	strex	r3, r2, [r1]
 8003064:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1e5      	bne.n	8003038 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	3314      	adds	r3, #20
 8003072:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	e853 3f00 	ldrex	r3, [r3]
 800307a:	61fb      	str	r3, [r7, #28]
   return(result);
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	f023 0301 	bic.w	r3, r3, #1
 8003082:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	3314      	adds	r3, #20
 800308a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800308c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800308e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003090:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003092:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003094:	e841 2300 	strex	r3, r2, [r1]
 8003098:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800309a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e5      	bne.n	800306c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d119      	bne.n	80030dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	330c      	adds	r3, #12
 80030ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	e853 3f00 	ldrex	r3, [r3]
 80030b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	f023 0310 	bic.w	r3, r3, #16
 80030be:	647b      	str	r3, [r7, #68]	@ 0x44
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	330c      	adds	r3, #12
 80030c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030c8:	61ba      	str	r2, [r7, #24]
 80030ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030cc:	6979      	ldr	r1, [r7, #20]
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	e841 2300 	strex	r3, r2, [r1]
 80030d4:	613b      	str	r3, [r7, #16]
   return(result);
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1e5      	bne.n	80030a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2220      	movs	r2, #32
 80030e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80030ea:	bf00      	nop
 80030ec:	3754      	adds	r7, #84	@ 0x54
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030fc:	b0c0      	sub	sp, #256	@ 0x100
 80030fe:	af00      	add	r7, sp, #0
 8003100:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003114:	68d9      	ldr	r1, [r3, #12]
 8003116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	ea40 0301 	orr.w	r3, r0, r1
 8003120:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	431a      	orrs	r2, r3
 8003130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	431a      	orrs	r2, r3
 8003138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003150:	f021 010c 	bic.w	r1, r1, #12
 8003154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800315e:	430b      	orrs	r3, r1
 8003160:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800316e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003172:	6999      	ldr	r1, [r3, #24]
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	ea40 0301 	orr.w	r3, r0, r1
 800317e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	4b8f      	ldr	r3, [pc, #572]	@ (80033c4 <UART_SetConfig+0x2cc>)
 8003188:	429a      	cmp	r2, r3
 800318a:	d005      	beq.n	8003198 <UART_SetConfig+0xa0>
 800318c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4b8d      	ldr	r3, [pc, #564]	@ (80033c8 <UART_SetConfig+0x2d0>)
 8003194:	429a      	cmp	r2, r3
 8003196:	d104      	bne.n	80031a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003198:	f7ff fe02 	bl	8002da0 <HAL_RCC_GetPCLK2Freq>
 800319c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80031a0:	e003      	b.n	80031aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031a2:	f7ff fde9 	bl	8002d78 <HAL_RCC_GetPCLK1Freq>
 80031a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031b4:	f040 810c 	bne.w	80033d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031bc:	2200      	movs	r2, #0
 80031be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80031c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80031c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80031ca:	4622      	mov	r2, r4
 80031cc:	462b      	mov	r3, r5
 80031ce:	1891      	adds	r1, r2, r2
 80031d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80031d2:	415b      	adcs	r3, r3
 80031d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80031da:	4621      	mov	r1, r4
 80031dc:	eb12 0801 	adds.w	r8, r2, r1
 80031e0:	4629      	mov	r1, r5
 80031e2:	eb43 0901 	adc.w	r9, r3, r1
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	f04f 0300 	mov.w	r3, #0
 80031ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031fa:	4690      	mov	r8, r2
 80031fc:	4699      	mov	r9, r3
 80031fe:	4623      	mov	r3, r4
 8003200:	eb18 0303 	adds.w	r3, r8, r3
 8003204:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003208:	462b      	mov	r3, r5
 800320a:	eb49 0303 	adc.w	r3, r9, r3
 800320e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800321e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003222:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003226:	460b      	mov	r3, r1
 8003228:	18db      	adds	r3, r3, r3
 800322a:	653b      	str	r3, [r7, #80]	@ 0x50
 800322c:	4613      	mov	r3, r2
 800322e:	eb42 0303 	adc.w	r3, r2, r3
 8003232:	657b      	str	r3, [r7, #84]	@ 0x54
 8003234:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003238:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800323c:	f7fd f820 	bl	8000280 <__aeabi_uldivmod>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4b61      	ldr	r3, [pc, #388]	@ (80033cc <UART_SetConfig+0x2d4>)
 8003246:	fba3 2302 	umull	r2, r3, r3, r2
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	011c      	lsls	r4, r3, #4
 800324e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003252:	2200      	movs	r2, #0
 8003254:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003258:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800325c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003260:	4642      	mov	r2, r8
 8003262:	464b      	mov	r3, r9
 8003264:	1891      	adds	r1, r2, r2
 8003266:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003268:	415b      	adcs	r3, r3
 800326a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800326c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003270:	4641      	mov	r1, r8
 8003272:	eb12 0a01 	adds.w	sl, r2, r1
 8003276:	4649      	mov	r1, r9
 8003278:	eb43 0b01 	adc.w	fp, r3, r1
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003288:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800328c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003290:	4692      	mov	sl, r2
 8003292:	469b      	mov	fp, r3
 8003294:	4643      	mov	r3, r8
 8003296:	eb1a 0303 	adds.w	r3, sl, r3
 800329a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800329e:	464b      	mov	r3, r9
 80032a0:	eb4b 0303 	adc.w	r3, fp, r3
 80032a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80032b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80032bc:	460b      	mov	r3, r1
 80032be:	18db      	adds	r3, r3, r3
 80032c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80032c2:	4613      	mov	r3, r2
 80032c4:	eb42 0303 	adc.w	r3, r2, r3
 80032c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80032ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80032ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80032d2:	f7fc ffd5 	bl	8000280 <__aeabi_uldivmod>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	4611      	mov	r1, r2
 80032dc:	4b3b      	ldr	r3, [pc, #236]	@ (80033cc <UART_SetConfig+0x2d4>)
 80032de:	fba3 2301 	umull	r2, r3, r3, r1
 80032e2:	095b      	lsrs	r3, r3, #5
 80032e4:	2264      	movs	r2, #100	@ 0x64
 80032e6:	fb02 f303 	mul.w	r3, r2, r3
 80032ea:	1acb      	subs	r3, r1, r3
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80032f2:	4b36      	ldr	r3, [pc, #216]	@ (80033cc <UART_SetConfig+0x2d4>)
 80032f4:	fba3 2302 	umull	r2, r3, r3, r2
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003300:	441c      	add	r4, r3
 8003302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003306:	2200      	movs	r2, #0
 8003308:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800330c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003310:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003314:	4642      	mov	r2, r8
 8003316:	464b      	mov	r3, r9
 8003318:	1891      	adds	r1, r2, r2
 800331a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800331c:	415b      	adcs	r3, r3
 800331e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003320:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003324:	4641      	mov	r1, r8
 8003326:	1851      	adds	r1, r2, r1
 8003328:	6339      	str	r1, [r7, #48]	@ 0x30
 800332a:	4649      	mov	r1, r9
 800332c:	414b      	adcs	r3, r1
 800332e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	f04f 0300 	mov.w	r3, #0
 8003338:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800333c:	4659      	mov	r1, fp
 800333e:	00cb      	lsls	r3, r1, #3
 8003340:	4651      	mov	r1, sl
 8003342:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003346:	4651      	mov	r1, sl
 8003348:	00ca      	lsls	r2, r1, #3
 800334a:	4610      	mov	r0, r2
 800334c:	4619      	mov	r1, r3
 800334e:	4603      	mov	r3, r0
 8003350:	4642      	mov	r2, r8
 8003352:	189b      	adds	r3, r3, r2
 8003354:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003358:	464b      	mov	r3, r9
 800335a:	460a      	mov	r2, r1
 800335c:	eb42 0303 	adc.w	r3, r2, r3
 8003360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003370:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003374:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003378:	460b      	mov	r3, r1
 800337a:	18db      	adds	r3, r3, r3
 800337c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800337e:	4613      	mov	r3, r2
 8003380:	eb42 0303 	adc.w	r3, r2, r3
 8003384:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003386:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800338a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800338e:	f7fc ff77 	bl	8000280 <__aeabi_uldivmod>
 8003392:	4602      	mov	r2, r0
 8003394:	460b      	mov	r3, r1
 8003396:	4b0d      	ldr	r3, [pc, #52]	@ (80033cc <UART_SetConfig+0x2d4>)
 8003398:	fba3 1302 	umull	r1, r3, r3, r2
 800339c:	095b      	lsrs	r3, r3, #5
 800339e:	2164      	movs	r1, #100	@ 0x64
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	3332      	adds	r3, #50	@ 0x32
 80033aa:	4a08      	ldr	r2, [pc, #32]	@ (80033cc <UART_SetConfig+0x2d4>)
 80033ac:	fba2 2303 	umull	r2, r3, r2, r3
 80033b0:	095b      	lsrs	r3, r3, #5
 80033b2:	f003 0207 	and.w	r2, r3, #7
 80033b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4422      	add	r2, r4
 80033be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80033c0:	e106      	b.n	80035d0 <UART_SetConfig+0x4d8>
 80033c2:	bf00      	nop
 80033c4:	40011000 	.word	0x40011000
 80033c8:	40011400 	.word	0x40011400
 80033cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033d4:	2200      	movs	r2, #0
 80033d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80033de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80033e2:	4642      	mov	r2, r8
 80033e4:	464b      	mov	r3, r9
 80033e6:	1891      	adds	r1, r2, r2
 80033e8:	6239      	str	r1, [r7, #32]
 80033ea:	415b      	adcs	r3, r3
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80033ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033f2:	4641      	mov	r1, r8
 80033f4:	1854      	adds	r4, r2, r1
 80033f6:	4649      	mov	r1, r9
 80033f8:	eb43 0501 	adc.w	r5, r3, r1
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	f04f 0300 	mov.w	r3, #0
 8003404:	00eb      	lsls	r3, r5, #3
 8003406:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800340a:	00e2      	lsls	r2, r4, #3
 800340c:	4614      	mov	r4, r2
 800340e:	461d      	mov	r5, r3
 8003410:	4643      	mov	r3, r8
 8003412:	18e3      	adds	r3, r4, r3
 8003414:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003418:	464b      	mov	r3, r9
 800341a:	eb45 0303 	adc.w	r3, r5, r3
 800341e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800342e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	f04f 0300 	mov.w	r3, #0
 800343a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800343e:	4629      	mov	r1, r5
 8003440:	008b      	lsls	r3, r1, #2
 8003442:	4621      	mov	r1, r4
 8003444:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003448:	4621      	mov	r1, r4
 800344a:	008a      	lsls	r2, r1, #2
 800344c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003450:	f7fc ff16 	bl	8000280 <__aeabi_uldivmod>
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	4b60      	ldr	r3, [pc, #384]	@ (80035dc <UART_SetConfig+0x4e4>)
 800345a:	fba3 2302 	umull	r2, r3, r3, r2
 800345e:	095b      	lsrs	r3, r3, #5
 8003460:	011c      	lsls	r4, r3, #4
 8003462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003466:	2200      	movs	r2, #0
 8003468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800346c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003470:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003474:	4642      	mov	r2, r8
 8003476:	464b      	mov	r3, r9
 8003478:	1891      	adds	r1, r2, r2
 800347a:	61b9      	str	r1, [r7, #24]
 800347c:	415b      	adcs	r3, r3
 800347e:	61fb      	str	r3, [r7, #28]
 8003480:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003484:	4641      	mov	r1, r8
 8003486:	1851      	adds	r1, r2, r1
 8003488:	6139      	str	r1, [r7, #16]
 800348a:	4649      	mov	r1, r9
 800348c:	414b      	adcs	r3, r1
 800348e:	617b      	str	r3, [r7, #20]
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800349c:	4659      	mov	r1, fp
 800349e:	00cb      	lsls	r3, r1, #3
 80034a0:	4651      	mov	r1, sl
 80034a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034a6:	4651      	mov	r1, sl
 80034a8:	00ca      	lsls	r2, r1, #3
 80034aa:	4610      	mov	r0, r2
 80034ac:	4619      	mov	r1, r3
 80034ae:	4603      	mov	r3, r0
 80034b0:	4642      	mov	r2, r8
 80034b2:	189b      	adds	r3, r3, r2
 80034b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034b8:	464b      	mov	r3, r9
 80034ba:	460a      	mov	r2, r1
 80034bc:	eb42 0303 	adc.w	r3, r2, r3
 80034c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80034c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80034ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80034dc:	4649      	mov	r1, r9
 80034de:	008b      	lsls	r3, r1, #2
 80034e0:	4641      	mov	r1, r8
 80034e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034e6:	4641      	mov	r1, r8
 80034e8:	008a      	lsls	r2, r1, #2
 80034ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80034ee:	f7fc fec7 	bl	8000280 <__aeabi_uldivmod>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	4611      	mov	r1, r2
 80034f8:	4b38      	ldr	r3, [pc, #224]	@ (80035dc <UART_SetConfig+0x4e4>)
 80034fa:	fba3 2301 	umull	r2, r3, r3, r1
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	2264      	movs	r2, #100	@ 0x64
 8003502:	fb02 f303 	mul.w	r3, r2, r3
 8003506:	1acb      	subs	r3, r1, r3
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	3332      	adds	r3, #50	@ 0x32
 800350c:	4a33      	ldr	r2, [pc, #204]	@ (80035dc <UART_SetConfig+0x4e4>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003518:	441c      	add	r4, r3
 800351a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800351e:	2200      	movs	r2, #0
 8003520:	673b      	str	r3, [r7, #112]	@ 0x70
 8003522:	677a      	str	r2, [r7, #116]	@ 0x74
 8003524:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003528:	4642      	mov	r2, r8
 800352a:	464b      	mov	r3, r9
 800352c:	1891      	adds	r1, r2, r2
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	415b      	adcs	r3, r3
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003538:	4641      	mov	r1, r8
 800353a:	1851      	adds	r1, r2, r1
 800353c:	6039      	str	r1, [r7, #0]
 800353e:	4649      	mov	r1, r9
 8003540:	414b      	adcs	r3, r1
 8003542:	607b      	str	r3, [r7, #4]
 8003544:	f04f 0200 	mov.w	r2, #0
 8003548:	f04f 0300 	mov.w	r3, #0
 800354c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003550:	4659      	mov	r1, fp
 8003552:	00cb      	lsls	r3, r1, #3
 8003554:	4651      	mov	r1, sl
 8003556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800355a:	4651      	mov	r1, sl
 800355c:	00ca      	lsls	r2, r1, #3
 800355e:	4610      	mov	r0, r2
 8003560:	4619      	mov	r1, r3
 8003562:	4603      	mov	r3, r0
 8003564:	4642      	mov	r2, r8
 8003566:	189b      	adds	r3, r3, r2
 8003568:	66bb      	str	r3, [r7, #104]	@ 0x68
 800356a:	464b      	mov	r3, r9
 800356c:	460a      	mov	r2, r1
 800356e:	eb42 0303 	adc.w	r3, r2, r3
 8003572:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	663b      	str	r3, [r7, #96]	@ 0x60
 800357e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800358c:	4649      	mov	r1, r9
 800358e:	008b      	lsls	r3, r1, #2
 8003590:	4641      	mov	r1, r8
 8003592:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003596:	4641      	mov	r1, r8
 8003598:	008a      	lsls	r2, r1, #2
 800359a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800359e:	f7fc fe6f 	bl	8000280 <__aeabi_uldivmod>
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	4b0d      	ldr	r3, [pc, #52]	@ (80035dc <UART_SetConfig+0x4e4>)
 80035a8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ac:	095b      	lsrs	r3, r3, #5
 80035ae:	2164      	movs	r1, #100	@ 0x64
 80035b0:	fb01 f303 	mul.w	r3, r1, r3
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	3332      	adds	r3, #50	@ 0x32
 80035ba:	4a08      	ldr	r2, [pc, #32]	@ (80035dc <UART_SetConfig+0x4e4>)
 80035bc:	fba2 2303 	umull	r2, r3, r2, r3
 80035c0:	095b      	lsrs	r3, r3, #5
 80035c2:	f003 020f 	and.w	r2, r3, #15
 80035c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4422      	add	r2, r4
 80035ce:	609a      	str	r2, [r3, #8]
}
 80035d0:	bf00      	nop
 80035d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80035d6:	46bd      	mov	sp, r7
 80035d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035dc:	51eb851f 	.word	0x51eb851f

080035e0 <I2CwriteByte>:
static uint8_t I2CreadByte(uint8_t address, uint8_t subAddress);
static void    I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count);
static long meanDiff(int M);

static void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af02      	add	r7, sp, #8
 80035e6:	4603      	mov	r3, r0
 80035e8:	71fb      	strb	r3, [r7, #7]
 80035ea:	460b      	mov	r3, r1
 80035ec:	71bb      	strb	r3, [r7, #6]
 80035ee:	4613      	mov	r3, r2
 80035f0:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2] = { subAddress, data };
 80035f2:	79bb      	ldrb	r3, [r7, #6]
 80035f4:	733b      	strb	r3, [r7, #12]
 80035f6:	797b      	ldrb	r3, [r7, #5]
 80035f8:	737b      	strb	r3, [r7, #13]
    if(HAL_I2C_Master_Transmit(&hi2c1, address << 1, buf, 2, HAL_MAX_DELAY) != HAL_OK)
 80035fa:	79fb      	ldrb	r3, [r7, #7]
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	b299      	uxth	r1, r3
 8003602:	f107 020c 	add.w	r2, r7, #12
 8003606:	f04f 33ff 	mov.w	r3, #4294967295
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	2302      	movs	r3, #2
 800360e:	4806      	ldr	r0, [pc, #24]	@ (8003628 <I2CwriteByte+0x48>)
 8003610:	f7fd ff5e 	bl	80014d0 <HAL_I2C_Master_Transmit>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <I2CwriteByte+0x40>
    {
    	printf("I2C Write Error\r\n");
 800361a:	4804      	ldr	r0, [pc, #16]	@ (800362c <I2CwriteByte+0x4c>)
 800361c:	f000 ff92 	bl	8004544 <puts>
    }
}
 8003620:	bf00      	nop
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	20000084 	.word	0x20000084
 800362c:	08005220 	.word	0x08005220

08003630 <I2CreadByte>:


static uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af02      	add	r7, sp, #8
 8003636:	4603      	mov	r3, r0
 8003638:	460a      	mov	r2, r1
 800363a:	71fb      	strb	r3, [r7, #7]
 800363c:	4613      	mov	r3, r2
 800363e:	71bb      	strb	r3, [r7, #6]
    uint8_t data = 0;
 8003640:	2300      	movs	r3, #0
 8003642:	73fb      	strb	r3, [r7, #15]

    // Tell sensor which register to read
    if(HAL_I2C_Master_Transmit(&hi2c1, address << 1, &subAddress, 1, HAL_MAX_DELAY) != HAL_OK)
 8003644:	79fb      	ldrb	r3, [r7, #7]
 8003646:	b29b      	uxth	r3, r3
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	b299      	uxth	r1, r3
 800364c:	1dba      	adds	r2, r7, #6
 800364e:	f04f 33ff 	mov.w	r3, #4294967295
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	2301      	movs	r3, #1
 8003656:	480f      	ldr	r0, [pc, #60]	@ (8003694 <I2CreadByte+0x64>)
 8003658:	f7fd ff3a 	bl	80014d0 <HAL_I2C_Master_Transmit>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <I2CreadByte+0x36>
    {
    	return 0;
 8003662:	2300      	movs	r3, #0
 8003664:	e012      	b.n	800368c <I2CreadByte+0x5c>
    }

    // Read 1 byte
    if(HAL_I2C_Master_Receive(&hi2c1, address << 1, &data, 1, HAL_MAX_DELAY) != HAL_OK)
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	b29b      	uxth	r3, r3
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	b299      	uxth	r1, r3
 800366e:	f107 020f 	add.w	r2, r7, #15
 8003672:	f04f 33ff 	mov.w	r3, #4294967295
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	2301      	movs	r3, #1
 800367a:	4806      	ldr	r0, [pc, #24]	@ (8003694 <I2CreadByte+0x64>)
 800367c:	f7fe f826 	bl	80016cc <HAL_I2C_Master_Receive>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <I2CreadByte+0x5a>
    {
    	return 0;
 8003686:	2300      	movs	r3, #0
 8003688:	e000      	b.n	800368c <I2CreadByte+0x5c>
    }

    return data;
 800368a:	7bfb      	ldrb	r3, [r7, #15]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	20000084 	.word	0x20000084

08003698 <I2CreadBytes>:

static void I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t *dest, uint8_t count)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af02      	add	r7, sp, #8
 800369e:	603a      	str	r2, [r7, #0]
 80036a0:	461a      	mov	r2, r3
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
 80036a6:	460b      	mov	r3, r1
 80036a8:	71bb      	strb	r3, [r7, #6]
 80036aa:	4613      	mov	r3, r2
 80036ac:	717b      	strb	r3, [r7, #5]
    // Select starting register
    if(HAL_I2C_Master_Transmit(&hi2c1, address << 1, &subAddress, 1, HAL_MAX_DELAY) != HAL_OK)
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	b299      	uxth	r1, r3
 80036b6:	1dba      	adds	r2, r7, #6
 80036b8:	f04f 33ff 	mov.w	r3, #4294967295
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	2301      	movs	r3, #1
 80036c0:	480f      	ldr	r0, [pc, #60]	@ (8003700 <I2CreadBytes+0x68>)
 80036c2:	f7fd ff05 	bl	80014d0 <HAL_I2C_Master_Transmit>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <I2CreadBytes+0x3a>
    {
    	printf("I2C Write Error\r\n");
 80036cc:	480d      	ldr	r0, [pc, #52]	@ (8003704 <I2CreadBytes+0x6c>)
 80036ce:	f000 ff39 	bl	8004544 <puts>
    }

    // Read sequential bytes
    if(HAL_I2C_Master_Receive(&hi2c1, address << 1, dest, count, HAL_MAX_DELAY) != HAL_OK)
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	b299      	uxth	r1, r3
 80036da:	797b      	ldrb	r3, [r7, #5]
 80036dc:	b29b      	uxth	r3, r3
 80036de:	f04f 32ff 	mov.w	r2, #4294967295
 80036e2:	9200      	str	r2, [sp, #0]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	4806      	ldr	r0, [pc, #24]	@ (8003700 <I2CreadBytes+0x68>)
 80036e8:	f7fd fff0 	bl	80016cc <HAL_I2C_Master_Receive>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d002      	beq.n	80036f8 <I2CreadBytes+0x60>
    {
    	printf("I2C Read Error\r\n");
 80036f2:	4805      	ldr	r0, [pc, #20]	@ (8003708 <I2CreadBytes+0x70>)
 80036f4:	f000 ff26 	bl	8004544 <puts>
    }
}
 80036f8:	bf00      	nop
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20000084 	.word	0x20000084
 8003704:	08005220 	.word	0x08005220
 8003708:	08005234 	.word	0x08005234

0800370c <_write>:

int _write(int file, char *ptr, int len)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	b29a      	uxth	r2, r3
 800371c:	f04f 33ff 	mov.w	r3, #4294967295
 8003720:	68b9      	ldr	r1, [r7, #8]
 8003722:	4804      	ldr	r0, [pc, #16]	@ (8003734 <_write+0x28>)
 8003724:	f7ff fba0 	bl	8002e68 <HAL_UART_Transmit>
	return len;
 8003728:	687b      	ldr	r3, [r7, #4]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	200000d8 	.word	0x200000d8

08003738 <I2C_Scan>:

void I2C_Scan(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
    printf("Scanning I2C...\r\n");
 800373e:	4812      	ldr	r0, [pc, #72]	@ (8003788 <I2C_Scan+0x50>)
 8003740:	f000 ff00 	bl	8004544 <puts>

    for (uint8_t addr = 1; addr < 128; addr++)
 8003744:	2301      	movs	r3, #1
 8003746:	71fb      	strb	r3, [r7, #7]
 8003748:	e013      	b.n	8003772 <I2C_Scan+0x3a>
    {
        if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK)
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	b29b      	uxth	r3, r3
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	b299      	uxth	r1, r3
 8003752:	230a      	movs	r3, #10
 8003754:	2201      	movs	r2, #1
 8003756:	480d      	ldr	r0, [pc, #52]	@ (800378c <I2C_Scan+0x54>)
 8003758:	f7fe f9ea 	bl	8001b30 <HAL_I2C_IsDeviceReady>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <I2C_Scan+0x34>
        {
            printf("Found device at 0x%02X\r\n", addr);
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	4619      	mov	r1, r3
 8003766:	480a      	ldr	r0, [pc, #40]	@ (8003790 <I2C_Scan+0x58>)
 8003768:	f000 fe84 	bl	8004474 <iprintf>
    for (uint8_t addr = 1; addr < 128; addr++)
 800376c:	79fb      	ldrb	r3, [r7, #7]
 800376e:	3301      	adds	r3, #1
 8003770:	71fb      	strb	r3, [r7, #7]
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	2b00      	cmp	r3, #0
 8003778:	dae7      	bge.n	800374a <I2C_Scan+0x12>
        }
    }

    printf("Scan done.\r\n");
 800377a:	4806      	ldr	r0, [pc, #24]	@ (8003794 <I2C_Scan+0x5c>)
 800377c:	f000 fee2 	bl	8004544 <puts>
}
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	08005244 	.word	0x08005244
 800378c:	20000084 	.word	0x20000084
 8003790:	08005258 	.word	0x08005258
 8003794:	08005274 	.word	0x08005274

08003798 <MAX30100_setInterrupt>:
  reg = I2CreadByte(MAX30100_ADDRESS, MAX30100_MODE_CONFIG);
  reg = reg & 0xf8; // Set Mode to 000
  I2CwriteByte(MAX30100_ADDRESS, MAX30100_SPO2_CONFIG, reg | 0x03); // Mask MODE
}

void MAX30100_setInterrupt(interruptSource intsrc){
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	4603      	mov	r3, r0
 80037a0:	71fb      	strb	r3, [r7, #7]
  I2CwriteByte(MAX30100_ADDRESS, MAX30100_INT_ENABLE, ((intsrc + 1)<<4));
 80037a2:	79fb      	ldrb	r3, [r7, #7]
 80037a4:	3301      	adds	r3, #1
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	461a      	mov	r2, r3
 80037ae:	2101      	movs	r1, #1
 80037b0:	2057      	movs	r0, #87	@ 0x57
 80037b2:	f7ff ff15 	bl	80035e0 <I2CwriteByte>
  I2CreadByte(MAX30100_ADDRESS, MAX30100_INT_STATUS);
 80037b6:	2100      	movs	r1, #0
 80037b8:	2057      	movs	r0, #87	@ 0x57
 80037ba:	f7ff ff39 	bl	8003630 <I2CreadByte>
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
	...

080037c8 <MAX30100_readSensor>:
    uint8_t wrPtr = I2CreadByte(MAX30100_ADDRESS, MAX30100_FIFO_WR_PTR);
    uint8_t rdPtr = I2CreadByte(MAX30100_ADDRESS, MAX30100_FIFO_RD_PTR);
    return (abs( 16 + wrPtr - rdPtr ) % 16);
}

void MAX30100_readSensor(void){
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
  uint8_t temp[4] = {0};  // Temporary buffer for read values
 80037ce:	2300      	movs	r3, #0
 80037d0:	607b      	str	r3, [r7, #4]
  I2CreadBytes(MAX30100_ADDRESS, MAX30100_FIFO_DATA, &temp[0], 4);  // Read four times from the FIFO
 80037d2:	1d3a      	adds	r2, r7, #4
 80037d4:	2304      	movs	r3, #4
 80037d6:	2105      	movs	r1, #5
 80037d8:	2057      	movs	r0, #87	@ 0x57
 80037da:	f7ff ff5d 	bl	8003698 <I2CreadBytes>
  IR = (temp[0]<<8) | temp[1];    // Combine values to get the actual number
 80037de:	793b      	ldrb	r3, [r7, #4]
 80037e0:	b21b      	sxth	r3, r3
 80037e2:	021b      	lsls	r3, r3, #8
 80037e4:	b21a      	sxth	r2, r3
 80037e6:	797b      	ldrb	r3, [r7, #5]
 80037e8:	b21b      	sxth	r3, r3
 80037ea:	4313      	orrs	r3, r2
 80037ec:	b21b      	sxth	r3, r3
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	4b08      	ldr	r3, [pc, #32]	@ (8003814 <MAX30100_readSensor+0x4c>)
 80037f2:	801a      	strh	r2, [r3, #0]
  RED = (temp[2]<<8) | temp[3];   // Combine values to get the actual number
 80037f4:	79bb      	ldrb	r3, [r7, #6]
 80037f6:	b21b      	sxth	r3, r3
 80037f8:	021b      	lsls	r3, r3, #8
 80037fa:	b21a      	sxth	r2, r3
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	b21b      	sxth	r3, r3
 8003800:	4313      	orrs	r3, r2
 8003802:	b21b      	sxth	r3, r3
 8003804:	b29a      	uxth	r2, r3
 8003806:	4b04      	ldr	r3, [pc, #16]	@ (8003818 <MAX30100_readSensor+0x50>)
 8003808:	801a      	strh	r2, [r3, #0]
}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	2000012a 	.word	0x2000012a
 8003818:	2000012c 	.word	0x2000012c

0800381c <MAX30100_begin_custom>:

int MAX30100_getPartID(void){
  return I2CreadByte(MAX30100_ADDRESS, MAX30100_PART_ID);
}

void MAX30100_begin_custom(pulseWidth pw, ledCurrent ir, sampleRate sr){
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	71fb      	strb	r3, [r7, #7]
 8003826:	460b      	mov	r3, r1
 8003828:	71bb      	strb	r3, [r7, #6]
 800382a:	4613      	mov	r3, r2
 800382c:	717b      	strb	r3, [r7, #5]
  I2CwriteByte(MAX30100_ADDRESS, MAX30100_MODE_CONFIG, 0x02); // Heart rate only
 800382e:	2202      	movs	r2, #2
 8003830:	2106      	movs	r1, #6
 8003832:	2057      	movs	r0, #87	@ 0x57
 8003834:	f7ff fed4 	bl	80035e0 <I2CwriteByte>
  I2CwriteByte(MAX30100_ADDRESS, MAX30100_LED_CONFIG, ir);
 8003838:	79bb      	ldrb	r3, [r7, #6]
 800383a:	461a      	mov	r2, r3
 800383c:	2109      	movs	r1, #9
 800383e:	2057      	movs	r0, #87	@ 0x57
 8003840:	f7ff fece 	bl	80035e0 <I2CwriteByte>
  I2CwriteByte(MAX30100_ADDRESS, MAX30100_SPO2_CONFIG, (sr<<2)|pw);
 8003844:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	b25a      	sxtb	r2, r3
 800384c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003850:	4313      	orrs	r3, r2
 8003852:	b25b      	sxtb	r3, r3
 8003854:	b2db      	uxtb	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	2107      	movs	r1, #7
 800385a:	2057      	movs	r0, #87	@ 0x57
 800385c:	f7ff fec0 	bl	80035e0 <I2CwriteByte>

  printf("MAX30100 System Initialized Successfully...\r\n");
 8003860:	4803      	ldr	r0, [pc, #12]	@ (8003870 <MAX30100_begin_custom+0x54>)
 8003862:	f000 fe6f 	bl	8004544 <puts>
}
 8003866:	bf00      	nop
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	08005280 	.word	0x08005280

08003874 <MAX30100_begin_default>:

void MAX30100_begin_default()
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
	MAX30100_begin_custom(pw1600, i50, sr100);
 8003878:	2201      	movs	r2, #1
 800387a:	210e      	movs	r1, #14
 800387c:	2003      	movs	r0, #3
 800387e:	f7ff ffcd 	bl	800381c <MAX30100_begin_custom>
}
 8003882:	bf00      	nop
 8003884:	bd80      	pop	{r7, pc}
	...

08003888 <MAX30100_printRegisters>:

void MAX30100_printRegisters(void){
 8003888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800388a:	b089      	sub	sp, #36	@ 0x24
 800388c:	af06      	add	r7, sp, #24
	uint8_t val = I2CreadByte(MAX30100_ADDRESS, MAX30100_INT_STATUS);
 800388e:	2100      	movs	r1, #0
 8003890:	2057      	movs	r0, #87	@ 0x57
 8003892:	f7ff fecd 	bl	8003630 <I2CreadByte>
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
	printf("INT_STATUS: 0x%02X\r\n", val);
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	4619      	mov	r1, r3
 800389e:	48a4      	ldr	r0, [pc, #656]	@ (8003b30 <MAX30100_printRegisters+0x2a8>)
 80038a0:	f000 fde8 	bl	8004474 <iprintf>
	printf("INT_STATUS (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 80038a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	da01      	bge.n	80038b0 <MAX30100_printRegisters+0x28>
 80038ac:	2531      	movs	r5, #49	@ 0x31
 80038ae:	e000      	b.n	80038b2 <MAX30100_printRegisters+0x2a>
 80038b0:	2530      	movs	r5, #48	@ 0x30
 80038b2:	79fb      	ldrb	r3, [r7, #7]
 80038b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <MAX30100_printRegisters+0x38>
 80038bc:	2631      	movs	r6, #49	@ 0x31
 80038be:	e000      	b.n	80038c2 <MAX30100_printRegisters+0x3a>
 80038c0:	2630      	movs	r6, #48	@ 0x30
 80038c2:	79fb      	ldrb	r3, [r7, #7]
 80038c4:	f003 0320 	and.w	r3, r3, #32
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d002      	beq.n	80038d2 <MAX30100_printRegisters+0x4a>
 80038cc:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 80038d0:	e001      	b.n	80038d6 <MAX30100_printRegisters+0x4e>
 80038d2:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	f003 0310 	and.w	r3, r3, #16
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <MAX30100_printRegisters+0x5c>
 80038e0:	2331      	movs	r3, #49	@ 0x31
 80038e2:	e000      	b.n	80038e6 <MAX30100_printRegisters+0x5e>
 80038e4:	2330      	movs	r3, #48	@ 0x30
 80038e6:	79fa      	ldrb	r2, [r7, #7]
 80038e8:	f002 0208 	and.w	r2, r2, #8
 80038ec:	2a00      	cmp	r2, #0
 80038ee:	d001      	beq.n	80038f4 <MAX30100_printRegisters+0x6c>
 80038f0:	2231      	movs	r2, #49	@ 0x31
 80038f2:	e000      	b.n	80038f6 <MAX30100_printRegisters+0x6e>
 80038f4:	2230      	movs	r2, #48	@ 0x30
 80038f6:	79f9      	ldrb	r1, [r7, #7]
 80038f8:	f001 0104 	and.w	r1, r1, #4
 80038fc:	2900      	cmp	r1, #0
 80038fe:	d001      	beq.n	8003904 <MAX30100_printRegisters+0x7c>
 8003900:	2131      	movs	r1, #49	@ 0x31
 8003902:	e000      	b.n	8003906 <MAX30100_printRegisters+0x7e>
 8003904:	2130      	movs	r1, #48	@ 0x30
 8003906:	79f8      	ldrb	r0, [r7, #7]
 8003908:	f000 0002 	and.w	r0, r0, #2
 800390c:	2800      	cmp	r0, #0
 800390e:	d001      	beq.n	8003914 <MAX30100_printRegisters+0x8c>
 8003910:	2031      	movs	r0, #49	@ 0x31
 8003912:	e000      	b.n	8003916 <MAX30100_printRegisters+0x8e>
 8003914:	2030      	movs	r0, #48	@ 0x30
 8003916:	79fc      	ldrb	r4, [r7, #7]
 8003918:	f004 0401 	and.w	r4, r4, #1
 800391c:	2c00      	cmp	r4, #0
 800391e:	d001      	beq.n	8003924 <MAX30100_printRegisters+0x9c>
 8003920:	2431      	movs	r4, #49	@ 0x31
 8003922:	e000      	b.n	8003926 <MAX30100_printRegisters+0x9e>
 8003924:	2430      	movs	r4, #48	@ 0x30
 8003926:	9404      	str	r4, [sp, #16]
 8003928:	9003      	str	r0, [sp, #12]
 800392a:	9102      	str	r1, [sp, #8]
 800392c:	9201      	str	r2, [sp, #4]
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	4663      	mov	r3, ip
 8003932:	4632      	mov	r2, r6
 8003934:	4629      	mov	r1, r5
 8003936:	487f      	ldr	r0, [pc, #508]	@ (8003b34 <MAX30100_printRegisters+0x2ac>)
 8003938:	f000 fd9c 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_INT_ENABLE);
 800393c:	2101      	movs	r1, #1
 800393e:	2057      	movs	r0, #87	@ 0x57
 8003940:	f7ff fe76 	bl	8003630 <I2CreadByte>
 8003944:	4603      	mov	r3, r0
 8003946:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_INT_ENABLE: 0x%02X\r\n", val);
 8003948:	79fb      	ldrb	r3, [r7, #7]
 800394a:	4619      	mov	r1, r3
 800394c:	487a      	ldr	r0, [pc, #488]	@ (8003b38 <MAX30100_printRegisters+0x2b0>)
 800394e:	f000 fd91 	bl	8004474 <iprintf>
	printf("MAX30100_INT_ENABLE (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003956:	2b00      	cmp	r3, #0
 8003958:	da01      	bge.n	800395e <MAX30100_printRegisters+0xd6>
 800395a:	2531      	movs	r5, #49	@ 0x31
 800395c:	e000      	b.n	8003960 <MAX30100_printRegisters+0xd8>
 800395e:	2530      	movs	r5, #48	@ 0x30
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <MAX30100_printRegisters+0xe6>
 800396a:	2631      	movs	r6, #49	@ 0x31
 800396c:	e000      	b.n	8003970 <MAX30100_printRegisters+0xe8>
 800396e:	2630      	movs	r6, #48	@ 0x30
 8003970:	79fb      	ldrb	r3, [r7, #7]
 8003972:	f003 0320 	and.w	r3, r3, #32
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <MAX30100_printRegisters+0xf8>
 800397a:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 800397e:	e001      	b.n	8003984 <MAX30100_printRegisters+0xfc>
 8003980:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	f003 0310 	and.w	r3, r3, #16
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <MAX30100_printRegisters+0x10a>
 800398e:	2331      	movs	r3, #49	@ 0x31
 8003990:	e000      	b.n	8003994 <MAX30100_printRegisters+0x10c>
 8003992:	2330      	movs	r3, #48	@ 0x30
 8003994:	79fa      	ldrb	r2, [r7, #7]
 8003996:	f002 0208 	and.w	r2, r2, #8
 800399a:	2a00      	cmp	r2, #0
 800399c:	d001      	beq.n	80039a2 <MAX30100_printRegisters+0x11a>
 800399e:	2231      	movs	r2, #49	@ 0x31
 80039a0:	e000      	b.n	80039a4 <MAX30100_printRegisters+0x11c>
 80039a2:	2230      	movs	r2, #48	@ 0x30
 80039a4:	79f9      	ldrb	r1, [r7, #7]
 80039a6:	f001 0104 	and.w	r1, r1, #4
 80039aa:	2900      	cmp	r1, #0
 80039ac:	d001      	beq.n	80039b2 <MAX30100_printRegisters+0x12a>
 80039ae:	2131      	movs	r1, #49	@ 0x31
 80039b0:	e000      	b.n	80039b4 <MAX30100_printRegisters+0x12c>
 80039b2:	2130      	movs	r1, #48	@ 0x30
 80039b4:	79f8      	ldrb	r0, [r7, #7]
 80039b6:	f000 0002 	and.w	r0, r0, #2
 80039ba:	2800      	cmp	r0, #0
 80039bc:	d001      	beq.n	80039c2 <MAX30100_printRegisters+0x13a>
 80039be:	2031      	movs	r0, #49	@ 0x31
 80039c0:	e000      	b.n	80039c4 <MAX30100_printRegisters+0x13c>
 80039c2:	2030      	movs	r0, #48	@ 0x30
 80039c4:	79fc      	ldrb	r4, [r7, #7]
 80039c6:	f004 0401 	and.w	r4, r4, #1
 80039ca:	2c00      	cmp	r4, #0
 80039cc:	d001      	beq.n	80039d2 <MAX30100_printRegisters+0x14a>
 80039ce:	2431      	movs	r4, #49	@ 0x31
 80039d0:	e000      	b.n	80039d4 <MAX30100_printRegisters+0x14c>
 80039d2:	2430      	movs	r4, #48	@ 0x30
 80039d4:	9404      	str	r4, [sp, #16]
 80039d6:	9003      	str	r0, [sp, #12]
 80039d8:	9102      	str	r1, [sp, #8]
 80039da:	9201      	str	r2, [sp, #4]
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	4663      	mov	r3, ip
 80039e0:	4632      	mov	r2, r6
 80039e2:	4629      	mov	r1, r5
 80039e4:	4855      	ldr	r0, [pc, #340]	@ (8003b3c <MAX30100_printRegisters+0x2b4>)
 80039e6:	f000 fd45 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_FIFO_WR_PTR);
 80039ea:	2102      	movs	r1, #2
 80039ec:	2057      	movs	r0, #87	@ 0x57
 80039ee:	f7ff fe1f 	bl	8003630 <I2CreadByte>
 80039f2:	4603      	mov	r3, r0
 80039f4:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_FIFO_WR_PTR: 0x%02X\r\n", val);
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	4619      	mov	r1, r3
 80039fa:	4851      	ldr	r0, [pc, #324]	@ (8003b40 <MAX30100_printRegisters+0x2b8>)
 80039fc:	f000 fd3a 	bl	8004474 <iprintf>
	printf("MAX30100_FIFO_WR_PTR (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	da01      	bge.n	8003a0c <MAX30100_printRegisters+0x184>
 8003a08:	2531      	movs	r5, #49	@ 0x31
 8003a0a:	e000      	b.n	8003a0e <MAX30100_printRegisters+0x186>
 8003a0c:	2530      	movs	r5, #48	@ 0x30
 8003a0e:	79fb      	ldrb	r3, [r7, #7]
 8003a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <MAX30100_printRegisters+0x194>
 8003a18:	2631      	movs	r6, #49	@ 0x31
 8003a1a:	e000      	b.n	8003a1e <MAX30100_printRegisters+0x196>
 8003a1c:	2630      	movs	r6, #48	@ 0x30
 8003a1e:	79fb      	ldrb	r3, [r7, #7]
 8003a20:	f003 0320 	and.w	r3, r3, #32
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d002      	beq.n	8003a2e <MAX30100_printRegisters+0x1a6>
 8003a28:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003a2c:	e001      	b.n	8003a32 <MAX30100_printRegisters+0x1aa>
 8003a2e:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003a32:	79fb      	ldrb	r3, [r7, #7]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <MAX30100_printRegisters+0x1b8>
 8003a3c:	2331      	movs	r3, #49	@ 0x31
 8003a3e:	e000      	b.n	8003a42 <MAX30100_printRegisters+0x1ba>
 8003a40:	2330      	movs	r3, #48	@ 0x30
 8003a42:	79fa      	ldrb	r2, [r7, #7]
 8003a44:	f002 0208 	and.w	r2, r2, #8
 8003a48:	2a00      	cmp	r2, #0
 8003a4a:	d001      	beq.n	8003a50 <MAX30100_printRegisters+0x1c8>
 8003a4c:	2231      	movs	r2, #49	@ 0x31
 8003a4e:	e000      	b.n	8003a52 <MAX30100_printRegisters+0x1ca>
 8003a50:	2230      	movs	r2, #48	@ 0x30
 8003a52:	79f9      	ldrb	r1, [r7, #7]
 8003a54:	f001 0104 	and.w	r1, r1, #4
 8003a58:	2900      	cmp	r1, #0
 8003a5a:	d001      	beq.n	8003a60 <MAX30100_printRegisters+0x1d8>
 8003a5c:	2131      	movs	r1, #49	@ 0x31
 8003a5e:	e000      	b.n	8003a62 <MAX30100_printRegisters+0x1da>
 8003a60:	2130      	movs	r1, #48	@ 0x30
 8003a62:	79f8      	ldrb	r0, [r7, #7]
 8003a64:	f000 0002 	and.w	r0, r0, #2
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	d001      	beq.n	8003a70 <MAX30100_printRegisters+0x1e8>
 8003a6c:	2031      	movs	r0, #49	@ 0x31
 8003a6e:	e000      	b.n	8003a72 <MAX30100_printRegisters+0x1ea>
 8003a70:	2030      	movs	r0, #48	@ 0x30
 8003a72:	79fc      	ldrb	r4, [r7, #7]
 8003a74:	f004 0401 	and.w	r4, r4, #1
 8003a78:	2c00      	cmp	r4, #0
 8003a7a:	d001      	beq.n	8003a80 <MAX30100_printRegisters+0x1f8>
 8003a7c:	2431      	movs	r4, #49	@ 0x31
 8003a7e:	e000      	b.n	8003a82 <MAX30100_printRegisters+0x1fa>
 8003a80:	2430      	movs	r4, #48	@ 0x30
 8003a82:	9404      	str	r4, [sp, #16]
 8003a84:	9003      	str	r0, [sp, #12]
 8003a86:	9102      	str	r1, [sp, #8]
 8003a88:	9201      	str	r2, [sp, #4]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	4663      	mov	r3, ip
 8003a8e:	4632      	mov	r2, r6
 8003a90:	4629      	mov	r1, r5
 8003a92:	482c      	ldr	r0, [pc, #176]	@ (8003b44 <MAX30100_printRegisters+0x2bc>)
 8003a94:	f000 fcee 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_OVRFLOW_CTR);
 8003a98:	2103      	movs	r1, #3
 8003a9a:	2057      	movs	r0, #87	@ 0x57
 8003a9c:	f7ff fdc8 	bl	8003630 <I2CreadByte>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_OVRFLOW_CTR: 0x%02X\r\n", val);
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	4827      	ldr	r0, [pc, #156]	@ (8003b48 <MAX30100_printRegisters+0x2c0>)
 8003aaa:	f000 fce3 	bl	8004474 <iprintf>
	printf("MAX30100_OVRFLOW_CTR (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	da01      	bge.n	8003aba <MAX30100_printRegisters+0x232>
 8003ab6:	2531      	movs	r5, #49	@ 0x31
 8003ab8:	e000      	b.n	8003abc <MAX30100_printRegisters+0x234>
 8003aba:	2530      	movs	r5, #48	@ 0x30
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <MAX30100_printRegisters+0x242>
 8003ac6:	2631      	movs	r6, #49	@ 0x31
 8003ac8:	e000      	b.n	8003acc <MAX30100_printRegisters+0x244>
 8003aca:	2630      	movs	r6, #48	@ 0x30
 8003acc:	79fb      	ldrb	r3, [r7, #7]
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <MAX30100_printRegisters+0x254>
 8003ad6:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003ada:	e001      	b.n	8003ae0 <MAX30100_printRegisters+0x258>
 8003adc:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003ae0:	79fb      	ldrb	r3, [r7, #7]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <MAX30100_printRegisters+0x266>
 8003aea:	2331      	movs	r3, #49	@ 0x31
 8003aec:	e000      	b.n	8003af0 <MAX30100_printRegisters+0x268>
 8003aee:	2330      	movs	r3, #48	@ 0x30
 8003af0:	79fa      	ldrb	r2, [r7, #7]
 8003af2:	f002 0208 	and.w	r2, r2, #8
 8003af6:	2a00      	cmp	r2, #0
 8003af8:	d001      	beq.n	8003afe <MAX30100_printRegisters+0x276>
 8003afa:	2231      	movs	r2, #49	@ 0x31
 8003afc:	e000      	b.n	8003b00 <MAX30100_printRegisters+0x278>
 8003afe:	2230      	movs	r2, #48	@ 0x30
 8003b00:	79f9      	ldrb	r1, [r7, #7]
 8003b02:	f001 0104 	and.w	r1, r1, #4
 8003b06:	2900      	cmp	r1, #0
 8003b08:	d001      	beq.n	8003b0e <MAX30100_printRegisters+0x286>
 8003b0a:	2131      	movs	r1, #49	@ 0x31
 8003b0c:	e000      	b.n	8003b10 <MAX30100_printRegisters+0x288>
 8003b0e:	2130      	movs	r1, #48	@ 0x30
 8003b10:	79f8      	ldrb	r0, [r7, #7]
 8003b12:	f000 0002 	and.w	r0, r0, #2
 8003b16:	2800      	cmp	r0, #0
 8003b18:	d001      	beq.n	8003b1e <MAX30100_printRegisters+0x296>
 8003b1a:	2031      	movs	r0, #49	@ 0x31
 8003b1c:	e000      	b.n	8003b20 <MAX30100_printRegisters+0x298>
 8003b1e:	2030      	movs	r0, #48	@ 0x30
 8003b20:	79fc      	ldrb	r4, [r7, #7]
 8003b22:	f004 0401 	and.w	r4, r4, #1
 8003b26:	2c00      	cmp	r4, #0
 8003b28:	d010      	beq.n	8003b4c <MAX30100_printRegisters+0x2c4>
 8003b2a:	2431      	movs	r4, #49	@ 0x31
 8003b2c:	e00f      	b.n	8003b4e <MAX30100_printRegisters+0x2c6>
 8003b2e:	bf00      	nop
 8003b30:	080052b0 	.word	0x080052b0
 8003b34:	080052c8 	.word	0x080052c8
 8003b38:	080052f0 	.word	0x080052f0
 8003b3c:	08005310 	.word	0x08005310
 8003b40:	08005340 	.word	0x08005340
 8003b44:	08005360 	.word	0x08005360
 8003b48:	08005390 	.word	0x08005390
 8003b4c:	2430      	movs	r4, #48	@ 0x30
 8003b4e:	9404      	str	r4, [sp, #16]
 8003b50:	9003      	str	r0, [sp, #12]
 8003b52:	9102      	str	r1, [sp, #8]
 8003b54:	9201      	str	r2, [sp, #4]
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	4663      	mov	r3, ip
 8003b5a:	4632      	mov	r2, r6
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	48a9      	ldr	r0, [pc, #676]	@ (8003e04 <MAX30100_printRegisters+0x57c>)
 8003b60:	f000 fc88 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_FIFO_RD_PTR);
 8003b64:	2104      	movs	r1, #4
 8003b66:	2057      	movs	r0, #87	@ 0x57
 8003b68:	f7ff fd62 	bl	8003630 <I2CreadByte>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_FIFO_RD_PTR: 0x%02X\r\n", val);
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	4619      	mov	r1, r3
 8003b74:	48a4      	ldr	r0, [pc, #656]	@ (8003e08 <MAX30100_printRegisters+0x580>)
 8003b76:	f000 fc7d 	bl	8004474 <iprintf>
	printf("MAX30100_FIFO_RD_PTR (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	da01      	bge.n	8003b86 <MAX30100_printRegisters+0x2fe>
 8003b82:	2531      	movs	r5, #49	@ 0x31
 8003b84:	e000      	b.n	8003b88 <MAX30100_printRegisters+0x300>
 8003b86:	2530      	movs	r5, #48	@ 0x30
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <MAX30100_printRegisters+0x30e>
 8003b92:	2631      	movs	r6, #49	@ 0x31
 8003b94:	e000      	b.n	8003b98 <MAX30100_printRegisters+0x310>
 8003b96:	2630      	movs	r6, #48	@ 0x30
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	f003 0320 	and.w	r3, r3, #32
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <MAX30100_printRegisters+0x320>
 8003ba2:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003ba6:	e001      	b.n	8003bac <MAX30100_printRegisters+0x324>
 8003ba8:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003bac:	79fb      	ldrb	r3, [r7, #7]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <MAX30100_printRegisters+0x332>
 8003bb6:	2331      	movs	r3, #49	@ 0x31
 8003bb8:	e000      	b.n	8003bbc <MAX30100_printRegisters+0x334>
 8003bba:	2330      	movs	r3, #48	@ 0x30
 8003bbc:	79fa      	ldrb	r2, [r7, #7]
 8003bbe:	f002 0208 	and.w	r2, r2, #8
 8003bc2:	2a00      	cmp	r2, #0
 8003bc4:	d001      	beq.n	8003bca <MAX30100_printRegisters+0x342>
 8003bc6:	2231      	movs	r2, #49	@ 0x31
 8003bc8:	e000      	b.n	8003bcc <MAX30100_printRegisters+0x344>
 8003bca:	2230      	movs	r2, #48	@ 0x30
 8003bcc:	79f9      	ldrb	r1, [r7, #7]
 8003bce:	f001 0104 	and.w	r1, r1, #4
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d001      	beq.n	8003bda <MAX30100_printRegisters+0x352>
 8003bd6:	2131      	movs	r1, #49	@ 0x31
 8003bd8:	e000      	b.n	8003bdc <MAX30100_printRegisters+0x354>
 8003bda:	2130      	movs	r1, #48	@ 0x30
 8003bdc:	79f8      	ldrb	r0, [r7, #7]
 8003bde:	f000 0002 	and.w	r0, r0, #2
 8003be2:	2800      	cmp	r0, #0
 8003be4:	d001      	beq.n	8003bea <MAX30100_printRegisters+0x362>
 8003be6:	2031      	movs	r0, #49	@ 0x31
 8003be8:	e000      	b.n	8003bec <MAX30100_printRegisters+0x364>
 8003bea:	2030      	movs	r0, #48	@ 0x30
 8003bec:	79fc      	ldrb	r4, [r7, #7]
 8003bee:	f004 0401 	and.w	r4, r4, #1
 8003bf2:	2c00      	cmp	r4, #0
 8003bf4:	d001      	beq.n	8003bfa <MAX30100_printRegisters+0x372>
 8003bf6:	2431      	movs	r4, #49	@ 0x31
 8003bf8:	e000      	b.n	8003bfc <MAX30100_printRegisters+0x374>
 8003bfa:	2430      	movs	r4, #48	@ 0x30
 8003bfc:	9404      	str	r4, [sp, #16]
 8003bfe:	9003      	str	r0, [sp, #12]
 8003c00:	9102      	str	r1, [sp, #8]
 8003c02:	9201      	str	r2, [sp, #4]
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	4663      	mov	r3, ip
 8003c08:	4632      	mov	r2, r6
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	487f      	ldr	r0, [pc, #508]	@ (8003e0c <MAX30100_printRegisters+0x584>)
 8003c0e:	f000 fc31 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_FIFO_DATA);
 8003c12:	2105      	movs	r1, #5
 8003c14:	2057      	movs	r0, #87	@ 0x57
 8003c16:	f7ff fd0b 	bl	8003630 <I2CreadByte>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_FIFO_DATA: 0x%02X\r\n", val);
 8003c1e:	79fb      	ldrb	r3, [r7, #7]
 8003c20:	4619      	mov	r1, r3
 8003c22:	487b      	ldr	r0, [pc, #492]	@ (8003e10 <MAX30100_printRegisters+0x588>)
 8003c24:	f000 fc26 	bl	8004474 <iprintf>
	printf("MAX30100_FIFO_DATA (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	da01      	bge.n	8003c34 <MAX30100_printRegisters+0x3ac>
 8003c30:	2531      	movs	r5, #49	@ 0x31
 8003c32:	e000      	b.n	8003c36 <MAX30100_printRegisters+0x3ae>
 8003c34:	2530      	movs	r5, #48	@ 0x30
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <MAX30100_printRegisters+0x3bc>
 8003c40:	2631      	movs	r6, #49	@ 0x31
 8003c42:	e000      	b.n	8003c46 <MAX30100_printRegisters+0x3be>
 8003c44:	2630      	movs	r6, #48	@ 0x30
 8003c46:	79fb      	ldrb	r3, [r7, #7]
 8003c48:	f003 0320 	and.w	r3, r3, #32
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <MAX30100_printRegisters+0x3ce>
 8003c50:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003c54:	e001      	b.n	8003c5a <MAX30100_printRegisters+0x3d2>
 8003c56:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	f003 0310 	and.w	r3, r3, #16
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <MAX30100_printRegisters+0x3e0>
 8003c64:	2331      	movs	r3, #49	@ 0x31
 8003c66:	e000      	b.n	8003c6a <MAX30100_printRegisters+0x3e2>
 8003c68:	2330      	movs	r3, #48	@ 0x30
 8003c6a:	79fa      	ldrb	r2, [r7, #7]
 8003c6c:	f002 0208 	and.w	r2, r2, #8
 8003c70:	2a00      	cmp	r2, #0
 8003c72:	d001      	beq.n	8003c78 <MAX30100_printRegisters+0x3f0>
 8003c74:	2231      	movs	r2, #49	@ 0x31
 8003c76:	e000      	b.n	8003c7a <MAX30100_printRegisters+0x3f2>
 8003c78:	2230      	movs	r2, #48	@ 0x30
 8003c7a:	79f9      	ldrb	r1, [r7, #7]
 8003c7c:	f001 0104 	and.w	r1, r1, #4
 8003c80:	2900      	cmp	r1, #0
 8003c82:	d001      	beq.n	8003c88 <MAX30100_printRegisters+0x400>
 8003c84:	2131      	movs	r1, #49	@ 0x31
 8003c86:	e000      	b.n	8003c8a <MAX30100_printRegisters+0x402>
 8003c88:	2130      	movs	r1, #48	@ 0x30
 8003c8a:	79f8      	ldrb	r0, [r7, #7]
 8003c8c:	f000 0002 	and.w	r0, r0, #2
 8003c90:	2800      	cmp	r0, #0
 8003c92:	d001      	beq.n	8003c98 <MAX30100_printRegisters+0x410>
 8003c94:	2031      	movs	r0, #49	@ 0x31
 8003c96:	e000      	b.n	8003c9a <MAX30100_printRegisters+0x412>
 8003c98:	2030      	movs	r0, #48	@ 0x30
 8003c9a:	79fc      	ldrb	r4, [r7, #7]
 8003c9c:	f004 0401 	and.w	r4, r4, #1
 8003ca0:	2c00      	cmp	r4, #0
 8003ca2:	d001      	beq.n	8003ca8 <MAX30100_printRegisters+0x420>
 8003ca4:	2431      	movs	r4, #49	@ 0x31
 8003ca6:	e000      	b.n	8003caa <MAX30100_printRegisters+0x422>
 8003ca8:	2430      	movs	r4, #48	@ 0x30
 8003caa:	9404      	str	r4, [sp, #16]
 8003cac:	9003      	str	r0, [sp, #12]
 8003cae:	9102      	str	r1, [sp, #8]
 8003cb0:	9201      	str	r2, [sp, #4]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	4663      	mov	r3, ip
 8003cb6:	4632      	mov	r2, r6
 8003cb8:	4629      	mov	r1, r5
 8003cba:	4856      	ldr	r0, [pc, #344]	@ (8003e14 <MAX30100_printRegisters+0x58c>)
 8003cbc:	f000 fbda 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_MODE_CONFIG);
 8003cc0:	2106      	movs	r1, #6
 8003cc2:	2057      	movs	r0, #87	@ 0x57
 8003cc4:	f7ff fcb4 	bl	8003630 <I2CreadByte>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_MODE_CONFIG: 0x%02X\r\n", val);
 8003ccc:	79fb      	ldrb	r3, [r7, #7]
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4851      	ldr	r0, [pc, #324]	@ (8003e18 <MAX30100_printRegisters+0x590>)
 8003cd2:	f000 fbcf 	bl	8004474 <iprintf>
	printf("MAX30100_MODE_CONFIG (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	da01      	bge.n	8003ce2 <MAX30100_printRegisters+0x45a>
 8003cde:	2531      	movs	r5, #49	@ 0x31
 8003ce0:	e000      	b.n	8003ce4 <MAX30100_printRegisters+0x45c>
 8003ce2:	2530      	movs	r5, #48	@ 0x30
 8003ce4:	79fb      	ldrb	r3, [r7, #7]
 8003ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <MAX30100_printRegisters+0x46a>
 8003cee:	2631      	movs	r6, #49	@ 0x31
 8003cf0:	e000      	b.n	8003cf4 <MAX30100_printRegisters+0x46c>
 8003cf2:	2630      	movs	r6, #48	@ 0x30
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	f003 0320 	and.w	r3, r3, #32
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <MAX30100_printRegisters+0x47c>
 8003cfe:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003d02:	e001      	b.n	8003d08 <MAX30100_printRegisters+0x480>
 8003d04:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <MAX30100_printRegisters+0x48e>
 8003d12:	2331      	movs	r3, #49	@ 0x31
 8003d14:	e000      	b.n	8003d18 <MAX30100_printRegisters+0x490>
 8003d16:	2330      	movs	r3, #48	@ 0x30
 8003d18:	79fa      	ldrb	r2, [r7, #7]
 8003d1a:	f002 0208 	and.w	r2, r2, #8
 8003d1e:	2a00      	cmp	r2, #0
 8003d20:	d001      	beq.n	8003d26 <MAX30100_printRegisters+0x49e>
 8003d22:	2231      	movs	r2, #49	@ 0x31
 8003d24:	e000      	b.n	8003d28 <MAX30100_printRegisters+0x4a0>
 8003d26:	2230      	movs	r2, #48	@ 0x30
 8003d28:	79f9      	ldrb	r1, [r7, #7]
 8003d2a:	f001 0104 	and.w	r1, r1, #4
 8003d2e:	2900      	cmp	r1, #0
 8003d30:	d001      	beq.n	8003d36 <MAX30100_printRegisters+0x4ae>
 8003d32:	2131      	movs	r1, #49	@ 0x31
 8003d34:	e000      	b.n	8003d38 <MAX30100_printRegisters+0x4b0>
 8003d36:	2130      	movs	r1, #48	@ 0x30
 8003d38:	79f8      	ldrb	r0, [r7, #7]
 8003d3a:	f000 0002 	and.w	r0, r0, #2
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	d001      	beq.n	8003d46 <MAX30100_printRegisters+0x4be>
 8003d42:	2031      	movs	r0, #49	@ 0x31
 8003d44:	e000      	b.n	8003d48 <MAX30100_printRegisters+0x4c0>
 8003d46:	2030      	movs	r0, #48	@ 0x30
 8003d48:	79fc      	ldrb	r4, [r7, #7]
 8003d4a:	f004 0401 	and.w	r4, r4, #1
 8003d4e:	2c00      	cmp	r4, #0
 8003d50:	d001      	beq.n	8003d56 <MAX30100_printRegisters+0x4ce>
 8003d52:	2431      	movs	r4, #49	@ 0x31
 8003d54:	e000      	b.n	8003d58 <MAX30100_printRegisters+0x4d0>
 8003d56:	2430      	movs	r4, #48	@ 0x30
 8003d58:	9404      	str	r4, [sp, #16]
 8003d5a:	9003      	str	r0, [sp, #12]
 8003d5c:	9102      	str	r1, [sp, #8]
 8003d5e:	9201      	str	r2, [sp, #4]
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	4663      	mov	r3, ip
 8003d64:	4632      	mov	r2, r6
 8003d66:	4629      	mov	r1, r5
 8003d68:	482c      	ldr	r0, [pc, #176]	@ (8003e1c <MAX30100_printRegisters+0x594>)
 8003d6a:	f000 fb83 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_SPO2_CONFIG);
 8003d6e:	2107      	movs	r1, #7
 8003d70:	2057      	movs	r0, #87	@ 0x57
 8003d72:	f7ff fc5d 	bl	8003630 <I2CreadByte>
 8003d76:	4603      	mov	r3, r0
 8003d78:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_SPO2_CONFIG: 0x%02X\r\n", val);
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4828      	ldr	r0, [pc, #160]	@ (8003e20 <MAX30100_printRegisters+0x598>)
 8003d80:	f000 fb78 	bl	8004474 <iprintf>
	printf("MAX30100_SPO2_CONFIG (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	da01      	bge.n	8003d90 <MAX30100_printRegisters+0x508>
 8003d8c:	2531      	movs	r5, #49	@ 0x31
 8003d8e:	e000      	b.n	8003d92 <MAX30100_printRegisters+0x50a>
 8003d90:	2530      	movs	r5, #48	@ 0x30
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <MAX30100_printRegisters+0x518>
 8003d9c:	2631      	movs	r6, #49	@ 0x31
 8003d9e:	e000      	b.n	8003da2 <MAX30100_printRegisters+0x51a>
 8003da0:	2630      	movs	r6, #48	@ 0x30
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	f003 0320 	and.w	r3, r3, #32
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <MAX30100_printRegisters+0x52a>
 8003dac:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003db0:	e001      	b.n	8003db6 <MAX30100_printRegisters+0x52e>
 8003db2:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	f003 0310 	and.w	r3, r3, #16
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <MAX30100_printRegisters+0x53c>
 8003dc0:	2331      	movs	r3, #49	@ 0x31
 8003dc2:	e000      	b.n	8003dc6 <MAX30100_printRegisters+0x53e>
 8003dc4:	2330      	movs	r3, #48	@ 0x30
 8003dc6:	79fa      	ldrb	r2, [r7, #7]
 8003dc8:	f002 0208 	and.w	r2, r2, #8
 8003dcc:	2a00      	cmp	r2, #0
 8003dce:	d001      	beq.n	8003dd4 <MAX30100_printRegisters+0x54c>
 8003dd0:	2231      	movs	r2, #49	@ 0x31
 8003dd2:	e000      	b.n	8003dd6 <MAX30100_printRegisters+0x54e>
 8003dd4:	2230      	movs	r2, #48	@ 0x30
 8003dd6:	79f9      	ldrb	r1, [r7, #7]
 8003dd8:	f001 0104 	and.w	r1, r1, #4
 8003ddc:	2900      	cmp	r1, #0
 8003dde:	d001      	beq.n	8003de4 <MAX30100_printRegisters+0x55c>
 8003de0:	2131      	movs	r1, #49	@ 0x31
 8003de2:	e000      	b.n	8003de6 <MAX30100_printRegisters+0x55e>
 8003de4:	2130      	movs	r1, #48	@ 0x30
 8003de6:	79f8      	ldrb	r0, [r7, #7]
 8003de8:	f000 0002 	and.w	r0, r0, #2
 8003dec:	2800      	cmp	r0, #0
 8003dee:	d001      	beq.n	8003df4 <MAX30100_printRegisters+0x56c>
 8003df0:	2031      	movs	r0, #49	@ 0x31
 8003df2:	e000      	b.n	8003df6 <MAX30100_printRegisters+0x56e>
 8003df4:	2030      	movs	r0, #48	@ 0x30
 8003df6:	79fc      	ldrb	r4, [r7, #7]
 8003df8:	f004 0401 	and.w	r4, r4, #1
 8003dfc:	2c00      	cmp	r4, #0
 8003dfe:	d011      	beq.n	8003e24 <MAX30100_printRegisters+0x59c>
 8003e00:	2431      	movs	r4, #49	@ 0x31
 8003e02:	e010      	b.n	8003e26 <MAX30100_printRegisters+0x59e>
 8003e04:	080053b0 	.word	0x080053b0
 8003e08:	080053e0 	.word	0x080053e0
 8003e0c:	08005400 	.word	0x08005400
 8003e10:	08005430 	.word	0x08005430
 8003e14:	08005450 	.word	0x08005450
 8003e18:	08005480 	.word	0x08005480
 8003e1c:	080054a0 	.word	0x080054a0
 8003e20:	080054d0 	.word	0x080054d0
 8003e24:	2430      	movs	r4, #48	@ 0x30
 8003e26:	9404      	str	r4, [sp, #16]
 8003e28:	9003      	str	r0, [sp, #12]
 8003e2a:	9102      	str	r1, [sp, #8]
 8003e2c:	9201      	str	r2, [sp, #4]
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	4663      	mov	r3, ip
 8003e32:	4632      	mov	r2, r6
 8003e34:	4629      	mov	r1, r5
 8003e36:	48a9      	ldr	r0, [pc, #676]	@ (80040dc <MAX30100_printRegisters+0x854>)
 8003e38:	f000 fb1c 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_LED_CONFIG);
 8003e3c:	2109      	movs	r1, #9
 8003e3e:	2057      	movs	r0, #87	@ 0x57
 8003e40:	f7ff fbf6 	bl	8003630 <I2CreadByte>
 8003e44:	4603      	mov	r3, r0
 8003e46:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_LED_CONFIG: 0x%02X\r\n", val);
 8003e48:	79fb      	ldrb	r3, [r7, #7]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	48a4      	ldr	r0, [pc, #656]	@ (80040e0 <MAX30100_printRegisters+0x858>)
 8003e4e:	f000 fb11 	bl	8004474 <iprintf>
	printf("MAX30100_LED_CONFIG (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	da01      	bge.n	8003e5e <MAX30100_printRegisters+0x5d6>
 8003e5a:	2531      	movs	r5, #49	@ 0x31
 8003e5c:	e000      	b.n	8003e60 <MAX30100_printRegisters+0x5d8>
 8003e5e:	2530      	movs	r5, #48	@ 0x30
 8003e60:	79fb      	ldrb	r3, [r7, #7]
 8003e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <MAX30100_printRegisters+0x5e6>
 8003e6a:	2631      	movs	r6, #49	@ 0x31
 8003e6c:	e000      	b.n	8003e70 <MAX30100_printRegisters+0x5e8>
 8003e6e:	2630      	movs	r6, #48	@ 0x30
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	f003 0320 	and.w	r3, r3, #32
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <MAX30100_printRegisters+0x5f8>
 8003e7a:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003e7e:	e001      	b.n	8003e84 <MAX30100_printRegisters+0x5fc>
 8003e80:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003e84:	79fb      	ldrb	r3, [r7, #7]
 8003e86:	f003 0310 	and.w	r3, r3, #16
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <MAX30100_printRegisters+0x60a>
 8003e8e:	2331      	movs	r3, #49	@ 0x31
 8003e90:	e000      	b.n	8003e94 <MAX30100_printRegisters+0x60c>
 8003e92:	2330      	movs	r3, #48	@ 0x30
 8003e94:	79fa      	ldrb	r2, [r7, #7]
 8003e96:	f002 0208 	and.w	r2, r2, #8
 8003e9a:	2a00      	cmp	r2, #0
 8003e9c:	d001      	beq.n	8003ea2 <MAX30100_printRegisters+0x61a>
 8003e9e:	2231      	movs	r2, #49	@ 0x31
 8003ea0:	e000      	b.n	8003ea4 <MAX30100_printRegisters+0x61c>
 8003ea2:	2230      	movs	r2, #48	@ 0x30
 8003ea4:	79f9      	ldrb	r1, [r7, #7]
 8003ea6:	f001 0104 	and.w	r1, r1, #4
 8003eaa:	2900      	cmp	r1, #0
 8003eac:	d001      	beq.n	8003eb2 <MAX30100_printRegisters+0x62a>
 8003eae:	2131      	movs	r1, #49	@ 0x31
 8003eb0:	e000      	b.n	8003eb4 <MAX30100_printRegisters+0x62c>
 8003eb2:	2130      	movs	r1, #48	@ 0x30
 8003eb4:	79f8      	ldrb	r0, [r7, #7]
 8003eb6:	f000 0002 	and.w	r0, r0, #2
 8003eba:	2800      	cmp	r0, #0
 8003ebc:	d001      	beq.n	8003ec2 <MAX30100_printRegisters+0x63a>
 8003ebe:	2031      	movs	r0, #49	@ 0x31
 8003ec0:	e000      	b.n	8003ec4 <MAX30100_printRegisters+0x63c>
 8003ec2:	2030      	movs	r0, #48	@ 0x30
 8003ec4:	79fc      	ldrb	r4, [r7, #7]
 8003ec6:	f004 0401 	and.w	r4, r4, #1
 8003eca:	2c00      	cmp	r4, #0
 8003ecc:	d001      	beq.n	8003ed2 <MAX30100_printRegisters+0x64a>
 8003ece:	2431      	movs	r4, #49	@ 0x31
 8003ed0:	e000      	b.n	8003ed4 <MAX30100_printRegisters+0x64c>
 8003ed2:	2430      	movs	r4, #48	@ 0x30
 8003ed4:	9404      	str	r4, [sp, #16]
 8003ed6:	9003      	str	r0, [sp, #12]
 8003ed8:	9102      	str	r1, [sp, #8]
 8003eda:	9201      	str	r2, [sp, #4]
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	4663      	mov	r3, ip
 8003ee0:	4632      	mov	r2, r6
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	487f      	ldr	r0, [pc, #508]	@ (80040e4 <MAX30100_printRegisters+0x85c>)
 8003ee6:	f000 fac5 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_TEMP_INTG);
 8003eea:	2116      	movs	r1, #22
 8003eec:	2057      	movs	r0, #87	@ 0x57
 8003eee:	f7ff fb9f 	bl	8003630 <I2CreadByte>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_TEMP_INTG: 0x%02X\r\n", val);
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	4619      	mov	r1, r3
 8003efa:	487b      	ldr	r0, [pc, #492]	@ (80040e8 <MAX30100_printRegisters+0x860>)
 8003efc:	f000 faba 	bl	8004474 <iprintf>
	printf("MAX30100_TEMP_INTG (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	da01      	bge.n	8003f0c <MAX30100_printRegisters+0x684>
 8003f08:	2531      	movs	r5, #49	@ 0x31
 8003f0a:	e000      	b.n	8003f0e <MAX30100_printRegisters+0x686>
 8003f0c:	2530      	movs	r5, #48	@ 0x30
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <MAX30100_printRegisters+0x694>
 8003f18:	2631      	movs	r6, #49	@ 0x31
 8003f1a:	e000      	b.n	8003f1e <MAX30100_printRegisters+0x696>
 8003f1c:	2630      	movs	r6, #48	@ 0x30
 8003f1e:	79fb      	ldrb	r3, [r7, #7]
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <MAX30100_printRegisters+0x6a6>
 8003f28:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003f2c:	e001      	b.n	8003f32 <MAX30100_printRegisters+0x6aa>
 8003f2e:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MAX30100_printRegisters+0x6b8>
 8003f3c:	2331      	movs	r3, #49	@ 0x31
 8003f3e:	e000      	b.n	8003f42 <MAX30100_printRegisters+0x6ba>
 8003f40:	2330      	movs	r3, #48	@ 0x30
 8003f42:	79fa      	ldrb	r2, [r7, #7]
 8003f44:	f002 0208 	and.w	r2, r2, #8
 8003f48:	2a00      	cmp	r2, #0
 8003f4a:	d001      	beq.n	8003f50 <MAX30100_printRegisters+0x6c8>
 8003f4c:	2231      	movs	r2, #49	@ 0x31
 8003f4e:	e000      	b.n	8003f52 <MAX30100_printRegisters+0x6ca>
 8003f50:	2230      	movs	r2, #48	@ 0x30
 8003f52:	79f9      	ldrb	r1, [r7, #7]
 8003f54:	f001 0104 	and.w	r1, r1, #4
 8003f58:	2900      	cmp	r1, #0
 8003f5a:	d001      	beq.n	8003f60 <MAX30100_printRegisters+0x6d8>
 8003f5c:	2131      	movs	r1, #49	@ 0x31
 8003f5e:	e000      	b.n	8003f62 <MAX30100_printRegisters+0x6da>
 8003f60:	2130      	movs	r1, #48	@ 0x30
 8003f62:	79f8      	ldrb	r0, [r7, #7]
 8003f64:	f000 0002 	and.w	r0, r0, #2
 8003f68:	2800      	cmp	r0, #0
 8003f6a:	d001      	beq.n	8003f70 <MAX30100_printRegisters+0x6e8>
 8003f6c:	2031      	movs	r0, #49	@ 0x31
 8003f6e:	e000      	b.n	8003f72 <MAX30100_printRegisters+0x6ea>
 8003f70:	2030      	movs	r0, #48	@ 0x30
 8003f72:	79fc      	ldrb	r4, [r7, #7]
 8003f74:	f004 0401 	and.w	r4, r4, #1
 8003f78:	2c00      	cmp	r4, #0
 8003f7a:	d001      	beq.n	8003f80 <MAX30100_printRegisters+0x6f8>
 8003f7c:	2431      	movs	r4, #49	@ 0x31
 8003f7e:	e000      	b.n	8003f82 <MAX30100_printRegisters+0x6fa>
 8003f80:	2430      	movs	r4, #48	@ 0x30
 8003f82:	9404      	str	r4, [sp, #16]
 8003f84:	9003      	str	r0, [sp, #12]
 8003f86:	9102      	str	r1, [sp, #8]
 8003f88:	9201      	str	r2, [sp, #4]
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	4663      	mov	r3, ip
 8003f8e:	4632      	mov	r2, r6
 8003f90:	4629      	mov	r1, r5
 8003f92:	4856      	ldr	r0, [pc, #344]	@ (80040ec <MAX30100_printRegisters+0x864>)
 8003f94:	f000 fa6e 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_TEMP_FRAC);
 8003f98:	2117      	movs	r1, #23
 8003f9a:	2057      	movs	r0, #87	@ 0x57
 8003f9c:	f7ff fb48 	bl	8003630 <I2CreadByte>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_TEMP_FRAC: 0x%02X\r\n", val);
 8003fa4:	79fb      	ldrb	r3, [r7, #7]
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	4851      	ldr	r0, [pc, #324]	@ (80040f0 <MAX30100_printRegisters+0x868>)
 8003faa:	f000 fa63 	bl	8004474 <iprintf>
	printf("MAX30100_TEMP_FRAC (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 8003fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	da01      	bge.n	8003fba <MAX30100_printRegisters+0x732>
 8003fb6:	2531      	movs	r5, #49	@ 0x31
 8003fb8:	e000      	b.n	8003fbc <MAX30100_printRegisters+0x734>
 8003fba:	2530      	movs	r5, #48	@ 0x30
 8003fbc:	79fb      	ldrb	r3, [r7, #7]
 8003fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <MAX30100_printRegisters+0x742>
 8003fc6:	2631      	movs	r6, #49	@ 0x31
 8003fc8:	e000      	b.n	8003fcc <MAX30100_printRegisters+0x744>
 8003fca:	2630      	movs	r6, #48	@ 0x30
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	f003 0320 	and.w	r3, r3, #32
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <MAX30100_printRegisters+0x754>
 8003fd6:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8003fda:	e001      	b.n	8003fe0 <MAX30100_printRegisters+0x758>
 8003fdc:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8003fe0:	79fb      	ldrb	r3, [r7, #7]
 8003fe2:	f003 0310 	and.w	r3, r3, #16
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <MAX30100_printRegisters+0x766>
 8003fea:	2331      	movs	r3, #49	@ 0x31
 8003fec:	e000      	b.n	8003ff0 <MAX30100_printRegisters+0x768>
 8003fee:	2330      	movs	r3, #48	@ 0x30
 8003ff0:	79fa      	ldrb	r2, [r7, #7]
 8003ff2:	f002 0208 	and.w	r2, r2, #8
 8003ff6:	2a00      	cmp	r2, #0
 8003ff8:	d001      	beq.n	8003ffe <MAX30100_printRegisters+0x776>
 8003ffa:	2231      	movs	r2, #49	@ 0x31
 8003ffc:	e000      	b.n	8004000 <MAX30100_printRegisters+0x778>
 8003ffe:	2230      	movs	r2, #48	@ 0x30
 8004000:	79f9      	ldrb	r1, [r7, #7]
 8004002:	f001 0104 	and.w	r1, r1, #4
 8004006:	2900      	cmp	r1, #0
 8004008:	d001      	beq.n	800400e <MAX30100_printRegisters+0x786>
 800400a:	2131      	movs	r1, #49	@ 0x31
 800400c:	e000      	b.n	8004010 <MAX30100_printRegisters+0x788>
 800400e:	2130      	movs	r1, #48	@ 0x30
 8004010:	79f8      	ldrb	r0, [r7, #7]
 8004012:	f000 0002 	and.w	r0, r0, #2
 8004016:	2800      	cmp	r0, #0
 8004018:	d001      	beq.n	800401e <MAX30100_printRegisters+0x796>
 800401a:	2031      	movs	r0, #49	@ 0x31
 800401c:	e000      	b.n	8004020 <MAX30100_printRegisters+0x798>
 800401e:	2030      	movs	r0, #48	@ 0x30
 8004020:	79fc      	ldrb	r4, [r7, #7]
 8004022:	f004 0401 	and.w	r4, r4, #1
 8004026:	2c00      	cmp	r4, #0
 8004028:	d001      	beq.n	800402e <MAX30100_printRegisters+0x7a6>
 800402a:	2431      	movs	r4, #49	@ 0x31
 800402c:	e000      	b.n	8004030 <MAX30100_printRegisters+0x7a8>
 800402e:	2430      	movs	r4, #48	@ 0x30
 8004030:	9404      	str	r4, [sp, #16]
 8004032:	9003      	str	r0, [sp, #12]
 8004034:	9102      	str	r1, [sp, #8]
 8004036:	9201      	str	r2, [sp, #4]
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	4663      	mov	r3, ip
 800403c:	4632      	mov	r2, r6
 800403e:	4629      	mov	r1, r5
 8004040:	482c      	ldr	r0, [pc, #176]	@ (80040f4 <MAX30100_printRegisters+0x86c>)
 8004042:	f000 fa17 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_REV_ID);
 8004046:	21fe      	movs	r1, #254	@ 0xfe
 8004048:	2057      	movs	r0, #87	@ 0x57
 800404a:	f7ff faf1 	bl	8003630 <I2CreadByte>
 800404e:	4603      	mov	r3, r0
 8004050:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_REV_ID: 0x%02X\r\n", val);
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	4619      	mov	r1, r3
 8004056:	4828      	ldr	r0, [pc, #160]	@ (80040f8 <MAX30100_printRegisters+0x870>)
 8004058:	f000 fa0c 	bl	8004474 <iprintf>
	printf("MAX30100_REV_ID (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 800405c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004060:	2b00      	cmp	r3, #0
 8004062:	da01      	bge.n	8004068 <MAX30100_printRegisters+0x7e0>
 8004064:	2531      	movs	r5, #49	@ 0x31
 8004066:	e000      	b.n	800406a <MAX30100_printRegisters+0x7e2>
 8004068:	2530      	movs	r5, #48	@ 0x30
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <MAX30100_printRegisters+0x7f0>
 8004074:	2631      	movs	r6, #49	@ 0x31
 8004076:	e000      	b.n	800407a <MAX30100_printRegisters+0x7f2>
 8004078:	2630      	movs	r6, #48	@ 0x30
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	f003 0320 	and.w	r3, r3, #32
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <MAX30100_printRegisters+0x802>
 8004084:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8004088:	e001      	b.n	800408e <MAX30100_printRegisters+0x806>
 800408a:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 800408e:	79fb      	ldrb	r3, [r7, #7]
 8004090:	f003 0310 	and.w	r3, r3, #16
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <MAX30100_printRegisters+0x814>
 8004098:	2331      	movs	r3, #49	@ 0x31
 800409a:	e000      	b.n	800409e <MAX30100_printRegisters+0x816>
 800409c:	2330      	movs	r3, #48	@ 0x30
 800409e:	79fa      	ldrb	r2, [r7, #7]
 80040a0:	f002 0208 	and.w	r2, r2, #8
 80040a4:	2a00      	cmp	r2, #0
 80040a6:	d001      	beq.n	80040ac <MAX30100_printRegisters+0x824>
 80040a8:	2231      	movs	r2, #49	@ 0x31
 80040aa:	e000      	b.n	80040ae <MAX30100_printRegisters+0x826>
 80040ac:	2230      	movs	r2, #48	@ 0x30
 80040ae:	79f9      	ldrb	r1, [r7, #7]
 80040b0:	f001 0104 	and.w	r1, r1, #4
 80040b4:	2900      	cmp	r1, #0
 80040b6:	d001      	beq.n	80040bc <MAX30100_printRegisters+0x834>
 80040b8:	2131      	movs	r1, #49	@ 0x31
 80040ba:	e000      	b.n	80040be <MAX30100_printRegisters+0x836>
 80040bc:	2130      	movs	r1, #48	@ 0x30
 80040be:	79f8      	ldrb	r0, [r7, #7]
 80040c0:	f000 0002 	and.w	r0, r0, #2
 80040c4:	2800      	cmp	r0, #0
 80040c6:	d001      	beq.n	80040cc <MAX30100_printRegisters+0x844>
 80040c8:	2031      	movs	r0, #49	@ 0x31
 80040ca:	e000      	b.n	80040ce <MAX30100_printRegisters+0x846>
 80040cc:	2030      	movs	r0, #48	@ 0x30
 80040ce:	79fc      	ldrb	r4, [r7, #7]
 80040d0:	f004 0401 	and.w	r4, r4, #1
 80040d4:	2c00      	cmp	r4, #0
 80040d6:	d011      	beq.n	80040fc <MAX30100_printRegisters+0x874>
 80040d8:	2431      	movs	r4, #49	@ 0x31
 80040da:	e010      	b.n	80040fe <MAX30100_printRegisters+0x876>
 80040dc:	080054f0 	.word	0x080054f0
 80040e0:	08005520 	.word	0x08005520
 80040e4:	08005540 	.word	0x08005540
 80040e8:	08005570 	.word	0x08005570
 80040ec:	08005590 	.word	0x08005590
 80040f0:	080055c0 	.word	0x080055c0
 80040f4:	080055e0 	.word	0x080055e0
 80040f8:	08005610 	.word	0x08005610
 80040fc:	2430      	movs	r4, #48	@ 0x30
 80040fe:	9404      	str	r4, [sp, #16]
 8004100:	9003      	str	r0, [sp, #12]
 8004102:	9102      	str	r1, [sp, #8]
 8004104:	9201      	str	r2, [sp, #4]
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	4663      	mov	r3, ip
 800410a:	4632      	mov	r2, r6
 800410c:	4629      	mov	r1, r5
 800410e:	482f      	ldr	r0, [pc, #188]	@ (80041cc <MAX30100_printRegisters+0x944>)
 8004110:	f000 f9b0 	bl	8004474 <iprintf>

	val = I2CreadByte(MAX30100_ADDRESS, MAX30100_PART_ID);
 8004114:	21ff      	movs	r1, #255	@ 0xff
 8004116:	2057      	movs	r0, #87	@ 0x57
 8004118:	f7ff fa8a 	bl	8003630 <I2CreadByte>
 800411c:	4603      	mov	r3, r0
 800411e:	71fb      	strb	r3, [r7, #7]
	printf("MAX30100_PART_ID: 0x%02X\r\n", val);
 8004120:	79fb      	ldrb	r3, [r7, #7]
 8004122:	4619      	mov	r1, r3
 8004124:	482a      	ldr	r0, [pc, #168]	@ (80041d0 <MAX30100_printRegisters+0x948>)
 8004126:	f000 f9a5 	bl	8004474 <iprintf>
	printf("MAX30100_PART_ID (BIN): "BYTE_TO_BINARY_PATTERN"\r\n", BYTE_TO_BINARY(val));
 800412a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412e:	2b00      	cmp	r3, #0
 8004130:	da01      	bge.n	8004136 <MAX30100_printRegisters+0x8ae>
 8004132:	2531      	movs	r5, #49	@ 0x31
 8004134:	e000      	b.n	8004138 <MAX30100_printRegisters+0x8b0>
 8004136:	2530      	movs	r5, #48	@ 0x30
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <MAX30100_printRegisters+0x8be>
 8004142:	2631      	movs	r6, #49	@ 0x31
 8004144:	e000      	b.n	8004148 <MAX30100_printRegisters+0x8c0>
 8004146:	2630      	movs	r6, #48	@ 0x30
 8004148:	79fb      	ldrb	r3, [r7, #7]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b00      	cmp	r3, #0
 8004150:	d002      	beq.n	8004158 <MAX30100_printRegisters+0x8d0>
 8004152:	f04f 0c31 	mov.w	ip, #49	@ 0x31
 8004156:	e001      	b.n	800415c <MAX30100_printRegisters+0x8d4>
 8004158:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	f003 0310 	and.w	r3, r3, #16
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <MAX30100_printRegisters+0x8e2>
 8004166:	2331      	movs	r3, #49	@ 0x31
 8004168:	e000      	b.n	800416c <MAX30100_printRegisters+0x8e4>
 800416a:	2330      	movs	r3, #48	@ 0x30
 800416c:	79fa      	ldrb	r2, [r7, #7]
 800416e:	f002 0208 	and.w	r2, r2, #8
 8004172:	2a00      	cmp	r2, #0
 8004174:	d001      	beq.n	800417a <MAX30100_printRegisters+0x8f2>
 8004176:	2231      	movs	r2, #49	@ 0x31
 8004178:	e000      	b.n	800417c <MAX30100_printRegisters+0x8f4>
 800417a:	2230      	movs	r2, #48	@ 0x30
 800417c:	79f9      	ldrb	r1, [r7, #7]
 800417e:	f001 0104 	and.w	r1, r1, #4
 8004182:	2900      	cmp	r1, #0
 8004184:	d001      	beq.n	800418a <MAX30100_printRegisters+0x902>
 8004186:	2131      	movs	r1, #49	@ 0x31
 8004188:	e000      	b.n	800418c <MAX30100_printRegisters+0x904>
 800418a:	2130      	movs	r1, #48	@ 0x30
 800418c:	79f8      	ldrb	r0, [r7, #7]
 800418e:	f000 0002 	and.w	r0, r0, #2
 8004192:	2800      	cmp	r0, #0
 8004194:	d001      	beq.n	800419a <MAX30100_printRegisters+0x912>
 8004196:	2031      	movs	r0, #49	@ 0x31
 8004198:	e000      	b.n	800419c <MAX30100_printRegisters+0x914>
 800419a:	2030      	movs	r0, #48	@ 0x30
 800419c:	79fc      	ldrb	r4, [r7, #7]
 800419e:	f004 0401 	and.w	r4, r4, #1
 80041a2:	2c00      	cmp	r4, #0
 80041a4:	d001      	beq.n	80041aa <MAX30100_printRegisters+0x922>
 80041a6:	2431      	movs	r4, #49	@ 0x31
 80041a8:	e000      	b.n	80041ac <MAX30100_printRegisters+0x924>
 80041aa:	2430      	movs	r4, #48	@ 0x30
 80041ac:	9404      	str	r4, [sp, #16]
 80041ae:	9003      	str	r0, [sp, #12]
 80041b0:	9102      	str	r1, [sp, #8]
 80041b2:	9201      	str	r2, [sp, #4]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	4663      	mov	r3, ip
 80041b8:	4632      	mov	r2, r6
 80041ba:	4629      	mov	r1, r5
 80041bc:	4805      	ldr	r0, [pc, #20]	@ (80041d4 <MAX30100_printRegisters+0x94c>)
 80041be:	f000 f959 	bl	8004474 <iprintf>
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041ca:	bf00      	nop
 80041cc:	0800562c 	.word	0x0800562c
 80041d0:	08005658 	.word	0x08005658
 80041d4:	08005674 	.word	0x08005674

080041d8 <meanDiff>:

static long meanDiff(int M) {
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  #define LM_SIZE 15
  static int LM[LM_SIZE];      // LastMeasurements
  static uint8_t index = 0;
  static long sum = 0;
  static uint8_t count = 0;
  long avg = 0;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]

  // keep sum updated to improve speed.
  sum -= LM[index];
 80041e4:	4b24      	ldr	r3, [pc, #144]	@ (8004278 <meanDiff+0xa0>)
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	4b24      	ldr	r3, [pc, #144]	@ (800427c <meanDiff+0xa4>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	4619      	mov	r1, r3
 80041ee:	4b24      	ldr	r3, [pc, #144]	@ (8004280 <meanDiff+0xa8>)
 80041f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	4a20      	ldr	r2, [pc, #128]	@ (8004278 <meanDiff+0xa0>)
 80041f8:	6013      	str	r3, [r2, #0]
  LM[index] = M;
 80041fa:	4b20      	ldr	r3, [pc, #128]	@ (800427c <meanDiff+0xa4>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	4619      	mov	r1, r3
 8004200:	4a1f      	ldr	r2, [pc, #124]	@ (8004280 <meanDiff+0xa8>)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  sum += LM[index];
 8004208:	4b1c      	ldr	r3, [pc, #112]	@ (800427c <meanDiff+0xa4>)
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	461a      	mov	r2, r3
 800420e:	4b1c      	ldr	r3, [pc, #112]	@ (8004280 <meanDiff+0xa8>)
 8004210:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004214:	4b18      	ldr	r3, [pc, #96]	@ (8004278 <meanDiff+0xa0>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4413      	add	r3, r2
 800421a:	4a17      	ldr	r2, [pc, #92]	@ (8004278 <meanDiff+0xa0>)
 800421c:	6013      	str	r3, [r2, #0]
  index++;
 800421e:	4b17      	ldr	r3, [pc, #92]	@ (800427c <meanDiff+0xa4>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	3301      	adds	r3, #1
 8004224:	b2da      	uxtb	r2, r3
 8004226:	4b15      	ldr	r3, [pc, #84]	@ (800427c <meanDiff+0xa4>)
 8004228:	701a      	strb	r2, [r3, #0]
  index = index % LM_SIZE;
 800422a:	4b14      	ldr	r3, [pc, #80]	@ (800427c <meanDiff+0xa4>)
 800422c:	781a      	ldrb	r2, [r3, #0]
 800422e:	4b15      	ldr	r3, [pc, #84]	@ (8004284 <meanDiff+0xac>)
 8004230:	fba3 1302 	umull	r1, r3, r3, r2
 8004234:	08d9      	lsrs	r1, r3, #3
 8004236:	460b      	mov	r3, r1
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	1a5b      	subs	r3, r3, r1
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	b2da      	uxtb	r2, r3
 8004240:	4b0e      	ldr	r3, [pc, #56]	@ (800427c <meanDiff+0xa4>)
 8004242:	701a      	strb	r2, [r3, #0]
  if (count < LM_SIZE) count++;
 8004244:	4b10      	ldr	r3, [pc, #64]	@ (8004288 <meanDiff+0xb0>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b0e      	cmp	r3, #14
 800424a:	d805      	bhi.n	8004258 <meanDiff+0x80>
 800424c:	4b0e      	ldr	r3, [pc, #56]	@ (8004288 <meanDiff+0xb0>)
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	3301      	adds	r3, #1
 8004252:	b2da      	uxtb	r2, r3
 8004254:	4b0c      	ldr	r3, [pc, #48]	@ (8004288 <meanDiff+0xb0>)
 8004256:	701a      	strb	r2, [r3, #0]

  avg = sum / count;
 8004258:	4b07      	ldr	r3, [pc, #28]	@ (8004278 <meanDiff+0xa0>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a0a      	ldr	r2, [pc, #40]	@ (8004288 <meanDiff+0xb0>)
 800425e:	7812      	ldrb	r2, [r2, #0]
 8004260:	fb93 f3f2 	sdiv	r3, r3, r2
 8004264:	60fb      	str	r3, [r7, #12]
  return avg - M;
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	1ad3      	subs	r3, r2, r3
}
 800426c:	4618      	mov	r0, r3
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	20000130 	.word	0x20000130
 800427c:	20000134 	.word	0x20000134
 8004280:	20000138 	.word	0x20000138
 8004284:	88888889 	.word	0x88888889
 8004288:	20000174 	.word	0x20000174

0800428c <MAX30100_App_IT>:
	printf("%ld\r\n", meanDiff(IR));
	HAL_Delay(10);
}

void MAX30100_App_IT()
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
	if(newValue == 1)
 8004290:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <MAX30100_App_IT+0x30>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d10e      	bne.n	80042b6 <MAX30100_App_IT+0x2a>
	{
		MAX30100_readSensor();
 8004298:	f7ff fa96 	bl	80037c8 <MAX30100_readSensor>
		printf("%ld\r\n", meanDiff(IR));
 800429c:	4b08      	ldr	r3, [pc, #32]	@ (80042c0 <MAX30100_App_IT+0x34>)
 800429e:	881b      	ldrh	r3, [r3, #0]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff ff99 	bl	80041d8 <meanDiff>
 80042a6:	4603      	mov	r3, r0
 80042a8:	4619      	mov	r1, r3
 80042aa:	4806      	ldr	r0, [pc, #24]	@ (80042c4 <MAX30100_App_IT+0x38>)
 80042ac:	f000 f8e2 	bl	8004474 <iprintf>
		newValue = 0;
 80042b0:	4b02      	ldr	r3, [pc, #8]	@ (80042bc <MAX30100_App_IT+0x30>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	701a      	strb	r2, [r3, #0]
	}
}
 80042b6:	bf00      	nop
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000128 	.word	0x20000128
 80042c0:	2000012a 	.word	0x2000012a
 80042c4:	080056a0 	.word	0x080056a0

080042c8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0)
 80042d2:	88fb      	ldrh	r3, [r7, #6]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d102      	bne.n	80042de <HAL_GPIO_EXTI_Callback+0x16>
	{
		newValue = 1;
 80042d8:	4b04      	ldr	r3, [pc, #16]	@ (80042ec <HAL_GPIO_EXTI_Callback+0x24>)
 80042da:	2201      	movs	r2, #1
 80042dc:	701a      	strb	r2, [r3, #0]
	}
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	20000128 	.word	0x20000128

080042f0 <std>:
 80042f0:	2300      	movs	r3, #0
 80042f2:	b510      	push	{r4, lr}
 80042f4:	4604      	mov	r4, r0
 80042f6:	e9c0 3300 	strd	r3, r3, [r0]
 80042fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042fe:	6083      	str	r3, [r0, #8]
 8004300:	8181      	strh	r1, [r0, #12]
 8004302:	6643      	str	r3, [r0, #100]	@ 0x64
 8004304:	81c2      	strh	r2, [r0, #14]
 8004306:	6183      	str	r3, [r0, #24]
 8004308:	4619      	mov	r1, r3
 800430a:	2208      	movs	r2, #8
 800430c:	305c      	adds	r0, #92	@ 0x5c
 800430e:	f000 f9f9 	bl	8004704 <memset>
 8004312:	4b0d      	ldr	r3, [pc, #52]	@ (8004348 <std+0x58>)
 8004314:	6263      	str	r3, [r4, #36]	@ 0x24
 8004316:	4b0d      	ldr	r3, [pc, #52]	@ (800434c <std+0x5c>)
 8004318:	62a3      	str	r3, [r4, #40]	@ 0x28
 800431a:	4b0d      	ldr	r3, [pc, #52]	@ (8004350 <std+0x60>)
 800431c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800431e:	4b0d      	ldr	r3, [pc, #52]	@ (8004354 <std+0x64>)
 8004320:	6323      	str	r3, [r4, #48]	@ 0x30
 8004322:	4b0d      	ldr	r3, [pc, #52]	@ (8004358 <std+0x68>)
 8004324:	6224      	str	r4, [r4, #32]
 8004326:	429c      	cmp	r4, r3
 8004328:	d006      	beq.n	8004338 <std+0x48>
 800432a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800432e:	4294      	cmp	r4, r2
 8004330:	d002      	beq.n	8004338 <std+0x48>
 8004332:	33d0      	adds	r3, #208	@ 0xd0
 8004334:	429c      	cmp	r4, r3
 8004336:	d105      	bne.n	8004344 <std+0x54>
 8004338:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800433c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004340:	f000 ba58 	b.w	80047f4 <__retarget_lock_init_recursive>
 8004344:	bd10      	pop	{r4, pc}
 8004346:	bf00      	nop
 8004348:	08004555 	.word	0x08004555
 800434c:	08004577 	.word	0x08004577
 8004350:	080045af 	.word	0x080045af
 8004354:	080045d3 	.word	0x080045d3
 8004358:	20000178 	.word	0x20000178

0800435c <stdio_exit_handler>:
 800435c:	4a02      	ldr	r2, [pc, #8]	@ (8004368 <stdio_exit_handler+0xc>)
 800435e:	4903      	ldr	r1, [pc, #12]	@ (800436c <stdio_exit_handler+0x10>)
 8004360:	4803      	ldr	r0, [pc, #12]	@ (8004370 <stdio_exit_handler+0x14>)
 8004362:	f000 b869 	b.w	8004438 <_fwalk_sglue>
 8004366:	bf00      	nop
 8004368:	2000000c 	.word	0x2000000c
 800436c:	08005091 	.word	0x08005091
 8004370:	2000001c 	.word	0x2000001c

08004374 <cleanup_stdio>:
 8004374:	6841      	ldr	r1, [r0, #4]
 8004376:	4b0c      	ldr	r3, [pc, #48]	@ (80043a8 <cleanup_stdio+0x34>)
 8004378:	4299      	cmp	r1, r3
 800437a:	b510      	push	{r4, lr}
 800437c:	4604      	mov	r4, r0
 800437e:	d001      	beq.n	8004384 <cleanup_stdio+0x10>
 8004380:	f000 fe86 	bl	8005090 <_fflush_r>
 8004384:	68a1      	ldr	r1, [r4, #8]
 8004386:	4b09      	ldr	r3, [pc, #36]	@ (80043ac <cleanup_stdio+0x38>)
 8004388:	4299      	cmp	r1, r3
 800438a:	d002      	beq.n	8004392 <cleanup_stdio+0x1e>
 800438c:	4620      	mov	r0, r4
 800438e:	f000 fe7f 	bl	8005090 <_fflush_r>
 8004392:	68e1      	ldr	r1, [r4, #12]
 8004394:	4b06      	ldr	r3, [pc, #24]	@ (80043b0 <cleanup_stdio+0x3c>)
 8004396:	4299      	cmp	r1, r3
 8004398:	d004      	beq.n	80043a4 <cleanup_stdio+0x30>
 800439a:	4620      	mov	r0, r4
 800439c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043a0:	f000 be76 	b.w	8005090 <_fflush_r>
 80043a4:	bd10      	pop	{r4, pc}
 80043a6:	bf00      	nop
 80043a8:	20000178 	.word	0x20000178
 80043ac:	200001e0 	.word	0x200001e0
 80043b0:	20000248 	.word	0x20000248

080043b4 <global_stdio_init.part.0>:
 80043b4:	b510      	push	{r4, lr}
 80043b6:	4b0b      	ldr	r3, [pc, #44]	@ (80043e4 <global_stdio_init.part.0+0x30>)
 80043b8:	4c0b      	ldr	r4, [pc, #44]	@ (80043e8 <global_stdio_init.part.0+0x34>)
 80043ba:	4a0c      	ldr	r2, [pc, #48]	@ (80043ec <global_stdio_init.part.0+0x38>)
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	4620      	mov	r0, r4
 80043c0:	2200      	movs	r2, #0
 80043c2:	2104      	movs	r1, #4
 80043c4:	f7ff ff94 	bl	80042f0 <std>
 80043c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80043cc:	2201      	movs	r2, #1
 80043ce:	2109      	movs	r1, #9
 80043d0:	f7ff ff8e 	bl	80042f0 <std>
 80043d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043d8:	2202      	movs	r2, #2
 80043da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043de:	2112      	movs	r1, #18
 80043e0:	f7ff bf86 	b.w	80042f0 <std>
 80043e4:	200002b0 	.word	0x200002b0
 80043e8:	20000178 	.word	0x20000178
 80043ec:	0800435d 	.word	0x0800435d

080043f0 <__sfp_lock_acquire>:
 80043f0:	4801      	ldr	r0, [pc, #4]	@ (80043f8 <__sfp_lock_acquire+0x8>)
 80043f2:	f000 ba00 	b.w	80047f6 <__retarget_lock_acquire_recursive>
 80043f6:	bf00      	nop
 80043f8:	200002b9 	.word	0x200002b9

080043fc <__sfp_lock_release>:
 80043fc:	4801      	ldr	r0, [pc, #4]	@ (8004404 <__sfp_lock_release+0x8>)
 80043fe:	f000 b9fb 	b.w	80047f8 <__retarget_lock_release_recursive>
 8004402:	bf00      	nop
 8004404:	200002b9 	.word	0x200002b9

08004408 <__sinit>:
 8004408:	b510      	push	{r4, lr}
 800440a:	4604      	mov	r4, r0
 800440c:	f7ff fff0 	bl	80043f0 <__sfp_lock_acquire>
 8004410:	6a23      	ldr	r3, [r4, #32]
 8004412:	b11b      	cbz	r3, 800441c <__sinit+0x14>
 8004414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004418:	f7ff bff0 	b.w	80043fc <__sfp_lock_release>
 800441c:	4b04      	ldr	r3, [pc, #16]	@ (8004430 <__sinit+0x28>)
 800441e:	6223      	str	r3, [r4, #32]
 8004420:	4b04      	ldr	r3, [pc, #16]	@ (8004434 <__sinit+0x2c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1f5      	bne.n	8004414 <__sinit+0xc>
 8004428:	f7ff ffc4 	bl	80043b4 <global_stdio_init.part.0>
 800442c:	e7f2      	b.n	8004414 <__sinit+0xc>
 800442e:	bf00      	nop
 8004430:	08004375 	.word	0x08004375
 8004434:	200002b0 	.word	0x200002b0

08004438 <_fwalk_sglue>:
 8004438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800443c:	4607      	mov	r7, r0
 800443e:	4688      	mov	r8, r1
 8004440:	4614      	mov	r4, r2
 8004442:	2600      	movs	r6, #0
 8004444:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004448:	f1b9 0901 	subs.w	r9, r9, #1
 800444c:	d505      	bpl.n	800445a <_fwalk_sglue+0x22>
 800444e:	6824      	ldr	r4, [r4, #0]
 8004450:	2c00      	cmp	r4, #0
 8004452:	d1f7      	bne.n	8004444 <_fwalk_sglue+0xc>
 8004454:	4630      	mov	r0, r6
 8004456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800445a:	89ab      	ldrh	r3, [r5, #12]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d907      	bls.n	8004470 <_fwalk_sglue+0x38>
 8004460:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004464:	3301      	adds	r3, #1
 8004466:	d003      	beq.n	8004470 <_fwalk_sglue+0x38>
 8004468:	4629      	mov	r1, r5
 800446a:	4638      	mov	r0, r7
 800446c:	47c0      	blx	r8
 800446e:	4306      	orrs	r6, r0
 8004470:	3568      	adds	r5, #104	@ 0x68
 8004472:	e7e9      	b.n	8004448 <_fwalk_sglue+0x10>

08004474 <iprintf>:
 8004474:	b40f      	push	{r0, r1, r2, r3}
 8004476:	b507      	push	{r0, r1, r2, lr}
 8004478:	4906      	ldr	r1, [pc, #24]	@ (8004494 <iprintf+0x20>)
 800447a:	ab04      	add	r3, sp, #16
 800447c:	6808      	ldr	r0, [r1, #0]
 800447e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004482:	6881      	ldr	r1, [r0, #8]
 8004484:	9301      	str	r3, [sp, #4]
 8004486:	f000 fadb 	bl	8004a40 <_vfiprintf_r>
 800448a:	b003      	add	sp, #12
 800448c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004490:	b004      	add	sp, #16
 8004492:	4770      	bx	lr
 8004494:	20000018 	.word	0x20000018

08004498 <_puts_r>:
 8004498:	6a03      	ldr	r3, [r0, #32]
 800449a:	b570      	push	{r4, r5, r6, lr}
 800449c:	6884      	ldr	r4, [r0, #8]
 800449e:	4605      	mov	r5, r0
 80044a0:	460e      	mov	r6, r1
 80044a2:	b90b      	cbnz	r3, 80044a8 <_puts_r+0x10>
 80044a4:	f7ff ffb0 	bl	8004408 <__sinit>
 80044a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044aa:	07db      	lsls	r3, r3, #31
 80044ac:	d405      	bmi.n	80044ba <_puts_r+0x22>
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	0598      	lsls	r0, r3, #22
 80044b2:	d402      	bmi.n	80044ba <_puts_r+0x22>
 80044b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044b6:	f000 f99e 	bl	80047f6 <__retarget_lock_acquire_recursive>
 80044ba:	89a3      	ldrh	r3, [r4, #12]
 80044bc:	0719      	lsls	r1, r3, #28
 80044be:	d502      	bpl.n	80044c6 <_puts_r+0x2e>
 80044c0:	6923      	ldr	r3, [r4, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d135      	bne.n	8004532 <_puts_r+0x9a>
 80044c6:	4621      	mov	r1, r4
 80044c8:	4628      	mov	r0, r5
 80044ca:	f000 f8c5 	bl	8004658 <__swsetup_r>
 80044ce:	b380      	cbz	r0, 8004532 <_puts_r+0x9a>
 80044d0:	f04f 35ff 	mov.w	r5, #4294967295
 80044d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044d6:	07da      	lsls	r2, r3, #31
 80044d8:	d405      	bmi.n	80044e6 <_puts_r+0x4e>
 80044da:	89a3      	ldrh	r3, [r4, #12]
 80044dc:	059b      	lsls	r3, r3, #22
 80044de:	d402      	bmi.n	80044e6 <_puts_r+0x4e>
 80044e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044e2:	f000 f989 	bl	80047f8 <__retarget_lock_release_recursive>
 80044e6:	4628      	mov	r0, r5
 80044e8:	bd70      	pop	{r4, r5, r6, pc}
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	da04      	bge.n	80044f8 <_puts_r+0x60>
 80044ee:	69a2      	ldr	r2, [r4, #24]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	dc17      	bgt.n	8004524 <_puts_r+0x8c>
 80044f4:	290a      	cmp	r1, #10
 80044f6:	d015      	beq.n	8004524 <_puts_r+0x8c>
 80044f8:	6823      	ldr	r3, [r4, #0]
 80044fa:	1c5a      	adds	r2, r3, #1
 80044fc:	6022      	str	r2, [r4, #0]
 80044fe:	7019      	strb	r1, [r3, #0]
 8004500:	68a3      	ldr	r3, [r4, #8]
 8004502:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004506:	3b01      	subs	r3, #1
 8004508:	60a3      	str	r3, [r4, #8]
 800450a:	2900      	cmp	r1, #0
 800450c:	d1ed      	bne.n	80044ea <_puts_r+0x52>
 800450e:	2b00      	cmp	r3, #0
 8004510:	da11      	bge.n	8004536 <_puts_r+0x9e>
 8004512:	4622      	mov	r2, r4
 8004514:	210a      	movs	r1, #10
 8004516:	4628      	mov	r0, r5
 8004518:	f000 f85f 	bl	80045da <__swbuf_r>
 800451c:	3001      	adds	r0, #1
 800451e:	d0d7      	beq.n	80044d0 <_puts_r+0x38>
 8004520:	250a      	movs	r5, #10
 8004522:	e7d7      	b.n	80044d4 <_puts_r+0x3c>
 8004524:	4622      	mov	r2, r4
 8004526:	4628      	mov	r0, r5
 8004528:	f000 f857 	bl	80045da <__swbuf_r>
 800452c:	3001      	adds	r0, #1
 800452e:	d1e7      	bne.n	8004500 <_puts_r+0x68>
 8004530:	e7ce      	b.n	80044d0 <_puts_r+0x38>
 8004532:	3e01      	subs	r6, #1
 8004534:	e7e4      	b.n	8004500 <_puts_r+0x68>
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	6022      	str	r2, [r4, #0]
 800453c:	220a      	movs	r2, #10
 800453e:	701a      	strb	r2, [r3, #0]
 8004540:	e7ee      	b.n	8004520 <_puts_r+0x88>
	...

08004544 <puts>:
 8004544:	4b02      	ldr	r3, [pc, #8]	@ (8004550 <puts+0xc>)
 8004546:	4601      	mov	r1, r0
 8004548:	6818      	ldr	r0, [r3, #0]
 800454a:	f7ff bfa5 	b.w	8004498 <_puts_r>
 800454e:	bf00      	nop
 8004550:	20000018 	.word	0x20000018

08004554 <__sread>:
 8004554:	b510      	push	{r4, lr}
 8004556:	460c      	mov	r4, r1
 8004558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800455c:	f000 f8fc 	bl	8004758 <_read_r>
 8004560:	2800      	cmp	r0, #0
 8004562:	bfab      	itete	ge
 8004564:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004566:	89a3      	ldrhlt	r3, [r4, #12]
 8004568:	181b      	addge	r3, r3, r0
 800456a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800456e:	bfac      	ite	ge
 8004570:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004572:	81a3      	strhlt	r3, [r4, #12]
 8004574:	bd10      	pop	{r4, pc}

08004576 <__swrite>:
 8004576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800457a:	461f      	mov	r7, r3
 800457c:	898b      	ldrh	r3, [r1, #12]
 800457e:	05db      	lsls	r3, r3, #23
 8004580:	4605      	mov	r5, r0
 8004582:	460c      	mov	r4, r1
 8004584:	4616      	mov	r6, r2
 8004586:	d505      	bpl.n	8004594 <__swrite+0x1e>
 8004588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800458c:	2302      	movs	r3, #2
 800458e:	2200      	movs	r2, #0
 8004590:	f000 f8d0 	bl	8004734 <_lseek_r>
 8004594:	89a3      	ldrh	r3, [r4, #12]
 8004596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800459a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800459e:	81a3      	strh	r3, [r4, #12]
 80045a0:	4632      	mov	r2, r6
 80045a2:	463b      	mov	r3, r7
 80045a4:	4628      	mov	r0, r5
 80045a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045aa:	f000 b8e7 	b.w	800477c <_write_r>

080045ae <__sseek>:
 80045ae:	b510      	push	{r4, lr}
 80045b0:	460c      	mov	r4, r1
 80045b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045b6:	f000 f8bd 	bl	8004734 <_lseek_r>
 80045ba:	1c43      	adds	r3, r0, #1
 80045bc:	89a3      	ldrh	r3, [r4, #12]
 80045be:	bf15      	itete	ne
 80045c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80045c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80045c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80045ca:	81a3      	strheq	r3, [r4, #12]
 80045cc:	bf18      	it	ne
 80045ce:	81a3      	strhne	r3, [r4, #12]
 80045d0:	bd10      	pop	{r4, pc}

080045d2 <__sclose>:
 80045d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045d6:	f000 b89d 	b.w	8004714 <_close_r>

080045da <__swbuf_r>:
 80045da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045dc:	460e      	mov	r6, r1
 80045de:	4614      	mov	r4, r2
 80045e0:	4605      	mov	r5, r0
 80045e2:	b118      	cbz	r0, 80045ec <__swbuf_r+0x12>
 80045e4:	6a03      	ldr	r3, [r0, #32]
 80045e6:	b90b      	cbnz	r3, 80045ec <__swbuf_r+0x12>
 80045e8:	f7ff ff0e 	bl	8004408 <__sinit>
 80045ec:	69a3      	ldr	r3, [r4, #24]
 80045ee:	60a3      	str	r3, [r4, #8]
 80045f0:	89a3      	ldrh	r3, [r4, #12]
 80045f2:	071a      	lsls	r2, r3, #28
 80045f4:	d501      	bpl.n	80045fa <__swbuf_r+0x20>
 80045f6:	6923      	ldr	r3, [r4, #16]
 80045f8:	b943      	cbnz	r3, 800460c <__swbuf_r+0x32>
 80045fa:	4621      	mov	r1, r4
 80045fc:	4628      	mov	r0, r5
 80045fe:	f000 f82b 	bl	8004658 <__swsetup_r>
 8004602:	b118      	cbz	r0, 800460c <__swbuf_r+0x32>
 8004604:	f04f 37ff 	mov.w	r7, #4294967295
 8004608:	4638      	mov	r0, r7
 800460a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	6922      	ldr	r2, [r4, #16]
 8004610:	1a98      	subs	r0, r3, r2
 8004612:	6963      	ldr	r3, [r4, #20]
 8004614:	b2f6      	uxtb	r6, r6
 8004616:	4283      	cmp	r3, r0
 8004618:	4637      	mov	r7, r6
 800461a:	dc05      	bgt.n	8004628 <__swbuf_r+0x4e>
 800461c:	4621      	mov	r1, r4
 800461e:	4628      	mov	r0, r5
 8004620:	f000 fd36 	bl	8005090 <_fflush_r>
 8004624:	2800      	cmp	r0, #0
 8004626:	d1ed      	bne.n	8004604 <__swbuf_r+0x2a>
 8004628:	68a3      	ldr	r3, [r4, #8]
 800462a:	3b01      	subs	r3, #1
 800462c:	60a3      	str	r3, [r4, #8]
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	6022      	str	r2, [r4, #0]
 8004634:	701e      	strb	r6, [r3, #0]
 8004636:	6962      	ldr	r2, [r4, #20]
 8004638:	1c43      	adds	r3, r0, #1
 800463a:	429a      	cmp	r2, r3
 800463c:	d004      	beq.n	8004648 <__swbuf_r+0x6e>
 800463e:	89a3      	ldrh	r3, [r4, #12]
 8004640:	07db      	lsls	r3, r3, #31
 8004642:	d5e1      	bpl.n	8004608 <__swbuf_r+0x2e>
 8004644:	2e0a      	cmp	r6, #10
 8004646:	d1df      	bne.n	8004608 <__swbuf_r+0x2e>
 8004648:	4621      	mov	r1, r4
 800464a:	4628      	mov	r0, r5
 800464c:	f000 fd20 	bl	8005090 <_fflush_r>
 8004650:	2800      	cmp	r0, #0
 8004652:	d0d9      	beq.n	8004608 <__swbuf_r+0x2e>
 8004654:	e7d6      	b.n	8004604 <__swbuf_r+0x2a>
	...

08004658 <__swsetup_r>:
 8004658:	b538      	push	{r3, r4, r5, lr}
 800465a:	4b29      	ldr	r3, [pc, #164]	@ (8004700 <__swsetup_r+0xa8>)
 800465c:	4605      	mov	r5, r0
 800465e:	6818      	ldr	r0, [r3, #0]
 8004660:	460c      	mov	r4, r1
 8004662:	b118      	cbz	r0, 800466c <__swsetup_r+0x14>
 8004664:	6a03      	ldr	r3, [r0, #32]
 8004666:	b90b      	cbnz	r3, 800466c <__swsetup_r+0x14>
 8004668:	f7ff fece 	bl	8004408 <__sinit>
 800466c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004670:	0719      	lsls	r1, r3, #28
 8004672:	d422      	bmi.n	80046ba <__swsetup_r+0x62>
 8004674:	06da      	lsls	r2, r3, #27
 8004676:	d407      	bmi.n	8004688 <__swsetup_r+0x30>
 8004678:	2209      	movs	r2, #9
 800467a:	602a      	str	r2, [r5, #0]
 800467c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004680:	81a3      	strh	r3, [r4, #12]
 8004682:	f04f 30ff 	mov.w	r0, #4294967295
 8004686:	e033      	b.n	80046f0 <__swsetup_r+0x98>
 8004688:	0758      	lsls	r0, r3, #29
 800468a:	d512      	bpl.n	80046b2 <__swsetup_r+0x5a>
 800468c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800468e:	b141      	cbz	r1, 80046a2 <__swsetup_r+0x4a>
 8004690:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004694:	4299      	cmp	r1, r3
 8004696:	d002      	beq.n	800469e <__swsetup_r+0x46>
 8004698:	4628      	mov	r0, r5
 800469a:	f000 f8af 	bl	80047fc <_free_r>
 800469e:	2300      	movs	r3, #0
 80046a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80046a2:	89a3      	ldrh	r3, [r4, #12]
 80046a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80046a8:	81a3      	strh	r3, [r4, #12]
 80046aa:	2300      	movs	r3, #0
 80046ac:	6063      	str	r3, [r4, #4]
 80046ae:	6923      	ldr	r3, [r4, #16]
 80046b0:	6023      	str	r3, [r4, #0]
 80046b2:	89a3      	ldrh	r3, [r4, #12]
 80046b4:	f043 0308 	orr.w	r3, r3, #8
 80046b8:	81a3      	strh	r3, [r4, #12]
 80046ba:	6923      	ldr	r3, [r4, #16]
 80046bc:	b94b      	cbnz	r3, 80046d2 <__swsetup_r+0x7a>
 80046be:	89a3      	ldrh	r3, [r4, #12]
 80046c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80046c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046c8:	d003      	beq.n	80046d2 <__swsetup_r+0x7a>
 80046ca:	4621      	mov	r1, r4
 80046cc:	4628      	mov	r0, r5
 80046ce:	f000 fd2d 	bl	800512c <__smakebuf_r>
 80046d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046d6:	f013 0201 	ands.w	r2, r3, #1
 80046da:	d00a      	beq.n	80046f2 <__swsetup_r+0x9a>
 80046dc:	2200      	movs	r2, #0
 80046de:	60a2      	str	r2, [r4, #8]
 80046e0:	6962      	ldr	r2, [r4, #20]
 80046e2:	4252      	negs	r2, r2
 80046e4:	61a2      	str	r2, [r4, #24]
 80046e6:	6922      	ldr	r2, [r4, #16]
 80046e8:	b942      	cbnz	r2, 80046fc <__swsetup_r+0xa4>
 80046ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80046ee:	d1c5      	bne.n	800467c <__swsetup_r+0x24>
 80046f0:	bd38      	pop	{r3, r4, r5, pc}
 80046f2:	0799      	lsls	r1, r3, #30
 80046f4:	bf58      	it	pl
 80046f6:	6962      	ldrpl	r2, [r4, #20]
 80046f8:	60a2      	str	r2, [r4, #8]
 80046fa:	e7f4      	b.n	80046e6 <__swsetup_r+0x8e>
 80046fc:	2000      	movs	r0, #0
 80046fe:	e7f7      	b.n	80046f0 <__swsetup_r+0x98>
 8004700:	20000018 	.word	0x20000018

08004704 <memset>:
 8004704:	4402      	add	r2, r0
 8004706:	4603      	mov	r3, r0
 8004708:	4293      	cmp	r3, r2
 800470a:	d100      	bne.n	800470e <memset+0xa>
 800470c:	4770      	bx	lr
 800470e:	f803 1b01 	strb.w	r1, [r3], #1
 8004712:	e7f9      	b.n	8004708 <memset+0x4>

08004714 <_close_r>:
 8004714:	b538      	push	{r3, r4, r5, lr}
 8004716:	4d06      	ldr	r5, [pc, #24]	@ (8004730 <_close_r+0x1c>)
 8004718:	2300      	movs	r3, #0
 800471a:	4604      	mov	r4, r0
 800471c:	4608      	mov	r0, r1
 800471e:	602b      	str	r3, [r5, #0]
 8004720:	f7fc f9b1 	bl	8000a86 <_close>
 8004724:	1c43      	adds	r3, r0, #1
 8004726:	d102      	bne.n	800472e <_close_r+0x1a>
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	b103      	cbz	r3, 800472e <_close_r+0x1a>
 800472c:	6023      	str	r3, [r4, #0]
 800472e:	bd38      	pop	{r3, r4, r5, pc}
 8004730:	200002b4 	.word	0x200002b4

08004734 <_lseek_r>:
 8004734:	b538      	push	{r3, r4, r5, lr}
 8004736:	4d07      	ldr	r5, [pc, #28]	@ (8004754 <_lseek_r+0x20>)
 8004738:	4604      	mov	r4, r0
 800473a:	4608      	mov	r0, r1
 800473c:	4611      	mov	r1, r2
 800473e:	2200      	movs	r2, #0
 8004740:	602a      	str	r2, [r5, #0]
 8004742:	461a      	mov	r2, r3
 8004744:	f7fc f9c6 	bl	8000ad4 <_lseek>
 8004748:	1c43      	adds	r3, r0, #1
 800474a:	d102      	bne.n	8004752 <_lseek_r+0x1e>
 800474c:	682b      	ldr	r3, [r5, #0]
 800474e:	b103      	cbz	r3, 8004752 <_lseek_r+0x1e>
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	bd38      	pop	{r3, r4, r5, pc}
 8004754:	200002b4 	.word	0x200002b4

08004758 <_read_r>:
 8004758:	b538      	push	{r3, r4, r5, lr}
 800475a:	4d07      	ldr	r5, [pc, #28]	@ (8004778 <_read_r+0x20>)
 800475c:	4604      	mov	r4, r0
 800475e:	4608      	mov	r0, r1
 8004760:	4611      	mov	r1, r2
 8004762:	2200      	movs	r2, #0
 8004764:	602a      	str	r2, [r5, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	f7fc f970 	bl	8000a4c <_read>
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	d102      	bne.n	8004776 <_read_r+0x1e>
 8004770:	682b      	ldr	r3, [r5, #0]
 8004772:	b103      	cbz	r3, 8004776 <_read_r+0x1e>
 8004774:	6023      	str	r3, [r4, #0]
 8004776:	bd38      	pop	{r3, r4, r5, pc}
 8004778:	200002b4 	.word	0x200002b4

0800477c <_write_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	4d07      	ldr	r5, [pc, #28]	@ (800479c <_write_r+0x20>)
 8004780:	4604      	mov	r4, r0
 8004782:	4608      	mov	r0, r1
 8004784:	4611      	mov	r1, r2
 8004786:	2200      	movs	r2, #0
 8004788:	602a      	str	r2, [r5, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	f7fe ffbe 	bl	800370c <_write>
 8004790:	1c43      	adds	r3, r0, #1
 8004792:	d102      	bne.n	800479a <_write_r+0x1e>
 8004794:	682b      	ldr	r3, [r5, #0]
 8004796:	b103      	cbz	r3, 800479a <_write_r+0x1e>
 8004798:	6023      	str	r3, [r4, #0]
 800479a:	bd38      	pop	{r3, r4, r5, pc}
 800479c:	200002b4 	.word	0x200002b4

080047a0 <__errno>:
 80047a0:	4b01      	ldr	r3, [pc, #4]	@ (80047a8 <__errno+0x8>)
 80047a2:	6818      	ldr	r0, [r3, #0]
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20000018 	.word	0x20000018

080047ac <__libc_init_array>:
 80047ac:	b570      	push	{r4, r5, r6, lr}
 80047ae:	4d0d      	ldr	r5, [pc, #52]	@ (80047e4 <__libc_init_array+0x38>)
 80047b0:	4c0d      	ldr	r4, [pc, #52]	@ (80047e8 <__libc_init_array+0x3c>)
 80047b2:	1b64      	subs	r4, r4, r5
 80047b4:	10a4      	asrs	r4, r4, #2
 80047b6:	2600      	movs	r6, #0
 80047b8:	42a6      	cmp	r6, r4
 80047ba:	d109      	bne.n	80047d0 <__libc_init_array+0x24>
 80047bc:	4d0b      	ldr	r5, [pc, #44]	@ (80047ec <__libc_init_array+0x40>)
 80047be:	4c0c      	ldr	r4, [pc, #48]	@ (80047f0 <__libc_init_array+0x44>)
 80047c0:	f000 fd22 	bl	8005208 <_init>
 80047c4:	1b64      	subs	r4, r4, r5
 80047c6:	10a4      	asrs	r4, r4, #2
 80047c8:	2600      	movs	r6, #0
 80047ca:	42a6      	cmp	r6, r4
 80047cc:	d105      	bne.n	80047da <__libc_init_array+0x2e>
 80047ce:	bd70      	pop	{r4, r5, r6, pc}
 80047d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d4:	4798      	blx	r3
 80047d6:	3601      	adds	r6, #1
 80047d8:	e7ee      	b.n	80047b8 <__libc_init_array+0xc>
 80047da:	f855 3b04 	ldr.w	r3, [r5], #4
 80047de:	4798      	blx	r3
 80047e0:	3601      	adds	r6, #1
 80047e2:	e7f2      	b.n	80047ca <__libc_init_array+0x1e>
 80047e4:	080056fc 	.word	0x080056fc
 80047e8:	080056fc 	.word	0x080056fc
 80047ec:	080056fc 	.word	0x080056fc
 80047f0:	08005700 	.word	0x08005700

080047f4 <__retarget_lock_init_recursive>:
 80047f4:	4770      	bx	lr

080047f6 <__retarget_lock_acquire_recursive>:
 80047f6:	4770      	bx	lr

080047f8 <__retarget_lock_release_recursive>:
 80047f8:	4770      	bx	lr
	...

080047fc <_free_r>:
 80047fc:	b538      	push	{r3, r4, r5, lr}
 80047fe:	4605      	mov	r5, r0
 8004800:	2900      	cmp	r1, #0
 8004802:	d041      	beq.n	8004888 <_free_r+0x8c>
 8004804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004808:	1f0c      	subs	r4, r1, #4
 800480a:	2b00      	cmp	r3, #0
 800480c:	bfb8      	it	lt
 800480e:	18e4      	addlt	r4, r4, r3
 8004810:	f000 f8e0 	bl	80049d4 <__malloc_lock>
 8004814:	4a1d      	ldr	r2, [pc, #116]	@ (800488c <_free_r+0x90>)
 8004816:	6813      	ldr	r3, [r2, #0]
 8004818:	b933      	cbnz	r3, 8004828 <_free_r+0x2c>
 800481a:	6063      	str	r3, [r4, #4]
 800481c:	6014      	str	r4, [r2, #0]
 800481e:	4628      	mov	r0, r5
 8004820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004824:	f000 b8dc 	b.w	80049e0 <__malloc_unlock>
 8004828:	42a3      	cmp	r3, r4
 800482a:	d908      	bls.n	800483e <_free_r+0x42>
 800482c:	6820      	ldr	r0, [r4, #0]
 800482e:	1821      	adds	r1, r4, r0
 8004830:	428b      	cmp	r3, r1
 8004832:	bf01      	itttt	eq
 8004834:	6819      	ldreq	r1, [r3, #0]
 8004836:	685b      	ldreq	r3, [r3, #4]
 8004838:	1809      	addeq	r1, r1, r0
 800483a:	6021      	streq	r1, [r4, #0]
 800483c:	e7ed      	b.n	800481a <_free_r+0x1e>
 800483e:	461a      	mov	r2, r3
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	b10b      	cbz	r3, 8004848 <_free_r+0x4c>
 8004844:	42a3      	cmp	r3, r4
 8004846:	d9fa      	bls.n	800483e <_free_r+0x42>
 8004848:	6811      	ldr	r1, [r2, #0]
 800484a:	1850      	adds	r0, r2, r1
 800484c:	42a0      	cmp	r0, r4
 800484e:	d10b      	bne.n	8004868 <_free_r+0x6c>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4401      	add	r1, r0
 8004854:	1850      	adds	r0, r2, r1
 8004856:	4283      	cmp	r3, r0
 8004858:	6011      	str	r1, [r2, #0]
 800485a:	d1e0      	bne.n	800481e <_free_r+0x22>
 800485c:	6818      	ldr	r0, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	6053      	str	r3, [r2, #4]
 8004862:	4408      	add	r0, r1
 8004864:	6010      	str	r0, [r2, #0]
 8004866:	e7da      	b.n	800481e <_free_r+0x22>
 8004868:	d902      	bls.n	8004870 <_free_r+0x74>
 800486a:	230c      	movs	r3, #12
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	e7d6      	b.n	800481e <_free_r+0x22>
 8004870:	6820      	ldr	r0, [r4, #0]
 8004872:	1821      	adds	r1, r4, r0
 8004874:	428b      	cmp	r3, r1
 8004876:	bf04      	itt	eq
 8004878:	6819      	ldreq	r1, [r3, #0]
 800487a:	685b      	ldreq	r3, [r3, #4]
 800487c:	6063      	str	r3, [r4, #4]
 800487e:	bf04      	itt	eq
 8004880:	1809      	addeq	r1, r1, r0
 8004882:	6021      	streq	r1, [r4, #0]
 8004884:	6054      	str	r4, [r2, #4]
 8004886:	e7ca      	b.n	800481e <_free_r+0x22>
 8004888:	bd38      	pop	{r3, r4, r5, pc}
 800488a:	bf00      	nop
 800488c:	200002c0 	.word	0x200002c0

08004890 <sbrk_aligned>:
 8004890:	b570      	push	{r4, r5, r6, lr}
 8004892:	4e0f      	ldr	r6, [pc, #60]	@ (80048d0 <sbrk_aligned+0x40>)
 8004894:	460c      	mov	r4, r1
 8004896:	6831      	ldr	r1, [r6, #0]
 8004898:	4605      	mov	r5, r0
 800489a:	b911      	cbnz	r1, 80048a2 <sbrk_aligned+0x12>
 800489c:	f000 fca4 	bl	80051e8 <_sbrk_r>
 80048a0:	6030      	str	r0, [r6, #0]
 80048a2:	4621      	mov	r1, r4
 80048a4:	4628      	mov	r0, r5
 80048a6:	f000 fc9f 	bl	80051e8 <_sbrk_r>
 80048aa:	1c43      	adds	r3, r0, #1
 80048ac:	d103      	bne.n	80048b6 <sbrk_aligned+0x26>
 80048ae:	f04f 34ff 	mov.w	r4, #4294967295
 80048b2:	4620      	mov	r0, r4
 80048b4:	bd70      	pop	{r4, r5, r6, pc}
 80048b6:	1cc4      	adds	r4, r0, #3
 80048b8:	f024 0403 	bic.w	r4, r4, #3
 80048bc:	42a0      	cmp	r0, r4
 80048be:	d0f8      	beq.n	80048b2 <sbrk_aligned+0x22>
 80048c0:	1a21      	subs	r1, r4, r0
 80048c2:	4628      	mov	r0, r5
 80048c4:	f000 fc90 	bl	80051e8 <_sbrk_r>
 80048c8:	3001      	adds	r0, #1
 80048ca:	d1f2      	bne.n	80048b2 <sbrk_aligned+0x22>
 80048cc:	e7ef      	b.n	80048ae <sbrk_aligned+0x1e>
 80048ce:	bf00      	nop
 80048d0:	200002bc 	.word	0x200002bc

080048d4 <_malloc_r>:
 80048d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048d8:	1ccd      	adds	r5, r1, #3
 80048da:	f025 0503 	bic.w	r5, r5, #3
 80048de:	3508      	adds	r5, #8
 80048e0:	2d0c      	cmp	r5, #12
 80048e2:	bf38      	it	cc
 80048e4:	250c      	movcc	r5, #12
 80048e6:	2d00      	cmp	r5, #0
 80048e8:	4606      	mov	r6, r0
 80048ea:	db01      	blt.n	80048f0 <_malloc_r+0x1c>
 80048ec:	42a9      	cmp	r1, r5
 80048ee:	d904      	bls.n	80048fa <_malloc_r+0x26>
 80048f0:	230c      	movs	r3, #12
 80048f2:	6033      	str	r3, [r6, #0]
 80048f4:	2000      	movs	r0, #0
 80048f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80049d0 <_malloc_r+0xfc>
 80048fe:	f000 f869 	bl	80049d4 <__malloc_lock>
 8004902:	f8d8 3000 	ldr.w	r3, [r8]
 8004906:	461c      	mov	r4, r3
 8004908:	bb44      	cbnz	r4, 800495c <_malloc_r+0x88>
 800490a:	4629      	mov	r1, r5
 800490c:	4630      	mov	r0, r6
 800490e:	f7ff ffbf 	bl	8004890 <sbrk_aligned>
 8004912:	1c43      	adds	r3, r0, #1
 8004914:	4604      	mov	r4, r0
 8004916:	d158      	bne.n	80049ca <_malloc_r+0xf6>
 8004918:	f8d8 4000 	ldr.w	r4, [r8]
 800491c:	4627      	mov	r7, r4
 800491e:	2f00      	cmp	r7, #0
 8004920:	d143      	bne.n	80049aa <_malloc_r+0xd6>
 8004922:	2c00      	cmp	r4, #0
 8004924:	d04b      	beq.n	80049be <_malloc_r+0xea>
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	4639      	mov	r1, r7
 800492a:	4630      	mov	r0, r6
 800492c:	eb04 0903 	add.w	r9, r4, r3
 8004930:	f000 fc5a 	bl	80051e8 <_sbrk_r>
 8004934:	4581      	cmp	r9, r0
 8004936:	d142      	bne.n	80049be <_malloc_r+0xea>
 8004938:	6821      	ldr	r1, [r4, #0]
 800493a:	1a6d      	subs	r5, r5, r1
 800493c:	4629      	mov	r1, r5
 800493e:	4630      	mov	r0, r6
 8004940:	f7ff ffa6 	bl	8004890 <sbrk_aligned>
 8004944:	3001      	adds	r0, #1
 8004946:	d03a      	beq.n	80049be <_malloc_r+0xea>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	442b      	add	r3, r5
 800494c:	6023      	str	r3, [r4, #0]
 800494e:	f8d8 3000 	ldr.w	r3, [r8]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	bb62      	cbnz	r2, 80049b0 <_malloc_r+0xdc>
 8004956:	f8c8 7000 	str.w	r7, [r8]
 800495a:	e00f      	b.n	800497c <_malloc_r+0xa8>
 800495c:	6822      	ldr	r2, [r4, #0]
 800495e:	1b52      	subs	r2, r2, r5
 8004960:	d420      	bmi.n	80049a4 <_malloc_r+0xd0>
 8004962:	2a0b      	cmp	r2, #11
 8004964:	d917      	bls.n	8004996 <_malloc_r+0xc2>
 8004966:	1961      	adds	r1, r4, r5
 8004968:	42a3      	cmp	r3, r4
 800496a:	6025      	str	r5, [r4, #0]
 800496c:	bf18      	it	ne
 800496e:	6059      	strne	r1, [r3, #4]
 8004970:	6863      	ldr	r3, [r4, #4]
 8004972:	bf08      	it	eq
 8004974:	f8c8 1000 	streq.w	r1, [r8]
 8004978:	5162      	str	r2, [r4, r5]
 800497a:	604b      	str	r3, [r1, #4]
 800497c:	4630      	mov	r0, r6
 800497e:	f000 f82f 	bl	80049e0 <__malloc_unlock>
 8004982:	f104 000b 	add.w	r0, r4, #11
 8004986:	1d23      	adds	r3, r4, #4
 8004988:	f020 0007 	bic.w	r0, r0, #7
 800498c:	1ac2      	subs	r2, r0, r3
 800498e:	bf1c      	itt	ne
 8004990:	1a1b      	subne	r3, r3, r0
 8004992:	50a3      	strne	r3, [r4, r2]
 8004994:	e7af      	b.n	80048f6 <_malloc_r+0x22>
 8004996:	6862      	ldr	r2, [r4, #4]
 8004998:	42a3      	cmp	r3, r4
 800499a:	bf0c      	ite	eq
 800499c:	f8c8 2000 	streq.w	r2, [r8]
 80049a0:	605a      	strne	r2, [r3, #4]
 80049a2:	e7eb      	b.n	800497c <_malloc_r+0xa8>
 80049a4:	4623      	mov	r3, r4
 80049a6:	6864      	ldr	r4, [r4, #4]
 80049a8:	e7ae      	b.n	8004908 <_malloc_r+0x34>
 80049aa:	463c      	mov	r4, r7
 80049ac:	687f      	ldr	r7, [r7, #4]
 80049ae:	e7b6      	b.n	800491e <_malloc_r+0x4a>
 80049b0:	461a      	mov	r2, r3
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	42a3      	cmp	r3, r4
 80049b6:	d1fb      	bne.n	80049b0 <_malloc_r+0xdc>
 80049b8:	2300      	movs	r3, #0
 80049ba:	6053      	str	r3, [r2, #4]
 80049bc:	e7de      	b.n	800497c <_malloc_r+0xa8>
 80049be:	230c      	movs	r3, #12
 80049c0:	6033      	str	r3, [r6, #0]
 80049c2:	4630      	mov	r0, r6
 80049c4:	f000 f80c 	bl	80049e0 <__malloc_unlock>
 80049c8:	e794      	b.n	80048f4 <_malloc_r+0x20>
 80049ca:	6005      	str	r5, [r0, #0]
 80049cc:	e7d6      	b.n	800497c <_malloc_r+0xa8>
 80049ce:	bf00      	nop
 80049d0:	200002c0 	.word	0x200002c0

080049d4 <__malloc_lock>:
 80049d4:	4801      	ldr	r0, [pc, #4]	@ (80049dc <__malloc_lock+0x8>)
 80049d6:	f7ff bf0e 	b.w	80047f6 <__retarget_lock_acquire_recursive>
 80049da:	bf00      	nop
 80049dc:	200002b8 	.word	0x200002b8

080049e0 <__malloc_unlock>:
 80049e0:	4801      	ldr	r0, [pc, #4]	@ (80049e8 <__malloc_unlock+0x8>)
 80049e2:	f7ff bf09 	b.w	80047f8 <__retarget_lock_release_recursive>
 80049e6:	bf00      	nop
 80049e8:	200002b8 	.word	0x200002b8

080049ec <__sfputc_r>:
 80049ec:	6893      	ldr	r3, [r2, #8]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	b410      	push	{r4}
 80049f4:	6093      	str	r3, [r2, #8]
 80049f6:	da08      	bge.n	8004a0a <__sfputc_r+0x1e>
 80049f8:	6994      	ldr	r4, [r2, #24]
 80049fa:	42a3      	cmp	r3, r4
 80049fc:	db01      	blt.n	8004a02 <__sfputc_r+0x16>
 80049fe:	290a      	cmp	r1, #10
 8004a00:	d103      	bne.n	8004a0a <__sfputc_r+0x1e>
 8004a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a06:	f7ff bde8 	b.w	80045da <__swbuf_r>
 8004a0a:	6813      	ldr	r3, [r2, #0]
 8004a0c:	1c58      	adds	r0, r3, #1
 8004a0e:	6010      	str	r0, [r2, #0]
 8004a10:	7019      	strb	r1, [r3, #0]
 8004a12:	4608      	mov	r0, r1
 8004a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <__sfputs_r>:
 8004a1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1c:	4606      	mov	r6, r0
 8004a1e:	460f      	mov	r7, r1
 8004a20:	4614      	mov	r4, r2
 8004a22:	18d5      	adds	r5, r2, r3
 8004a24:	42ac      	cmp	r4, r5
 8004a26:	d101      	bne.n	8004a2c <__sfputs_r+0x12>
 8004a28:	2000      	movs	r0, #0
 8004a2a:	e007      	b.n	8004a3c <__sfputs_r+0x22>
 8004a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a30:	463a      	mov	r2, r7
 8004a32:	4630      	mov	r0, r6
 8004a34:	f7ff ffda 	bl	80049ec <__sfputc_r>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d1f3      	bne.n	8004a24 <__sfputs_r+0xa>
 8004a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a40 <_vfiprintf_r>:
 8004a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a44:	460d      	mov	r5, r1
 8004a46:	b09d      	sub	sp, #116	@ 0x74
 8004a48:	4614      	mov	r4, r2
 8004a4a:	4698      	mov	r8, r3
 8004a4c:	4606      	mov	r6, r0
 8004a4e:	b118      	cbz	r0, 8004a58 <_vfiprintf_r+0x18>
 8004a50:	6a03      	ldr	r3, [r0, #32]
 8004a52:	b90b      	cbnz	r3, 8004a58 <_vfiprintf_r+0x18>
 8004a54:	f7ff fcd8 	bl	8004408 <__sinit>
 8004a58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a5a:	07d9      	lsls	r1, r3, #31
 8004a5c:	d405      	bmi.n	8004a6a <_vfiprintf_r+0x2a>
 8004a5e:	89ab      	ldrh	r3, [r5, #12]
 8004a60:	059a      	lsls	r2, r3, #22
 8004a62:	d402      	bmi.n	8004a6a <_vfiprintf_r+0x2a>
 8004a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a66:	f7ff fec6 	bl	80047f6 <__retarget_lock_acquire_recursive>
 8004a6a:	89ab      	ldrh	r3, [r5, #12]
 8004a6c:	071b      	lsls	r3, r3, #28
 8004a6e:	d501      	bpl.n	8004a74 <_vfiprintf_r+0x34>
 8004a70:	692b      	ldr	r3, [r5, #16]
 8004a72:	b99b      	cbnz	r3, 8004a9c <_vfiprintf_r+0x5c>
 8004a74:	4629      	mov	r1, r5
 8004a76:	4630      	mov	r0, r6
 8004a78:	f7ff fdee 	bl	8004658 <__swsetup_r>
 8004a7c:	b170      	cbz	r0, 8004a9c <_vfiprintf_r+0x5c>
 8004a7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a80:	07dc      	lsls	r4, r3, #31
 8004a82:	d504      	bpl.n	8004a8e <_vfiprintf_r+0x4e>
 8004a84:	f04f 30ff 	mov.w	r0, #4294967295
 8004a88:	b01d      	add	sp, #116	@ 0x74
 8004a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a8e:	89ab      	ldrh	r3, [r5, #12]
 8004a90:	0598      	lsls	r0, r3, #22
 8004a92:	d4f7      	bmi.n	8004a84 <_vfiprintf_r+0x44>
 8004a94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a96:	f7ff feaf 	bl	80047f8 <__retarget_lock_release_recursive>
 8004a9a:	e7f3      	b.n	8004a84 <_vfiprintf_r+0x44>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004aa0:	2320      	movs	r3, #32
 8004aa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004aa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004aaa:	2330      	movs	r3, #48	@ 0x30
 8004aac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004c5c <_vfiprintf_r+0x21c>
 8004ab0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ab4:	f04f 0901 	mov.w	r9, #1
 8004ab8:	4623      	mov	r3, r4
 8004aba:	469a      	mov	sl, r3
 8004abc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ac0:	b10a      	cbz	r2, 8004ac6 <_vfiprintf_r+0x86>
 8004ac2:	2a25      	cmp	r2, #37	@ 0x25
 8004ac4:	d1f9      	bne.n	8004aba <_vfiprintf_r+0x7a>
 8004ac6:	ebba 0b04 	subs.w	fp, sl, r4
 8004aca:	d00b      	beq.n	8004ae4 <_vfiprintf_r+0xa4>
 8004acc:	465b      	mov	r3, fp
 8004ace:	4622      	mov	r2, r4
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	f7ff ffa1 	bl	8004a1a <__sfputs_r>
 8004ad8:	3001      	adds	r0, #1
 8004ada:	f000 80a7 	beq.w	8004c2c <_vfiprintf_r+0x1ec>
 8004ade:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ae0:	445a      	add	r2, fp
 8004ae2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f000 809f 	beq.w	8004c2c <_vfiprintf_r+0x1ec>
 8004aee:	2300      	movs	r3, #0
 8004af0:	f04f 32ff 	mov.w	r2, #4294967295
 8004af4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004af8:	f10a 0a01 	add.w	sl, sl, #1
 8004afc:	9304      	str	r3, [sp, #16]
 8004afe:	9307      	str	r3, [sp, #28]
 8004b00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b04:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b06:	4654      	mov	r4, sl
 8004b08:	2205      	movs	r2, #5
 8004b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b0e:	4853      	ldr	r0, [pc, #332]	@ (8004c5c <_vfiprintf_r+0x21c>)
 8004b10:	f7fb fb66 	bl	80001e0 <memchr>
 8004b14:	9a04      	ldr	r2, [sp, #16]
 8004b16:	b9d8      	cbnz	r0, 8004b50 <_vfiprintf_r+0x110>
 8004b18:	06d1      	lsls	r1, r2, #27
 8004b1a:	bf44      	itt	mi
 8004b1c:	2320      	movmi	r3, #32
 8004b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b22:	0713      	lsls	r3, r2, #28
 8004b24:	bf44      	itt	mi
 8004b26:	232b      	movmi	r3, #43	@ 0x2b
 8004b28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b32:	d015      	beq.n	8004b60 <_vfiprintf_r+0x120>
 8004b34:	9a07      	ldr	r2, [sp, #28]
 8004b36:	4654      	mov	r4, sl
 8004b38:	2000      	movs	r0, #0
 8004b3a:	f04f 0c0a 	mov.w	ip, #10
 8004b3e:	4621      	mov	r1, r4
 8004b40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b44:	3b30      	subs	r3, #48	@ 0x30
 8004b46:	2b09      	cmp	r3, #9
 8004b48:	d94b      	bls.n	8004be2 <_vfiprintf_r+0x1a2>
 8004b4a:	b1b0      	cbz	r0, 8004b7a <_vfiprintf_r+0x13a>
 8004b4c:	9207      	str	r2, [sp, #28]
 8004b4e:	e014      	b.n	8004b7a <_vfiprintf_r+0x13a>
 8004b50:	eba0 0308 	sub.w	r3, r0, r8
 8004b54:	fa09 f303 	lsl.w	r3, r9, r3
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	9304      	str	r3, [sp, #16]
 8004b5c:	46a2      	mov	sl, r4
 8004b5e:	e7d2      	b.n	8004b06 <_vfiprintf_r+0xc6>
 8004b60:	9b03      	ldr	r3, [sp, #12]
 8004b62:	1d19      	adds	r1, r3, #4
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	9103      	str	r1, [sp, #12]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	bfbb      	ittet	lt
 8004b6c:	425b      	neglt	r3, r3
 8004b6e:	f042 0202 	orrlt.w	r2, r2, #2
 8004b72:	9307      	strge	r3, [sp, #28]
 8004b74:	9307      	strlt	r3, [sp, #28]
 8004b76:	bfb8      	it	lt
 8004b78:	9204      	strlt	r2, [sp, #16]
 8004b7a:	7823      	ldrb	r3, [r4, #0]
 8004b7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b7e:	d10a      	bne.n	8004b96 <_vfiprintf_r+0x156>
 8004b80:	7863      	ldrb	r3, [r4, #1]
 8004b82:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b84:	d132      	bne.n	8004bec <_vfiprintf_r+0x1ac>
 8004b86:	9b03      	ldr	r3, [sp, #12]
 8004b88:	1d1a      	adds	r2, r3, #4
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	9203      	str	r2, [sp, #12]
 8004b8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b92:	3402      	adds	r4, #2
 8004b94:	9305      	str	r3, [sp, #20]
 8004b96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004c6c <_vfiprintf_r+0x22c>
 8004b9a:	7821      	ldrb	r1, [r4, #0]
 8004b9c:	2203      	movs	r2, #3
 8004b9e:	4650      	mov	r0, sl
 8004ba0:	f7fb fb1e 	bl	80001e0 <memchr>
 8004ba4:	b138      	cbz	r0, 8004bb6 <_vfiprintf_r+0x176>
 8004ba6:	9b04      	ldr	r3, [sp, #16]
 8004ba8:	eba0 000a 	sub.w	r0, r0, sl
 8004bac:	2240      	movs	r2, #64	@ 0x40
 8004bae:	4082      	lsls	r2, r0
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	3401      	adds	r4, #1
 8004bb4:	9304      	str	r3, [sp, #16]
 8004bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bba:	4829      	ldr	r0, [pc, #164]	@ (8004c60 <_vfiprintf_r+0x220>)
 8004bbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bc0:	2206      	movs	r2, #6
 8004bc2:	f7fb fb0d 	bl	80001e0 <memchr>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	d03f      	beq.n	8004c4a <_vfiprintf_r+0x20a>
 8004bca:	4b26      	ldr	r3, [pc, #152]	@ (8004c64 <_vfiprintf_r+0x224>)
 8004bcc:	bb1b      	cbnz	r3, 8004c16 <_vfiprintf_r+0x1d6>
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	3307      	adds	r3, #7
 8004bd2:	f023 0307 	bic.w	r3, r3, #7
 8004bd6:	3308      	adds	r3, #8
 8004bd8:	9303      	str	r3, [sp, #12]
 8004bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bdc:	443b      	add	r3, r7
 8004bde:	9309      	str	r3, [sp, #36]	@ 0x24
 8004be0:	e76a      	b.n	8004ab8 <_vfiprintf_r+0x78>
 8004be2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004be6:	460c      	mov	r4, r1
 8004be8:	2001      	movs	r0, #1
 8004bea:	e7a8      	b.n	8004b3e <_vfiprintf_r+0xfe>
 8004bec:	2300      	movs	r3, #0
 8004bee:	3401      	adds	r4, #1
 8004bf0:	9305      	str	r3, [sp, #20]
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	f04f 0c0a 	mov.w	ip, #10
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bfe:	3a30      	subs	r2, #48	@ 0x30
 8004c00:	2a09      	cmp	r2, #9
 8004c02:	d903      	bls.n	8004c0c <_vfiprintf_r+0x1cc>
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0c6      	beq.n	8004b96 <_vfiprintf_r+0x156>
 8004c08:	9105      	str	r1, [sp, #20]
 8004c0a:	e7c4      	b.n	8004b96 <_vfiprintf_r+0x156>
 8004c0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c10:	4604      	mov	r4, r0
 8004c12:	2301      	movs	r3, #1
 8004c14:	e7f0      	b.n	8004bf8 <_vfiprintf_r+0x1b8>
 8004c16:	ab03      	add	r3, sp, #12
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	462a      	mov	r2, r5
 8004c1c:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <_vfiprintf_r+0x228>)
 8004c1e:	a904      	add	r1, sp, #16
 8004c20:	4630      	mov	r0, r6
 8004c22:	f3af 8000 	nop.w
 8004c26:	4607      	mov	r7, r0
 8004c28:	1c78      	adds	r0, r7, #1
 8004c2a:	d1d6      	bne.n	8004bda <_vfiprintf_r+0x19a>
 8004c2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c2e:	07d9      	lsls	r1, r3, #31
 8004c30:	d405      	bmi.n	8004c3e <_vfiprintf_r+0x1fe>
 8004c32:	89ab      	ldrh	r3, [r5, #12]
 8004c34:	059a      	lsls	r2, r3, #22
 8004c36:	d402      	bmi.n	8004c3e <_vfiprintf_r+0x1fe>
 8004c38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c3a:	f7ff fddd 	bl	80047f8 <__retarget_lock_release_recursive>
 8004c3e:	89ab      	ldrh	r3, [r5, #12]
 8004c40:	065b      	lsls	r3, r3, #25
 8004c42:	f53f af1f 	bmi.w	8004a84 <_vfiprintf_r+0x44>
 8004c46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c48:	e71e      	b.n	8004a88 <_vfiprintf_r+0x48>
 8004c4a:	ab03      	add	r3, sp, #12
 8004c4c:	9300      	str	r3, [sp, #0]
 8004c4e:	462a      	mov	r2, r5
 8004c50:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <_vfiprintf_r+0x228>)
 8004c52:	a904      	add	r1, sp, #16
 8004c54:	4630      	mov	r0, r6
 8004c56:	f000 f879 	bl	8004d4c <_printf_i>
 8004c5a:	e7e4      	b.n	8004c26 <_vfiprintf_r+0x1e6>
 8004c5c:	080056c0 	.word	0x080056c0
 8004c60:	080056ca 	.word	0x080056ca
 8004c64:	00000000 	.word	0x00000000
 8004c68:	08004a1b 	.word	0x08004a1b
 8004c6c:	080056c6 	.word	0x080056c6

08004c70 <_printf_common>:
 8004c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c74:	4616      	mov	r6, r2
 8004c76:	4698      	mov	r8, r3
 8004c78:	688a      	ldr	r2, [r1, #8]
 8004c7a:	690b      	ldr	r3, [r1, #16]
 8004c7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c80:	4293      	cmp	r3, r2
 8004c82:	bfb8      	it	lt
 8004c84:	4613      	movlt	r3, r2
 8004c86:	6033      	str	r3, [r6, #0]
 8004c88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c8c:	4607      	mov	r7, r0
 8004c8e:	460c      	mov	r4, r1
 8004c90:	b10a      	cbz	r2, 8004c96 <_printf_common+0x26>
 8004c92:	3301      	adds	r3, #1
 8004c94:	6033      	str	r3, [r6, #0]
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	0699      	lsls	r1, r3, #26
 8004c9a:	bf42      	ittt	mi
 8004c9c:	6833      	ldrmi	r3, [r6, #0]
 8004c9e:	3302      	addmi	r3, #2
 8004ca0:	6033      	strmi	r3, [r6, #0]
 8004ca2:	6825      	ldr	r5, [r4, #0]
 8004ca4:	f015 0506 	ands.w	r5, r5, #6
 8004ca8:	d106      	bne.n	8004cb8 <_printf_common+0x48>
 8004caa:	f104 0a19 	add.w	sl, r4, #25
 8004cae:	68e3      	ldr	r3, [r4, #12]
 8004cb0:	6832      	ldr	r2, [r6, #0]
 8004cb2:	1a9b      	subs	r3, r3, r2
 8004cb4:	42ab      	cmp	r3, r5
 8004cb6:	dc26      	bgt.n	8004d06 <_printf_common+0x96>
 8004cb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004cbc:	6822      	ldr	r2, [r4, #0]
 8004cbe:	3b00      	subs	r3, #0
 8004cc0:	bf18      	it	ne
 8004cc2:	2301      	movne	r3, #1
 8004cc4:	0692      	lsls	r2, r2, #26
 8004cc6:	d42b      	bmi.n	8004d20 <_printf_common+0xb0>
 8004cc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ccc:	4641      	mov	r1, r8
 8004cce:	4638      	mov	r0, r7
 8004cd0:	47c8      	blx	r9
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d01e      	beq.n	8004d14 <_printf_common+0xa4>
 8004cd6:	6823      	ldr	r3, [r4, #0]
 8004cd8:	6922      	ldr	r2, [r4, #16]
 8004cda:	f003 0306 	and.w	r3, r3, #6
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	bf02      	ittt	eq
 8004ce2:	68e5      	ldreq	r5, [r4, #12]
 8004ce4:	6833      	ldreq	r3, [r6, #0]
 8004ce6:	1aed      	subeq	r5, r5, r3
 8004ce8:	68a3      	ldr	r3, [r4, #8]
 8004cea:	bf0c      	ite	eq
 8004cec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cf0:	2500      	movne	r5, #0
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	bfc4      	itt	gt
 8004cf6:	1a9b      	subgt	r3, r3, r2
 8004cf8:	18ed      	addgt	r5, r5, r3
 8004cfa:	2600      	movs	r6, #0
 8004cfc:	341a      	adds	r4, #26
 8004cfe:	42b5      	cmp	r5, r6
 8004d00:	d11a      	bne.n	8004d38 <_printf_common+0xc8>
 8004d02:	2000      	movs	r0, #0
 8004d04:	e008      	b.n	8004d18 <_printf_common+0xa8>
 8004d06:	2301      	movs	r3, #1
 8004d08:	4652      	mov	r2, sl
 8004d0a:	4641      	mov	r1, r8
 8004d0c:	4638      	mov	r0, r7
 8004d0e:	47c8      	blx	r9
 8004d10:	3001      	adds	r0, #1
 8004d12:	d103      	bne.n	8004d1c <_printf_common+0xac>
 8004d14:	f04f 30ff 	mov.w	r0, #4294967295
 8004d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d1c:	3501      	adds	r5, #1
 8004d1e:	e7c6      	b.n	8004cae <_printf_common+0x3e>
 8004d20:	18e1      	adds	r1, r4, r3
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	2030      	movs	r0, #48	@ 0x30
 8004d26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d2a:	4422      	add	r2, r4
 8004d2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d34:	3302      	adds	r3, #2
 8004d36:	e7c7      	b.n	8004cc8 <_printf_common+0x58>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	4622      	mov	r2, r4
 8004d3c:	4641      	mov	r1, r8
 8004d3e:	4638      	mov	r0, r7
 8004d40:	47c8      	blx	r9
 8004d42:	3001      	adds	r0, #1
 8004d44:	d0e6      	beq.n	8004d14 <_printf_common+0xa4>
 8004d46:	3601      	adds	r6, #1
 8004d48:	e7d9      	b.n	8004cfe <_printf_common+0x8e>
	...

08004d4c <_printf_i>:
 8004d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d50:	7e0f      	ldrb	r7, [r1, #24]
 8004d52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d54:	2f78      	cmp	r7, #120	@ 0x78
 8004d56:	4691      	mov	r9, r2
 8004d58:	4680      	mov	r8, r0
 8004d5a:	460c      	mov	r4, r1
 8004d5c:	469a      	mov	sl, r3
 8004d5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d62:	d807      	bhi.n	8004d74 <_printf_i+0x28>
 8004d64:	2f62      	cmp	r7, #98	@ 0x62
 8004d66:	d80a      	bhi.n	8004d7e <_printf_i+0x32>
 8004d68:	2f00      	cmp	r7, #0
 8004d6a:	f000 80d1 	beq.w	8004f10 <_printf_i+0x1c4>
 8004d6e:	2f58      	cmp	r7, #88	@ 0x58
 8004d70:	f000 80b8 	beq.w	8004ee4 <_printf_i+0x198>
 8004d74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d7c:	e03a      	b.n	8004df4 <_printf_i+0xa8>
 8004d7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d82:	2b15      	cmp	r3, #21
 8004d84:	d8f6      	bhi.n	8004d74 <_printf_i+0x28>
 8004d86:	a101      	add	r1, pc, #4	@ (adr r1, 8004d8c <_printf_i+0x40>)
 8004d88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d8c:	08004de5 	.word	0x08004de5
 8004d90:	08004df9 	.word	0x08004df9
 8004d94:	08004d75 	.word	0x08004d75
 8004d98:	08004d75 	.word	0x08004d75
 8004d9c:	08004d75 	.word	0x08004d75
 8004da0:	08004d75 	.word	0x08004d75
 8004da4:	08004df9 	.word	0x08004df9
 8004da8:	08004d75 	.word	0x08004d75
 8004dac:	08004d75 	.word	0x08004d75
 8004db0:	08004d75 	.word	0x08004d75
 8004db4:	08004d75 	.word	0x08004d75
 8004db8:	08004ef7 	.word	0x08004ef7
 8004dbc:	08004e23 	.word	0x08004e23
 8004dc0:	08004eb1 	.word	0x08004eb1
 8004dc4:	08004d75 	.word	0x08004d75
 8004dc8:	08004d75 	.word	0x08004d75
 8004dcc:	08004f19 	.word	0x08004f19
 8004dd0:	08004d75 	.word	0x08004d75
 8004dd4:	08004e23 	.word	0x08004e23
 8004dd8:	08004d75 	.word	0x08004d75
 8004ddc:	08004d75 	.word	0x08004d75
 8004de0:	08004eb9 	.word	0x08004eb9
 8004de4:	6833      	ldr	r3, [r6, #0]
 8004de6:	1d1a      	adds	r2, r3, #4
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6032      	str	r2, [r6, #0]
 8004dec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004df0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004df4:	2301      	movs	r3, #1
 8004df6:	e09c      	b.n	8004f32 <_printf_i+0x1e6>
 8004df8:	6833      	ldr	r3, [r6, #0]
 8004dfa:	6820      	ldr	r0, [r4, #0]
 8004dfc:	1d19      	adds	r1, r3, #4
 8004dfe:	6031      	str	r1, [r6, #0]
 8004e00:	0606      	lsls	r6, r0, #24
 8004e02:	d501      	bpl.n	8004e08 <_printf_i+0xbc>
 8004e04:	681d      	ldr	r5, [r3, #0]
 8004e06:	e003      	b.n	8004e10 <_printf_i+0xc4>
 8004e08:	0645      	lsls	r5, r0, #25
 8004e0a:	d5fb      	bpl.n	8004e04 <_printf_i+0xb8>
 8004e0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e10:	2d00      	cmp	r5, #0
 8004e12:	da03      	bge.n	8004e1c <_printf_i+0xd0>
 8004e14:	232d      	movs	r3, #45	@ 0x2d
 8004e16:	426d      	negs	r5, r5
 8004e18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e1c:	4858      	ldr	r0, [pc, #352]	@ (8004f80 <_printf_i+0x234>)
 8004e1e:	230a      	movs	r3, #10
 8004e20:	e011      	b.n	8004e46 <_printf_i+0xfa>
 8004e22:	6821      	ldr	r1, [r4, #0]
 8004e24:	6833      	ldr	r3, [r6, #0]
 8004e26:	0608      	lsls	r0, r1, #24
 8004e28:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e2c:	d402      	bmi.n	8004e34 <_printf_i+0xe8>
 8004e2e:	0649      	lsls	r1, r1, #25
 8004e30:	bf48      	it	mi
 8004e32:	b2ad      	uxthmi	r5, r5
 8004e34:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e36:	4852      	ldr	r0, [pc, #328]	@ (8004f80 <_printf_i+0x234>)
 8004e38:	6033      	str	r3, [r6, #0]
 8004e3a:	bf14      	ite	ne
 8004e3c:	230a      	movne	r3, #10
 8004e3e:	2308      	moveq	r3, #8
 8004e40:	2100      	movs	r1, #0
 8004e42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e46:	6866      	ldr	r6, [r4, #4]
 8004e48:	60a6      	str	r6, [r4, #8]
 8004e4a:	2e00      	cmp	r6, #0
 8004e4c:	db05      	blt.n	8004e5a <_printf_i+0x10e>
 8004e4e:	6821      	ldr	r1, [r4, #0]
 8004e50:	432e      	orrs	r6, r5
 8004e52:	f021 0104 	bic.w	r1, r1, #4
 8004e56:	6021      	str	r1, [r4, #0]
 8004e58:	d04b      	beq.n	8004ef2 <_printf_i+0x1a6>
 8004e5a:	4616      	mov	r6, r2
 8004e5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e60:	fb03 5711 	mls	r7, r3, r1, r5
 8004e64:	5dc7      	ldrb	r7, [r0, r7]
 8004e66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e6a:	462f      	mov	r7, r5
 8004e6c:	42bb      	cmp	r3, r7
 8004e6e:	460d      	mov	r5, r1
 8004e70:	d9f4      	bls.n	8004e5c <_printf_i+0x110>
 8004e72:	2b08      	cmp	r3, #8
 8004e74:	d10b      	bne.n	8004e8e <_printf_i+0x142>
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	07df      	lsls	r7, r3, #31
 8004e7a:	d508      	bpl.n	8004e8e <_printf_i+0x142>
 8004e7c:	6923      	ldr	r3, [r4, #16]
 8004e7e:	6861      	ldr	r1, [r4, #4]
 8004e80:	4299      	cmp	r1, r3
 8004e82:	bfde      	ittt	le
 8004e84:	2330      	movle	r3, #48	@ 0x30
 8004e86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e8e:	1b92      	subs	r2, r2, r6
 8004e90:	6122      	str	r2, [r4, #16]
 8004e92:	f8cd a000 	str.w	sl, [sp]
 8004e96:	464b      	mov	r3, r9
 8004e98:	aa03      	add	r2, sp, #12
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	4640      	mov	r0, r8
 8004e9e:	f7ff fee7 	bl	8004c70 <_printf_common>
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d14a      	bne.n	8004f3c <_printf_i+0x1f0>
 8004ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eaa:	b004      	add	sp, #16
 8004eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	f043 0320 	orr.w	r3, r3, #32
 8004eb6:	6023      	str	r3, [r4, #0]
 8004eb8:	4832      	ldr	r0, [pc, #200]	@ (8004f84 <_printf_i+0x238>)
 8004eba:	2778      	movs	r7, #120	@ 0x78
 8004ebc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ec0:	6823      	ldr	r3, [r4, #0]
 8004ec2:	6831      	ldr	r1, [r6, #0]
 8004ec4:	061f      	lsls	r7, r3, #24
 8004ec6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004eca:	d402      	bmi.n	8004ed2 <_printf_i+0x186>
 8004ecc:	065f      	lsls	r7, r3, #25
 8004ece:	bf48      	it	mi
 8004ed0:	b2ad      	uxthmi	r5, r5
 8004ed2:	6031      	str	r1, [r6, #0]
 8004ed4:	07d9      	lsls	r1, r3, #31
 8004ed6:	bf44      	itt	mi
 8004ed8:	f043 0320 	orrmi.w	r3, r3, #32
 8004edc:	6023      	strmi	r3, [r4, #0]
 8004ede:	b11d      	cbz	r5, 8004ee8 <_printf_i+0x19c>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	e7ad      	b.n	8004e40 <_printf_i+0xf4>
 8004ee4:	4826      	ldr	r0, [pc, #152]	@ (8004f80 <_printf_i+0x234>)
 8004ee6:	e7e9      	b.n	8004ebc <_printf_i+0x170>
 8004ee8:	6823      	ldr	r3, [r4, #0]
 8004eea:	f023 0320 	bic.w	r3, r3, #32
 8004eee:	6023      	str	r3, [r4, #0]
 8004ef0:	e7f6      	b.n	8004ee0 <_printf_i+0x194>
 8004ef2:	4616      	mov	r6, r2
 8004ef4:	e7bd      	b.n	8004e72 <_printf_i+0x126>
 8004ef6:	6833      	ldr	r3, [r6, #0]
 8004ef8:	6825      	ldr	r5, [r4, #0]
 8004efa:	6961      	ldr	r1, [r4, #20]
 8004efc:	1d18      	adds	r0, r3, #4
 8004efe:	6030      	str	r0, [r6, #0]
 8004f00:	062e      	lsls	r6, r5, #24
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	d501      	bpl.n	8004f0a <_printf_i+0x1be>
 8004f06:	6019      	str	r1, [r3, #0]
 8004f08:	e002      	b.n	8004f10 <_printf_i+0x1c4>
 8004f0a:	0668      	lsls	r0, r5, #25
 8004f0c:	d5fb      	bpl.n	8004f06 <_printf_i+0x1ba>
 8004f0e:	8019      	strh	r1, [r3, #0]
 8004f10:	2300      	movs	r3, #0
 8004f12:	6123      	str	r3, [r4, #16]
 8004f14:	4616      	mov	r6, r2
 8004f16:	e7bc      	b.n	8004e92 <_printf_i+0x146>
 8004f18:	6833      	ldr	r3, [r6, #0]
 8004f1a:	1d1a      	adds	r2, r3, #4
 8004f1c:	6032      	str	r2, [r6, #0]
 8004f1e:	681e      	ldr	r6, [r3, #0]
 8004f20:	6862      	ldr	r2, [r4, #4]
 8004f22:	2100      	movs	r1, #0
 8004f24:	4630      	mov	r0, r6
 8004f26:	f7fb f95b 	bl	80001e0 <memchr>
 8004f2a:	b108      	cbz	r0, 8004f30 <_printf_i+0x1e4>
 8004f2c:	1b80      	subs	r0, r0, r6
 8004f2e:	6060      	str	r0, [r4, #4]
 8004f30:	6863      	ldr	r3, [r4, #4]
 8004f32:	6123      	str	r3, [r4, #16]
 8004f34:	2300      	movs	r3, #0
 8004f36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f3a:	e7aa      	b.n	8004e92 <_printf_i+0x146>
 8004f3c:	6923      	ldr	r3, [r4, #16]
 8004f3e:	4632      	mov	r2, r6
 8004f40:	4649      	mov	r1, r9
 8004f42:	4640      	mov	r0, r8
 8004f44:	47d0      	blx	sl
 8004f46:	3001      	adds	r0, #1
 8004f48:	d0ad      	beq.n	8004ea6 <_printf_i+0x15a>
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	079b      	lsls	r3, r3, #30
 8004f4e:	d413      	bmi.n	8004f78 <_printf_i+0x22c>
 8004f50:	68e0      	ldr	r0, [r4, #12]
 8004f52:	9b03      	ldr	r3, [sp, #12]
 8004f54:	4298      	cmp	r0, r3
 8004f56:	bfb8      	it	lt
 8004f58:	4618      	movlt	r0, r3
 8004f5a:	e7a6      	b.n	8004eaa <_printf_i+0x15e>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	4632      	mov	r2, r6
 8004f60:	4649      	mov	r1, r9
 8004f62:	4640      	mov	r0, r8
 8004f64:	47d0      	blx	sl
 8004f66:	3001      	adds	r0, #1
 8004f68:	d09d      	beq.n	8004ea6 <_printf_i+0x15a>
 8004f6a:	3501      	adds	r5, #1
 8004f6c:	68e3      	ldr	r3, [r4, #12]
 8004f6e:	9903      	ldr	r1, [sp, #12]
 8004f70:	1a5b      	subs	r3, r3, r1
 8004f72:	42ab      	cmp	r3, r5
 8004f74:	dcf2      	bgt.n	8004f5c <_printf_i+0x210>
 8004f76:	e7eb      	b.n	8004f50 <_printf_i+0x204>
 8004f78:	2500      	movs	r5, #0
 8004f7a:	f104 0619 	add.w	r6, r4, #25
 8004f7e:	e7f5      	b.n	8004f6c <_printf_i+0x220>
 8004f80:	080056d1 	.word	0x080056d1
 8004f84:	080056e2 	.word	0x080056e2

08004f88 <__sflush_r>:
 8004f88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f90:	0716      	lsls	r6, r2, #28
 8004f92:	4605      	mov	r5, r0
 8004f94:	460c      	mov	r4, r1
 8004f96:	d454      	bmi.n	8005042 <__sflush_r+0xba>
 8004f98:	684b      	ldr	r3, [r1, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	dc02      	bgt.n	8004fa4 <__sflush_r+0x1c>
 8004f9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	dd48      	ble.n	8005036 <__sflush_r+0xae>
 8004fa4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fa6:	2e00      	cmp	r6, #0
 8004fa8:	d045      	beq.n	8005036 <__sflush_r+0xae>
 8004faa:	2300      	movs	r3, #0
 8004fac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004fb0:	682f      	ldr	r7, [r5, #0]
 8004fb2:	6a21      	ldr	r1, [r4, #32]
 8004fb4:	602b      	str	r3, [r5, #0]
 8004fb6:	d030      	beq.n	800501a <__sflush_r+0x92>
 8004fb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004fba:	89a3      	ldrh	r3, [r4, #12]
 8004fbc:	0759      	lsls	r1, r3, #29
 8004fbe:	d505      	bpl.n	8004fcc <__sflush_r+0x44>
 8004fc0:	6863      	ldr	r3, [r4, #4]
 8004fc2:	1ad2      	subs	r2, r2, r3
 8004fc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004fc6:	b10b      	cbz	r3, 8004fcc <__sflush_r+0x44>
 8004fc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004fca:	1ad2      	subs	r2, r2, r3
 8004fcc:	2300      	movs	r3, #0
 8004fce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fd0:	6a21      	ldr	r1, [r4, #32]
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	47b0      	blx	r6
 8004fd6:	1c43      	adds	r3, r0, #1
 8004fd8:	89a3      	ldrh	r3, [r4, #12]
 8004fda:	d106      	bne.n	8004fea <__sflush_r+0x62>
 8004fdc:	6829      	ldr	r1, [r5, #0]
 8004fde:	291d      	cmp	r1, #29
 8004fe0:	d82b      	bhi.n	800503a <__sflush_r+0xb2>
 8004fe2:	4a2a      	ldr	r2, [pc, #168]	@ (800508c <__sflush_r+0x104>)
 8004fe4:	40ca      	lsrs	r2, r1
 8004fe6:	07d6      	lsls	r6, r2, #31
 8004fe8:	d527      	bpl.n	800503a <__sflush_r+0xb2>
 8004fea:	2200      	movs	r2, #0
 8004fec:	6062      	str	r2, [r4, #4]
 8004fee:	04d9      	lsls	r1, r3, #19
 8004ff0:	6922      	ldr	r2, [r4, #16]
 8004ff2:	6022      	str	r2, [r4, #0]
 8004ff4:	d504      	bpl.n	8005000 <__sflush_r+0x78>
 8004ff6:	1c42      	adds	r2, r0, #1
 8004ff8:	d101      	bne.n	8004ffe <__sflush_r+0x76>
 8004ffa:	682b      	ldr	r3, [r5, #0]
 8004ffc:	b903      	cbnz	r3, 8005000 <__sflush_r+0x78>
 8004ffe:	6560      	str	r0, [r4, #84]	@ 0x54
 8005000:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005002:	602f      	str	r7, [r5, #0]
 8005004:	b1b9      	cbz	r1, 8005036 <__sflush_r+0xae>
 8005006:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800500a:	4299      	cmp	r1, r3
 800500c:	d002      	beq.n	8005014 <__sflush_r+0x8c>
 800500e:	4628      	mov	r0, r5
 8005010:	f7ff fbf4 	bl	80047fc <_free_r>
 8005014:	2300      	movs	r3, #0
 8005016:	6363      	str	r3, [r4, #52]	@ 0x34
 8005018:	e00d      	b.n	8005036 <__sflush_r+0xae>
 800501a:	2301      	movs	r3, #1
 800501c:	4628      	mov	r0, r5
 800501e:	47b0      	blx	r6
 8005020:	4602      	mov	r2, r0
 8005022:	1c50      	adds	r0, r2, #1
 8005024:	d1c9      	bne.n	8004fba <__sflush_r+0x32>
 8005026:	682b      	ldr	r3, [r5, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0c6      	beq.n	8004fba <__sflush_r+0x32>
 800502c:	2b1d      	cmp	r3, #29
 800502e:	d001      	beq.n	8005034 <__sflush_r+0xac>
 8005030:	2b16      	cmp	r3, #22
 8005032:	d11e      	bne.n	8005072 <__sflush_r+0xea>
 8005034:	602f      	str	r7, [r5, #0]
 8005036:	2000      	movs	r0, #0
 8005038:	e022      	b.n	8005080 <__sflush_r+0xf8>
 800503a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800503e:	b21b      	sxth	r3, r3
 8005040:	e01b      	b.n	800507a <__sflush_r+0xf2>
 8005042:	690f      	ldr	r7, [r1, #16]
 8005044:	2f00      	cmp	r7, #0
 8005046:	d0f6      	beq.n	8005036 <__sflush_r+0xae>
 8005048:	0793      	lsls	r3, r2, #30
 800504a:	680e      	ldr	r6, [r1, #0]
 800504c:	bf08      	it	eq
 800504e:	694b      	ldreq	r3, [r1, #20]
 8005050:	600f      	str	r7, [r1, #0]
 8005052:	bf18      	it	ne
 8005054:	2300      	movne	r3, #0
 8005056:	eba6 0807 	sub.w	r8, r6, r7
 800505a:	608b      	str	r3, [r1, #8]
 800505c:	f1b8 0f00 	cmp.w	r8, #0
 8005060:	dde9      	ble.n	8005036 <__sflush_r+0xae>
 8005062:	6a21      	ldr	r1, [r4, #32]
 8005064:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005066:	4643      	mov	r3, r8
 8005068:	463a      	mov	r2, r7
 800506a:	4628      	mov	r0, r5
 800506c:	47b0      	blx	r6
 800506e:	2800      	cmp	r0, #0
 8005070:	dc08      	bgt.n	8005084 <__sflush_r+0xfc>
 8005072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800507a:	81a3      	strh	r3, [r4, #12]
 800507c:	f04f 30ff 	mov.w	r0, #4294967295
 8005080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005084:	4407      	add	r7, r0
 8005086:	eba8 0800 	sub.w	r8, r8, r0
 800508a:	e7e7      	b.n	800505c <__sflush_r+0xd4>
 800508c:	20400001 	.word	0x20400001

08005090 <_fflush_r>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	690b      	ldr	r3, [r1, #16]
 8005094:	4605      	mov	r5, r0
 8005096:	460c      	mov	r4, r1
 8005098:	b913      	cbnz	r3, 80050a0 <_fflush_r+0x10>
 800509a:	2500      	movs	r5, #0
 800509c:	4628      	mov	r0, r5
 800509e:	bd38      	pop	{r3, r4, r5, pc}
 80050a0:	b118      	cbz	r0, 80050aa <_fflush_r+0x1a>
 80050a2:	6a03      	ldr	r3, [r0, #32]
 80050a4:	b90b      	cbnz	r3, 80050aa <_fflush_r+0x1a>
 80050a6:	f7ff f9af 	bl	8004408 <__sinit>
 80050aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f3      	beq.n	800509a <_fflush_r+0xa>
 80050b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80050b4:	07d0      	lsls	r0, r2, #31
 80050b6:	d404      	bmi.n	80050c2 <_fflush_r+0x32>
 80050b8:	0599      	lsls	r1, r3, #22
 80050ba:	d402      	bmi.n	80050c2 <_fflush_r+0x32>
 80050bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050be:	f7ff fb9a 	bl	80047f6 <__retarget_lock_acquire_recursive>
 80050c2:	4628      	mov	r0, r5
 80050c4:	4621      	mov	r1, r4
 80050c6:	f7ff ff5f 	bl	8004f88 <__sflush_r>
 80050ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050cc:	07da      	lsls	r2, r3, #31
 80050ce:	4605      	mov	r5, r0
 80050d0:	d4e4      	bmi.n	800509c <_fflush_r+0xc>
 80050d2:	89a3      	ldrh	r3, [r4, #12]
 80050d4:	059b      	lsls	r3, r3, #22
 80050d6:	d4e1      	bmi.n	800509c <_fflush_r+0xc>
 80050d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050da:	f7ff fb8d 	bl	80047f8 <__retarget_lock_release_recursive>
 80050de:	e7dd      	b.n	800509c <_fflush_r+0xc>

080050e0 <__swhatbuf_r>:
 80050e0:	b570      	push	{r4, r5, r6, lr}
 80050e2:	460c      	mov	r4, r1
 80050e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e8:	2900      	cmp	r1, #0
 80050ea:	b096      	sub	sp, #88	@ 0x58
 80050ec:	4615      	mov	r5, r2
 80050ee:	461e      	mov	r6, r3
 80050f0:	da0d      	bge.n	800510e <__swhatbuf_r+0x2e>
 80050f2:	89a3      	ldrh	r3, [r4, #12]
 80050f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80050f8:	f04f 0100 	mov.w	r1, #0
 80050fc:	bf14      	ite	ne
 80050fe:	2340      	movne	r3, #64	@ 0x40
 8005100:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005104:	2000      	movs	r0, #0
 8005106:	6031      	str	r1, [r6, #0]
 8005108:	602b      	str	r3, [r5, #0]
 800510a:	b016      	add	sp, #88	@ 0x58
 800510c:	bd70      	pop	{r4, r5, r6, pc}
 800510e:	466a      	mov	r2, sp
 8005110:	f000 f848 	bl	80051a4 <_fstat_r>
 8005114:	2800      	cmp	r0, #0
 8005116:	dbec      	blt.n	80050f2 <__swhatbuf_r+0x12>
 8005118:	9901      	ldr	r1, [sp, #4]
 800511a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800511e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005122:	4259      	negs	r1, r3
 8005124:	4159      	adcs	r1, r3
 8005126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800512a:	e7eb      	b.n	8005104 <__swhatbuf_r+0x24>

0800512c <__smakebuf_r>:
 800512c:	898b      	ldrh	r3, [r1, #12]
 800512e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005130:	079d      	lsls	r5, r3, #30
 8005132:	4606      	mov	r6, r0
 8005134:	460c      	mov	r4, r1
 8005136:	d507      	bpl.n	8005148 <__smakebuf_r+0x1c>
 8005138:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800513c:	6023      	str	r3, [r4, #0]
 800513e:	6123      	str	r3, [r4, #16]
 8005140:	2301      	movs	r3, #1
 8005142:	6163      	str	r3, [r4, #20]
 8005144:	b003      	add	sp, #12
 8005146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005148:	ab01      	add	r3, sp, #4
 800514a:	466a      	mov	r2, sp
 800514c:	f7ff ffc8 	bl	80050e0 <__swhatbuf_r>
 8005150:	9f00      	ldr	r7, [sp, #0]
 8005152:	4605      	mov	r5, r0
 8005154:	4639      	mov	r1, r7
 8005156:	4630      	mov	r0, r6
 8005158:	f7ff fbbc 	bl	80048d4 <_malloc_r>
 800515c:	b948      	cbnz	r0, 8005172 <__smakebuf_r+0x46>
 800515e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005162:	059a      	lsls	r2, r3, #22
 8005164:	d4ee      	bmi.n	8005144 <__smakebuf_r+0x18>
 8005166:	f023 0303 	bic.w	r3, r3, #3
 800516a:	f043 0302 	orr.w	r3, r3, #2
 800516e:	81a3      	strh	r3, [r4, #12]
 8005170:	e7e2      	b.n	8005138 <__smakebuf_r+0xc>
 8005172:	89a3      	ldrh	r3, [r4, #12]
 8005174:	6020      	str	r0, [r4, #0]
 8005176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800517a:	81a3      	strh	r3, [r4, #12]
 800517c:	9b01      	ldr	r3, [sp, #4]
 800517e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005182:	b15b      	cbz	r3, 800519c <__smakebuf_r+0x70>
 8005184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005188:	4630      	mov	r0, r6
 800518a:	f000 f81d 	bl	80051c8 <_isatty_r>
 800518e:	b128      	cbz	r0, 800519c <__smakebuf_r+0x70>
 8005190:	89a3      	ldrh	r3, [r4, #12]
 8005192:	f023 0303 	bic.w	r3, r3, #3
 8005196:	f043 0301 	orr.w	r3, r3, #1
 800519a:	81a3      	strh	r3, [r4, #12]
 800519c:	89a3      	ldrh	r3, [r4, #12]
 800519e:	431d      	orrs	r5, r3
 80051a0:	81a5      	strh	r5, [r4, #12]
 80051a2:	e7cf      	b.n	8005144 <__smakebuf_r+0x18>

080051a4 <_fstat_r>:
 80051a4:	b538      	push	{r3, r4, r5, lr}
 80051a6:	4d07      	ldr	r5, [pc, #28]	@ (80051c4 <_fstat_r+0x20>)
 80051a8:	2300      	movs	r3, #0
 80051aa:	4604      	mov	r4, r0
 80051ac:	4608      	mov	r0, r1
 80051ae:	4611      	mov	r1, r2
 80051b0:	602b      	str	r3, [r5, #0]
 80051b2:	f7fb fc74 	bl	8000a9e <_fstat>
 80051b6:	1c43      	adds	r3, r0, #1
 80051b8:	d102      	bne.n	80051c0 <_fstat_r+0x1c>
 80051ba:	682b      	ldr	r3, [r5, #0]
 80051bc:	b103      	cbz	r3, 80051c0 <_fstat_r+0x1c>
 80051be:	6023      	str	r3, [r4, #0]
 80051c0:	bd38      	pop	{r3, r4, r5, pc}
 80051c2:	bf00      	nop
 80051c4:	200002b4 	.word	0x200002b4

080051c8 <_isatty_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4d06      	ldr	r5, [pc, #24]	@ (80051e4 <_isatty_r+0x1c>)
 80051cc:	2300      	movs	r3, #0
 80051ce:	4604      	mov	r4, r0
 80051d0:	4608      	mov	r0, r1
 80051d2:	602b      	str	r3, [r5, #0]
 80051d4:	f7fb fc73 	bl	8000abe <_isatty>
 80051d8:	1c43      	adds	r3, r0, #1
 80051da:	d102      	bne.n	80051e2 <_isatty_r+0x1a>
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	b103      	cbz	r3, 80051e2 <_isatty_r+0x1a>
 80051e0:	6023      	str	r3, [r4, #0]
 80051e2:	bd38      	pop	{r3, r4, r5, pc}
 80051e4:	200002b4 	.word	0x200002b4

080051e8 <_sbrk_r>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4d06      	ldr	r5, [pc, #24]	@ (8005204 <_sbrk_r+0x1c>)
 80051ec:	2300      	movs	r3, #0
 80051ee:	4604      	mov	r4, r0
 80051f0:	4608      	mov	r0, r1
 80051f2:	602b      	str	r3, [r5, #0]
 80051f4:	f7fb fc7c 	bl	8000af0 <_sbrk>
 80051f8:	1c43      	adds	r3, r0, #1
 80051fa:	d102      	bne.n	8005202 <_sbrk_r+0x1a>
 80051fc:	682b      	ldr	r3, [r5, #0]
 80051fe:	b103      	cbz	r3, 8005202 <_sbrk_r+0x1a>
 8005200:	6023      	str	r3, [r4, #0]
 8005202:	bd38      	pop	{r3, r4, r5, pc}
 8005204:	200002b4 	.word	0x200002b4

08005208 <_init>:
 8005208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520a:	bf00      	nop
 800520c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800520e:	bc08      	pop	{r3}
 8005210:	469e      	mov	lr, r3
 8005212:	4770      	bx	lr

08005214 <_fini>:
 8005214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005216:	bf00      	nop
 8005218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800521a:	bc08      	pop	{r3}
 800521c:	469e      	mov	lr, r3
 800521e:	4770      	bx	lr
