{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648247443543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648247443545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 18:30:43 2022 " "Processing started: Fri Mar 25 18:30:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648247443545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648247443545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reset_circuit -c reset_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off reset_circuit -c reset_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648247443546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1648247444009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavior " "Found design unit 1: pc-Behavior" {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445141 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445341 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavior " "Found design unit 1: add-Behavior" {  } { { "add.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445374 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-Behavior " "Found design unit 1: fulladd-Behavior" {  } { { "fulladd.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445406 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-Behavior " "Found design unit 1: adder32-Behavior" {  } { { "adder32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445420 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-Behavior " "Found design unit 1: adder16-Behavior" {  } { { "adder16.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445435 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445454 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Behavior " "Found design unit 1: data_mem-Behavior" {  } { { "data_mem.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/data_mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445482 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-Behavior " "Found design unit 1: RED-Behavior" {  } { { "RED.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/RED.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445499 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "RED.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/RED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-Behavior " "Found design unit 1: UZE-Behavior" {  } { { "UZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/UZE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445512 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/UZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-Behavior " "Found design unit 1: LZE-Behavior" {  } { { "LZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/LZE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445527 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/LZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Found design unit 1: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Data_Path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-Behavior " "Found design unit 1: Data_Path-Behavior" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445557 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_test_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445573 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-description " "Found design unit 1: cpu1-description" {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445588 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445604 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-Behavior " "Found design unit 1: reset_circuit-Behavior" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/reset_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445616 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_New.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Control_New.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_New-description " "Found design unit 1: Control_New-description" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_New " "Found entity 1: Control_New" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247445633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247445633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648247445836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "cpu_test_sim.vhd" "main_memory" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247445844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.mif " "Parameter \"init_file\" = \"system_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446015 ""}  } { { "system_memory.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/system_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648247446015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04d1 " "Found entity 1: altsyncram_04d1" {  } { { "db/altsyncram_04d1.tdf" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/db/altsyncram_04d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247446099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247446099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04d1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated " "Elaborating entity \"altsyncram_04d1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/Quartus14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "cpu_test_sim.vhd" "main_processor" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446183 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(20) " "VHDL Signal Declaration warning at cpu1.vhd(20): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247446187 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out7 cpu1.vhd(96) " "VHDL Signal Declaration warning at cpu1.vhd(96): used implicit default value for signal \"out7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247446187 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out6 cpu1.vhd(96) " "VHDL Signal Declaration warning at cpu1.vhd(96): used implicit default value for signal \"out6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247446187 "|cpu_test_sim|cpu1:main_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu1:main_processor\|data_path:dat " "Elaborating entity \"data_path\" for hierarchy \"cpu1:main_processor\|data_path:dat\"" {  } { { "cpu1.vhd" "dat" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446188 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_C Data_Path.vhd(25) " "VHDL Signal Declaration warning at Data_Path.vhd(25): used implicit default value for signal \"Out_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247446193 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_Z Data_Path.vhd(26) " "VHDL Signal Declaration warning at Data_Path.vhd(26): used implicit default value for signal \"Out_Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648247446193 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag Data_Path.vhd(164) " "Verilog HDL or VHDL warning at Data_Path.vhd(164): object \"zero_flag\" assigned a value but never read" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648247446193 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag Data_Path.vhd(165) " "Verilog HDL or VHDL warning at Data_Path.vhd(165): object \"carry_flag\" assigned a value but never read" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648247446193 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp Data_Path.vhd(166) " "VHDL Signal Declaration warning at Data_Path.vhd(166): used explicit default value for signal \"temp\" because signal was never assigned a value" {  } { { "Data_Path.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 166 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1648247446193 "|cpu_test_sim|cpu1:main_processor|data_path:dat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 cpu1:main_processor\|data_path:dat\|register32:IR " "Elaborating entity \"register32\" for hierarchy \"cpu1:main_processor\|data_path:dat\|register32:IR\"" {  } { { "Data_Path.vhd" "IR" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZE cpu1:main_processor\|data_path:dat\|LZE:LZE_PC " "Elaborating entity \"LZE\" for hierarchy \"cpu1:main_processor\|data_path:dat\|LZE:LZE_PC\"" {  } { { "Data_Path.vhd" "LZE_PC" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446197 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros LZE.vhd(11) " "VHDL Signal Declaration warning at LZE.vhd(11): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "LZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/LZE.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1648247446198 "|cpu_test_sim|cpu1:main_processor|data_path:dat|LZE:LZE_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|data_path:dat\|pc:PC0 " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|data_path:dat\|pc:PC0\"" {  } { { "Data_Path.vhd" "PC0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add cpu1:main_processor\|data_path:dat\|pc:PC0\|add:add0 " "Elaborating entity \"add\" for hierarchy \"cpu1:main_processor\|data_path:dat\|pc:PC0\|add:add0\"" {  } { { "pc.vhd" "add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 cpu1:main_processor\|data_path:dat\|pc:PC0\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"cpu1:main_processor\|data_path:dat\|pc:PC0\|mux2to1:mux0\"" {  } { { "pc.vhd" "mux0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/pc.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RED cpu1:main_processor\|data_path:dat\|RED:RED_Data_Mem " "Elaborating entity \"RED\" for hierarchy \"cpu1:main_processor\|data_path:dat\|RED:RED_Data_Mem\"" {  } { { "Data_Path.vhd" "RED_Data_Mem" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0 " "Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\"" {  } { { "Data_Path.vhd" "Data_Mem0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UZE cpu1:main_processor\|data_path:dat\|UZE:UZE_IM_MUX1 " "Elaborating entity \"UZE\" for hierarchy \"cpu1:main_processor\|data_path:dat\|UZE:UZE_IM_MUX1\"" {  } { { "Data_Path.vhd" "UZE_IM_MUX1" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446219 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros UZE.vhd(11) " "VHDL Signal Declaration warning at UZE.vhd(11): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "UZE.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/UZE.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1648247446220 "|cpu_test_sim|cpu1:main_processor|data_path:dat|UZE:UZE_IM_MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 cpu1:main_processor\|data_path:dat\|mux4to1:IM_MUX2a " "Elaborating entity \"mux4to1\" for hierarchy \"cpu1:main_processor\|data_path:dat\|mux4to1:IM_MUX2a\"" {  } { { "Data_Path.vhd" "IM_MUX2a" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu1:main_processor\|data_path:dat\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\"" {  } { { "Data_Path.vhd" "ALU0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Data_Path.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446226 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"result_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247446228 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247446228 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247446228 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247446228 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648247446228 "|CPU_TEST_Sim|cpu1:main_processor|data_path:dat|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0 " "Elaborating entity \"adder32\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\"" {  } { { "ALU.vhd" "add0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/ALU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0 " "Elaborating entity \"adder16\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\"" {  } { { "adder32.vhd" "stage0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder32.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\"" {  } { { "adder16.vhd" "stage0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder16.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"cpu1:main_processor\|data_path:dat\|ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0\"" {  } { { "adder4.vhd" "stage0" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/adder4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_New cpu1:main_processor\|Control_New:control_unit " "Elaborating entity \"Control_New\" for hierarchy \"cpu1:main_processor\|Control_New:control_unit\"" {  } { { "cpu1.vhd" "control_unit" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446315 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446317 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"en\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wen Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"wen\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 Control_New.vhd(33) " "VHDL Process Statement warning at Control_New.vhd(33): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] Control_New.vhd(33) " "Inferred latch for \"IM_MUX2\[0\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] Control_New.vhd(33) " "Inferred latch for \"IM_MUX2\[1\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 Control_New.vhd(33) " "Inferred latch for \"IM_MUX1\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] Control_New.vhd(33) " "Inferred latch for \"ALU_op\[0\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] Control_New.vhd(33) " "Inferred latch for \"ALU_op\[1\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] Control_New.vhd(33) " "Inferred latch for \"ALU_op\[2\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux Control_New.vhd(33) " "Inferred latch for \"B_Mux\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux Control_New.vhd(33) " "Inferred latch for \"A_Mux\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux Control_New.vhd(33) " "Inferred latch for \"REG_Mux\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen Control_New.vhd(33) " "Inferred latch for \"wen\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en Control_New.vhd(33) " "Inferred latch for \"en\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z Control_New.vhd(33) " "Inferred latch for \"ld_Z\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z Control_New.vhd(33) " "Inferred latch for \"clr_Z\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C Control_New.vhd(33) " "Inferred latch for \"ld_C\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C Control_New.vhd(33) " "Inferred latch for \"clr_C\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B Control_New.vhd(33) " "Inferred latch for \"clr_B\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B Control_New.vhd(33) " "Inferred latch for \"ld_B\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A Control_New.vhd(33) " "Inferred latch for \"ld_A\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A Control_New.vhd(33) " "Inferred latch for \"clr_A\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC Control_New.vhd(33) " "Inferred latch for \"inc_PC\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC Control_New.vhd(33) " "Inferred latch for \"ld_PC\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR Control_New.vhd(33) " "Inferred latch for \"ld_IR\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR Control_New.vhd(33) " "Inferred latch for \"clr_IR\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] Control_New.vhd(33) " "Inferred latch for \"DATA_Mux\[0\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446318 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] Control_New.vhd(33) " "Inferred latch for \"DATA_Mux\[1\]\" at Control_New.vhd(33)" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648247446319 "|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:reset " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:reset\"" {  } { { "cpu1.vhd" "reset" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu1.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247446320 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0 " "Inferred dual-clock RAM node \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1648247447037 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|DATAMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1648247447364 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1648247447364 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1648247447364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0 " "Elaborated megafunction instantiation \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0 " "Instantiated megafunction \"cpu1:main_processor\|data_path:dat\|data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648247447380 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648247447380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/db/altsyncram_hie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648247447453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648247447453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[0\] " "Latch cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_0 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_0" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[1\] " "Latch cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ALU_op\[0\] " "Latch cpu1:main_processor\|Control_New:control_unit\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ALU_op\[2\] " "Latch cpu1:main_processor\|Control_New:control_unit\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[0\] " "Latch cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[1\] " "Latch cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX1 " "Latch cpu1:main_processor\|Control_New:control_unit\|IM_MUX1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ALU_op\[1\] " "Latch cpu1:main_processor\|Control_New:control_unit\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447771 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|A_Mux " "Latch cpu1:main_processor\|Control_New:control_unit\|A_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_1" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|clr_A " "Latch cpu1:main_processor\|Control_New:control_unit\|clr_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ld_A " "Latch cpu1:main_processor\|Control_New:control_unit\|ld_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|B_Mux " "Latch cpu1:main_processor\|Control_New:control_unit\|B_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|clr_B " "Latch cpu1:main_processor\|Control_New:control_unit\|clr_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[30\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[30\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ld_B " "Latch cpu1:main_processor\|Control_New:control_unit\|ld_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|inc_PC " "Latch cpu1:main_processor\|Control_New:control_unit\|inc_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|ld_PC " "Latch cpu1:main_processor\|Control_New:control_unit\|ld_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|wen " "Latch cpu1:main_processor\|Control_New:control_unit\|wen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|en " "Latch cpu1:main_processor\|Control_New:control_unit\|en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|Control_New:control_unit\|REG_Mux " "Latch cpu1:main_processor\|Control_New:control_unit\|REG_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|Control_New:control_unit\|present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|Control_New:control_unit\|present_state.state_1" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648247447772 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648247447772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outC GND " "Pin \"outC\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247448084 "|CPU_TEST_Sim|outC"} { "Warning" "WMLS_MLS_STUCK_PIN" "outZ GND " "Pin \"outZ\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247448084 "|CPU_TEST_Sim|outZ"} { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247448084 "|CPU_TEST_Sim|wEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "wen_mem GND " "Pin \"wen_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247448084 "|CPU_TEST_Sim|wen_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "en_mem GND " "Pin \"en_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648247448084 "|CPU_TEST_Sim|en_mem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1648247448084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648247448168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648247452696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648247452696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1029 " "Implemented 1029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648247453064 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648247453064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "756 " "Implemented 756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648247453064 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1648247453064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648247453064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648247453165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 18:30:53 2022 " "Processing ended: Fri Mar 25 18:30:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648247453165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648247453165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648247453165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648247453165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648247456582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648247456583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 18:30:55 2022 " "Processing started: Fri Mar 25 18:30:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648247456583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648247456583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648247456584 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648247457035 ""}
{ "Info" "0" "" "Project  = reset_circuit" {  } {  } 0 0 "Project  = reset_circuit" 0 0 "Fitter" 0 0 1648247457037 ""}
{ "Info" "0" "" "Revision = reset_circuit" {  } {  } 0 0 "Revision = reset_circuit" 0 0 "Fitter" 0 0 1648247457037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1648247457212 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reset_circuit EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"reset_circuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648247457270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648247457313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648247457314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648247457314 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a0 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1648247457389 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1648247457389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648247457968 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648247458070 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648247458070 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2838 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648247458079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2840 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648247458079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2842 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648247458079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2844 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648247458079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2846 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648247458079 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648247458079 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648247458082 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648247458096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "No exact pin location assignment(s) for 209 pins of 209 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1648247458820 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1648247459338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reset_circuit.sdc " "Synopsys Design Constraints File file not found: 'reset_circuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648247459341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648247459341 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648247459354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648247459355 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648247459356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[24\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 471 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[25\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[25\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 472 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[26\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[26\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 473 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[27\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[27\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 474 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[28\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 475 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[29\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[29\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 476 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[30\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[30\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 477 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\] " "Destination node cpu1:main_processor\|data_path:dat\|register32:IR\|Q\[31\]" {  } { { "register32.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/register32.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|data_path:dat|register32:IR|Q[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 478 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|Control_New:control_unit\|present_state.state_0 " "Destination node cpu1:main_processor\|Control_New:control_unit\|present_state.state_0" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|present_state.state_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|Control_New:control_unit\|present_state.state_1 " "Destination node cpu1:main_processor\|Control_New:control_unit\|present_state.state_1" {  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 26 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|present_state.state_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 6 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpuClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2833 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "cpu_test_sim.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/cpu_test_sim.vhd" 7 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 2834 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|Control_New:control_unit\|inc_PC~20  " "Automatically promoted node cpu1:main_processor\|Control_New:control_unit\|inc_PC~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 14 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|inc_PC~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX1~1  " "Automatically promoted node cpu1:main_processor\|Control_New:control_unit\|IM_MUX1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 11 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|IM_MUX1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 1506 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[1\]~7  " "Automatically promoted node cpu1:main_processor\|Control_New:control_unit\|DATA_Mux\[1\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|DATA_Mux[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 1495 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[1\]~5  " "Automatically promoted node cpu1:main_processor\|Control_New:control_unit\|IM_MUX2\[1\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 33 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|IM_MUX2[1]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 1502 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|Control_New:control_unit\|wen~2  " "Automatically promoted node cpu1:main_processor\|Control_New:control_unit\|wen~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648247459456 ""}  } { { "Control_New.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab6/Control_New.vhd" 20 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|Control_New:control_unit|wen~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 0 { 0 ""} 0 1565 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648247459456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648247460169 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648247460171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648247460171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648247460173 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648247460176 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648247460179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648247460179 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648247460180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648247460237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1648247460239 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648247460239 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 2.5V 1 206 0 " "Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1648247460249 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1648247460249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1648247460249 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1648247460250 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1648247460250 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1648247460250 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648247460489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648247460559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648247463205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648247463522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648247463573 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648247475197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648247475197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648247476037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/student1/jsivalog/Desktop/COE608/Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1648247480375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648247480375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648247487955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1648247487956 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648247487956 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.49 " "Total time spent on timing analysis during the Fitter is 1.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1648247488009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648247488127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648247488717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648247488818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648247489344 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648247489968 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student1/jsivalog/Desktop/COE608/Lab6/output_files/reset_circuit.fit.smsg " "Generated suppressed messages file /home/student1/jsivalog/Desktop/COE608/Lab6/output_files/reset_circuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648247490449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1542 " "Peak virtual memory: 1542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648247492487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 18:31:32 2022 " "Processing ended: Fri Mar 25 18:31:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648247492487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648247492487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648247492487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648247492487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648247496146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648247496148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 18:31:35 2022 " "Processing started: Fri Mar 25 18:31:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648247496148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648247496148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648247496149 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648247499401 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648247499518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648247501790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 18:31:41 2022 " "Processing ended: Fri Mar 25 18:31:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648247501790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648247501790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648247501790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648247501790 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648247502492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648247505253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648247505255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 18:31:44 2022 " "Processing started: Fri Mar 25 18:31:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648247505255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648247505255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reset_circuit -c reset_circuit " "Command: quartus_sta reset_circuit -c reset_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648247505255 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1648247505405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1648247506010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648247506015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648247506080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648247506081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1648247506618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reset_circuit.sdc " "Synopsys Design Constraints File file not found: 'reset_circuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1648247507325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1648247507326 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClk cpuClk " "create_clock -period 1.000 -name cpuClk cpuClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1648247507336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " "create_clock -period 1.000 -name cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1648247507336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memClk memClk " "create_clock -period 1.000 -name memClk memClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1648247507336 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1648247507336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1648247507909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1648247507910 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1648247507911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1648247507957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1648247508083 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1648247508083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.815 " "Worst-case setup slack is -18.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.815            -242.581 memClk  " "  -18.815            -242.581 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.242           -1384.697 cpuClk  " "  -18.242           -1384.697 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.701             -55.908 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "   -4.701             -55.908 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247508108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.446 " "Worst-case hold slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446              -0.446 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "   -0.446              -0.446 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 cpuClk  " "    0.324               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 memClk  " "    0.965               0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247508130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.709 " "Worst-case recovery slack is -3.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709            -216.973 cpuClk  " "   -3.709            -216.973 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247508145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.739 " "Worst-case removal slack is 0.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 cpuClk  " "    0.739               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247508157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -181.738 cpuClk  " "   -3.000            -181.738 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.147 memClk  " "   -3.000            -149.147 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "    0.346               0.000 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247508171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247508171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1648247508585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1648247508615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1648247509261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1648247509450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1648247509450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.253 " "Worst-case setup slack is -17.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.253            -216.670 memClk  " "  -17.253            -216.670 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.651           -1253.226 cpuClk  " "  -16.651           -1253.226 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.279             -52.420 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "   -4.279             -52.420 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247509476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.253 " "Worst-case hold slack is -0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -0.253 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "   -0.253              -0.253 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 cpuClk  " "    0.290               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 memClk  " "    0.975               0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247509509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.217 " "Worst-case recovery slack is -3.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217            -183.966 cpuClk  " "   -3.217            -183.966 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247509534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.675 " "Worst-case removal slack is 0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 cpuClk  " "    0.675               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247509559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -181.694 cpuClk  " "   -3.000            -181.694 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -147.431 memClk  " "   -3.000            -147.431 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "    0.307               0.000 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247509586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247509586 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1648247510192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510531 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1648247510538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1648247510538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.113 " "Worst-case setup slack is -9.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.113             -73.590 memClk  " "   -9.113             -73.590 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.739            -654.294 cpuClk  " "   -8.739            -654.294 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.200             -20.248 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "   -2.200             -20.248 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247510573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.299 " "Worst-case hold slack is -0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -0.310 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "   -0.299              -0.310 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.020 cpuClk  " "   -0.020              -0.020 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 memClk  " "    0.337               0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247510802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247510802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.476 " "Worst-case recovery slack is -1.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -76.518 cpuClk  " "   -1.476             -76.518 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247511098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.352 " "Worst-case removal slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 cpuClk  " "    0.352               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247511454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -150.464 cpuClk  " "   -3.000            -150.464 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.371 memClk  " "   -3.000             -82.371 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2  " "    0.185               0.000 cpu1:main_processor\|Control_New:control_unit\|present_state.state_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648247511558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648247511558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1648247513107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1648247513110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648247513536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 18:31:53 2022 " "Processing ended: Fri Mar 25 18:31:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648247513536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648247513536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648247513536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648247513536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648247517518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648247517520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 18:31:57 2022 " "Processing started: Fri Mar 25 18:31:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648247517520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648247517520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off reset_circuit -c reset_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648247517520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_7_1200mv_85c_slow.vo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_7_1200mv_85c_slow.vo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247518189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_7_1200mv_0c_slow.vo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_7_1200mv_0c_slow.vo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247518447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_min_1200mv_0c_fast.vo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_min_1200mv_0c_fast.vo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247518706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit.vo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit.vo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247518955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_7_1200mv_85c_v_slow.sdo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_7_1200mv_85c_v_slow.sdo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247519151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_7_1200mv_0c_v_slow.sdo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_7_1200mv_0c_v_slow.sdo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247519337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_min_1200mv_0c_v_fast.sdo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_min_1200mv_0c_v_fast.sdo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247519514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reset_circuit_v.sdo /home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim// simulation " "Generated file reset_circuit_v.sdo in folder \"/home/student1/jsivalog/Desktop/COE608/Lab6/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648247519701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648247519879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 18:31:59 2022 " "Processing ended: Fri Mar 25 18:31:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648247519879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648247519879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648247519879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648247519879 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648247520621 ""}
