{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651946565677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651946565677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:32:45 2022 " "Processing started: Sat May 07 23:32:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651946565677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651946565677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_PROCESSOR -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_PROCESSOR -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651946565677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651946565958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651946565958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-processor_instance " "Found design unit 1: DUT-processor_instance" {  } { { "DUT.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/DUT.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Sel-Registorselector " "Found design unit 1: Reg_Sel-Registorselector" {  } { { "RS.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_sel " "Found entity 1: Reg_sel" {  } { { "RS.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_controller-rch " "Found design unit 1: master_controller-rch" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_controller " "Found entity 1: master_controller" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framework.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file framework.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framework-a1 " "Found design unit 1: framework-a1" {  } { { "Framework.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/Framework.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "1 framework " "Found entity 1: framework" {  } { { "Framework.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/Framework.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/alu.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-basic " "Found design unit 2: full_adder-basic" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 carry_generater-basic " "Found design unit 3: carry_generater-basic" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-look_ahead " "Found design unit 4: adder-look_ahead" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_generater " "Found entity 2: carry_generater" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-processor_instance " "Found design unit 1: datapath-processor_instance" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_wren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_wren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile_wren-description " "Found design unit 1: Regfile_wren-description" {  } { { "RF_Wren.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RF_Wren.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile_wren " "Found entity 1: Regfile_wren" {  } { { "RF_Wren.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RF_Wren.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_16reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_16reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16-r_16 " "Found design unit 1: register_16-r_16" {  } { { "bit_16reg.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/bit_16reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16 " "Found entity 1: register_16" {  } { { "bit_16reg.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/bit_16reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend6to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend6to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend6to16-ex_6to16 " "Found design unit 1: extend6to16-ex_6to16" {  } { { "extend6to16.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/extend6to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend6to16 " "Found entity 1: extend6to16" {  } { { "extend6to16.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/extend6to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exten9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exten9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend9to16-ex_9to16 " "Found design unit 1: extend9to16-ex_9to16" {  } { { "exten9.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/exten9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend9to16 " "Found entity 1: extend9to16" {  } { { "exten9.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/exten9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-d_mux2to1 " "Found design unit 1: mux2to1-d_mux2to1" {  } { { "mux21.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux21.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux21.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-d_mux3to1 " "Found design unit 1: mux3to1-d_mux3to1" {  } { { "mux31.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux31.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux31.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux31.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-d_mux4to1 " "Found design unit 1: mux4to1-d_mux4to1" {  } { { "mx41.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mx41.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mx41.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mx41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_register-arch " "Found design unit 1: inst_register-arch" {  } { { "ir.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/ir.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_register " "Found entity 1: inst_register" {  } { { "ir.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reister_files.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reister_files.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_set-arch " "Found design unit 1: register_set-arch" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_set " "Found entity 1: register_set" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch " "Found design unit 1: memory-arch" {  } { { "memory.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsi-arch " "Found design unit 1: lsi-arch" {  } { { "lsi.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/lsi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsi " "Found entity 1: lsi" {  } { { "lsi.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/lsi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651946575696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651946575741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:processor " "Elaborating entity \"datapath\" for hierarchy \"datapath:processor\"" {  } { { "DUT.vhd" "processor" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/DUT.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575741 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carry_flag datapath.vhd(159) " "VHDL Signal Declaration warning at datapath.vhd(159): used implicit default value for signal \"carry_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag_out datapath.vhd(160) " "Verilog HDL or VHDL warning at datapath.vhd(160): object \"carry_flag_out\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_set_flag datapath.vhd(162) " "VHDL Signal Declaration warning at datapath.vhd(162): used implicit default value for signal \"reg_set_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "zero 13 16 datapath.vhd(303) " "VHDL Incomplete Partial Association warning at datapath.vhd(303): port or argument \"zero\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 303 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "one 13 16 datapath.vhd(303) " "VHDL Incomplete Partial Association warning at datapath.vhd(303): port or argument \"one\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 303 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 13 16 datapath.vhd(303) " "VHDL Incomplete Partial Association warning at datapath.vhd(303): port or argument \"output\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 303 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "zero 13 16 datapath.vhd(310) " "VHDL Incomplete Partial Association warning at datapath.vhd(310): port or argument \"zero\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 310 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "one 13 16 datapath.vhd(310) " "VHDL Incomplete Partial Association warning at datapath.vhd(310): port or argument \"one\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 310 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 13 16 datapath.vhd(310) " "VHDL Incomplete Partial Association warning at datapath.vhd(310): port or argument \"output\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 310 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "three 13 16 datapath.vhd(367) " "VHDL Incomplete Partial Association warning at datapath.vhd(367): port or argument \"three\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 367 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "two 13 16 datapath.vhd(367) " "VHDL Incomplete Partial Association warning at datapath.vhd(367): port or argument \"two\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 367 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "one 13 16 datapath.vhd(367) " "VHDL Incomplete Partial Association warning at datapath.vhd(367): port or argument \"one\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 367 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "zero 13 16 datapath.vhd(367) " "VHDL Incomplete Partial Association warning at datapath.vhd(367): port or argument \"zero\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 367 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 13 16 datapath.vhd(367) " "VHDL Incomplete Partial Association warning at datapath.vhd(367): port or argument \"output\" has 13/16 unassociated elements" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 367 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_controller datapath:processor\|master_controller:controller " "Elaborating entity \"master_controller\" for hierarchy \"datapath:processor\|master_controller:controller\"" {  } { { "datapath.vhd" "controller" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575741 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_sig FSM.vhd(32) " "VHDL Process Statement warning at FSM.vhd(32): inferring latch(es) for signal or variable \"control_sig\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[0\] FSM.vhd(32) " "Inferred latch for \"control_sig\[0\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[1\] FSM.vhd(32) " "Inferred latch for \"control_sig\[1\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[2\] FSM.vhd(32) " "Inferred latch for \"control_sig\[2\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[3\] FSM.vhd(32) " "Inferred latch for \"control_sig\[3\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[4\] FSM.vhd(32) " "Inferred latch for \"control_sig\[4\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[5\] FSM.vhd(32) " "Inferred latch for \"control_sig\[5\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[6\] FSM.vhd(32) " "Inferred latch for \"control_sig\[6\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[7\] FSM.vhd(32) " "Inferred latch for \"control_sig\[7\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[8\] FSM.vhd(32) " "Inferred latch for \"control_sig\[8\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[9\] FSM.vhd(32) " "Inferred latch for \"control_sig\[9\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[10\] FSM.vhd(32) " "Inferred latch for \"control_sig\[10\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[11\] FSM.vhd(32) " "Inferred latch for \"control_sig\[11\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[12\] FSM.vhd(32) " "Inferred latch for \"control_sig\[12\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[13\] FSM.vhd(32) " "Inferred latch for \"control_sig\[13\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[14\] FSM.vhd(32) " "Inferred latch for \"control_sig\[14\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[15\] FSM.vhd(32) " "Inferred latch for \"control_sig\[15\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[16\] FSM.vhd(32) " "Inferred latch for \"control_sig\[16\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[17\] FSM.vhd(32) " "Inferred latch for \"control_sig\[17\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[18\] FSM.vhd(32) " "Inferred latch for \"control_sig\[18\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[19\] FSM.vhd(32) " "Inferred latch for \"control_sig\[19\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[20\] FSM.vhd(32) " "Inferred latch for \"control_sig\[20\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[21\] FSM.vhd(32) " "Inferred latch for \"control_sig\[21\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[22\] FSM.vhd(32) " "Inferred latch for \"control_sig\[22\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[23\] FSM.vhd(32) " "Inferred latch for \"control_sig\[23\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[24\] FSM.vhd(32) " "Inferred latch for \"control_sig\[24\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[25\] FSM.vhd(32) " "Inferred latch for \"control_sig\[25\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[26\] FSM.vhd(32) " "Inferred latch for \"control_sig\[26\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_sig\[27\] FSM.vhd(32) " "Inferred latch for \"control_sig\[27\]\" at FSM.vhd(32)" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575741 "|DUT|datapath:processor|master_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_register datapath:processor\|inst_register:instruction_recorder " "Elaborating entity \"inst_register\" for hierarchy \"datapath:processor\|inst_register:instruction_recorder\"" {  } { { "datapath.vhd" "instruction_recorder" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_set datapath:processor\|register_set:register_file " "Elaborating entity \"register_set\" for hierarchy \"datapath:processor\|register_set:register_file\"" {  } { { "datapath.vhd" "register_file" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575741 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_a1 reister_files.vhd(28) " "VHDL Signal Declaration warning at reister_files.vhd(28): used implicit default value for signal \"signal_a1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_a3 reister_files.vhd(29) " "VHDL Signal Declaration warning at reister_files.vhd(29): used implicit default value for signal \"signal_a3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_a2 reister_files.vhd(30) " "VHDL Signal Declaration warning at reister_files.vhd(30): used implicit default value for signal \"signal_a2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1 reister_files.vhd(32) " "Verilog HDL or VHDL warning at reister_files.vhd(32): object \"data_1\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_2 reister_files.vhd(33) " "Verilog HDL or VHDL warning at reister_files.vhd(33): object \"data_2\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_3 reister_files.vhd(34) " "Verilog HDL or VHDL warning at reister_files.vhd(34): object \"data_3\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_4 reister_files.vhd(35) " "Verilog HDL or VHDL warning at reister_files.vhd(35): object \"data_4\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_5 reister_files.vhd(36) " "Verilog HDL or VHDL warning at reister_files.vhd(36): object \"data_5\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_6 reister_files.vhd(37) " "Verilog HDL or VHDL warning at reister_files.vhd(37): object \"data_6\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_7 reister_files.vhd(38) " "Verilog HDL or VHDL warning at reister_files.vhd(38): object \"data_7\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_0 reister_files.vhd(39) " "Verilog HDL or VHDL warning at reister_files.vhd(39): object \"data_0\" assigned a value but never read" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_1 reister_files.vhd(113) " "VHDL Process Statement warning at reister_files.vhd(113): inferring latch(es) for signal or variable \"d_1\", which holds its previous value in one or more paths through the process" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_2 reister_files.vhd(113) " "VHDL Process Statement warning at reister_files.vhd(113): inferring latch(es) for signal or variable \"d_2\", which holds its previous value in one or more paths through the process" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[0\] reister_files.vhd(113) " "Inferred latch for \"d_2\[0\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[1\] reister_files.vhd(113) " "Inferred latch for \"d_2\[1\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[2\] reister_files.vhd(113) " "Inferred latch for \"d_2\[2\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[3\] reister_files.vhd(113) " "Inferred latch for \"d_2\[3\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[4\] reister_files.vhd(113) " "Inferred latch for \"d_2\[4\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[5\] reister_files.vhd(113) " "Inferred latch for \"d_2\[5\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[6\] reister_files.vhd(113) " "Inferred latch for \"d_2\[6\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[7\] reister_files.vhd(113) " "Inferred latch for \"d_2\[7\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[8\] reister_files.vhd(113) " "Inferred latch for \"d_2\[8\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[9\] reister_files.vhd(113) " "Inferred latch for \"d_2\[9\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[10\] reister_files.vhd(113) " "Inferred latch for \"d_2\[10\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[11\] reister_files.vhd(113) " "Inferred latch for \"d_2\[11\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[12\] reister_files.vhd(113) " "Inferred latch for \"d_2\[12\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[13\] reister_files.vhd(113) " "Inferred latch for \"d_2\[13\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[14\] reister_files.vhd(113) " "Inferred latch for \"d_2\[14\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_2\[15\] reister_files.vhd(113) " "Inferred latch for \"d_2\[15\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[0\] reister_files.vhd(113) " "Inferred latch for \"d_1\[0\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[1\] reister_files.vhd(113) " "Inferred latch for \"d_1\[1\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[2\] reister_files.vhd(113) " "Inferred latch for \"d_1\[2\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[3\] reister_files.vhd(113) " "Inferred latch for \"d_1\[3\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[4\] reister_files.vhd(113) " "Inferred latch for \"d_1\[4\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[5\] reister_files.vhd(113) " "Inferred latch for \"d_1\[5\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[6\] reister_files.vhd(113) " "Inferred latch for \"d_1\[6\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[7\] reister_files.vhd(113) " "Inferred latch for \"d_1\[7\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[8\] reister_files.vhd(113) " "Inferred latch for \"d_1\[8\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[9\] reister_files.vhd(113) " "Inferred latch for \"d_1\[9\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[10\] reister_files.vhd(113) " "Inferred latch for \"d_1\[10\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[11\] reister_files.vhd(113) " "Inferred latch for \"d_1\[11\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[12\] reister_files.vhd(113) " "Inferred latch for \"d_1\[12\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[13\] reister_files.vhd(113) " "Inferred latch for \"d_1\[13\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[14\] reister_files.vhd(113) " "Inferred latch for \"d_1\[14\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_1\[15\] reister_files.vhd(113) " "Inferred latch for \"d_1\[15\]\" at reister_files.vhd(113)" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651946575757 "|DUT|datapath:processor|register_set:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16 datapath:processor\|register_set:register_file\|register_16:register_0 " "Elaborating entity \"register_16\" for hierarchy \"datapath:processor\|register_set:register_file\|register_16:register_0\"" {  } { { "reister_files.vhd" "register_0" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:processor\|memory:memory_element " "Elaborating entity \"memory\" for hierarchy \"datapath:processor\|memory:memory_element\"" {  } { { "datapath.vhd" "memory_element" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:processor\|alu:alu_element " "Elaborating entity \"alu\" for hierarchy \"datapath:processor\|alu:alu_element\"" {  } { { "datapath.vhd" "alu_element" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:processor\|alu:alu_element\|adder:ADD0 " "Elaborating entity \"adder\" for hierarchy \"datapath:processor\|alu:alu_element\|adder:ADD0\"" {  } { { "alu.vhdl" "ADD0" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/alu.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder datapath:processor\|alu:alu_element\|adder:ADD0\|full_adder:\\adder_element:0:ADDX " "Elaborating entity \"full_adder\" for hierarchy \"datapath:processor\|alu:alu_element\|adder:ADD0\|full_adder:\\adder_element:0:ADDX\"" {  } { { "adder.vhdl" "\\adder_element:0:ADDX" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generater datapath:processor\|alu:alu_element\|adder:ADD0\|carry_generater:\\carry_element:0:CARRYX " "Elaborating entity \"carry_generater\" for hierarchy \"datapath:processor\|alu:alu_element\|adder:ADD0\|carry_generater:\\carry_element:0:CARRYX\"" {  } { { "adder.vhdl" "\\carry_element:0:CARRYX" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_sel datapath:processor\|Reg_sel:register_selector " "Elaborating entity \"Reg_sel\" for hierarchy \"datapath:processor\|Reg_sel:register_selector\"" {  } { { "datapath.vhd" "register_selector" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:processor\|mux2to1:a1_mux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:processor\|mux2to1:a1_mux\"" {  } { { "datapath.vhd" "a1_mux" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 datapath:processor\|mux3to1:rs_data_mux " "Elaborating entity \"mux3to1\" for hierarchy \"datapath:processor\|mux3to1:rs_data_mux\"" {  } { { "datapath.vhd" "rs_data_mux" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:processor\|mux4to1:a3_mux " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:processor\|mux4to1:a3_mux\"" {  } { { "datapath.vhd" "a3_mux" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsi datapath:processor\|lsi:lsi_element " "Elaborating entity \"lsi\" for hierarchy \"datapath:processor\|lsi:lsi_element\"" {  } { { "datapath.vhd" "lsi_element" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend9to16 datapath:processor\|extend9to16:sign_9_element " "Elaborating entity \"extend9to16\" for hierarchy \"datapath:processor\|extend9to16:sign_9_element\"" {  } { { "datapath.vhd" "sign_9_element" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend6to16 datapath:processor\|extend6to16:sign_6_element " "Elaborating entity \"extend6to16\" for hierarchy \"datapath:processor\|extend6to16:sign_6_element\"" {  } { { "datapath.vhd" "sign_6_element" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651946575773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651946575952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 23:32:55 2022 " "Processing ended: Sat May 07 23:32:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651946575952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651946575952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651946575952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651946575952 ""}
