 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 100
        -max_paths 100
Design : RipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 20:41:28 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U4/Q (XNOR2X1)                   0.48       1.08 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.08 r
  FA0/S (FullAdder_3)                      0.00       1.08 r
  SUM[0] (out)                             0.03       1.11 r
  data arrival time                                   1.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.11
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U4/Q (XNOR2X1)                   0.50       1.10 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.10 f
  FA0/S (FullAdder_3)                      0.00       1.10 f
  SUM[0] (out)                             0.03       1.12 f
  data arrival time                                   1.12

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U4/Q (XNOR2X1)                   0.59       1.19 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.19 f
  FA0/S (FullAdder_3)                      0.00       1.19 f
  SUM[0] (out)                             0.03       1.22 f
  data arrival time                                   1.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U4/Q (XNOR2X1)                   0.61       1.21 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.21 f
  FA0/S (FullAdder_3)                      0.00       1.21 f
  SUM[0] (out)                             0.03       1.24 f
  data arrival time                                   1.24

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U4/Q (XNOR2X1)                   0.63       1.23 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.23 r
  FA0/S (FullAdder_3)                      0.00       1.23 r
  SUM[0] (out)                             0.03       1.26 r
  data arrival time                                   1.26

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U4/Q (XNOR2X1)                   0.65       1.25 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.25 r
  FA0/S (FullAdder_3)                      0.00       1.25 r
  SUM[0] (out)                             0.03       1.28 r
  data arrival time                                   1.28

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.03 f
  FA3/U1/Q (OR2X1)                         0.24       1.28 f
  FA3/Cout (FullAdder_0)                   0.00       1.28 f
  COUT (out)                               0.03       1.30 f
  data arrival time                                   1.30

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U2/Q (AND2X1)                    0.44       1.03 f
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.03 f
  FA3/U1/Q (OR2X1)                         0.24       1.28 f
  FA3/Cout (FullAdder_0)                   0.00       1.28 f
  COUT (out)                               0.03       1.31 f
  data arrival time                                   1.31

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.06 r
  FA3/U1/Q (OR2X1)                         0.22       1.28 r
  FA3/Cout (FullAdder_0)                   0.00       1.28 r
  COUT (out)                               0.03       1.31 r
  data arrival time                                   1.31

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.06 r
  FA3/U1/Q (OR2X1)                         0.22       1.28 r
  FA3/Cout (FullAdder_0)                   0.00       1.28 r
  COUT (out)                               0.03       1.31 r
  data arrival time                                   1.31

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.48       1.58 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.58 r
  FA2/S (FullAdder_1)                      0.00       1.58 r
  SUM[2] (out)                             0.03       1.61 r
  data arrival time                                   1.61

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.11 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.11 r
  FA1/HA2/U3/Q (XOR2X1)                    0.49       1.59 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.59 r
  FA1/S (FullAdder_2)                      0.00       1.59 r
  SUM[1] (out)                             0.03       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.48       1.60 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.60 r
  FA2/S (FullAdder_1)                      0.00       1.60 r
  SUM[2] (out)                             0.03       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 r
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.60 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.60 r
  FA3/S (FullAdder_0)                      0.00       1.60 r
  SUM[3] (out)                             0.03       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.48       1.61 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.61 r
  FA2/S (FullAdder_1)                      0.00       1.61 r
  SUM[2] (out)                             0.03       1.64 r
  data arrival time                                   1.64

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 r
  FA1/HA2/U3/Q (XOR2X1)                    0.49       1.61 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.61 r
  FA1/S (FullAdder_2)                      0.00       1.61 r
  SUM[1] (out)                             0.03       1.64 r
  data arrival time                                   1.64

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.11 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.11 r
  FA1/HA2/U3/Q (XOR2X1)                    0.51       1.61 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.61 f
  FA1/S (FullAdder_2)                      0.00       1.61 f
  SUM[1] (out)                             0.03       1.64 f
  data arrival time                                   1.64

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 r
  FA1/HA2/U3/Q (XOR2X1)                    0.49       1.62 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.62 r
  FA1/S (FullAdder_2)                      0.00       1.62 r
  SUM[1] (out)                             0.03       1.65 r
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.12 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.12 r
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.62 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.62 r
  FA3/S (FullAdder_0)                      0.00       1.62 r
  SUM[3] (out)                             0.03       1.65 r
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.48       1.62 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.62 r
  FA2/S (FullAdder_1)                      0.00       1.62 r
  SUM[2] (out)                             0.03       1.65 r
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.48       1.63 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 r
  FA1/S (FullAdder_2)                      0.00       1.63 r
  SUM[1] (out)                             0.03       1.65 r
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 r
  FA1/HA2/U3/Q (XOR2X1)                    0.51       1.63 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 f
  FA1/S (FullAdder_2)                      0.00       1.63 f
  SUM[1] (out)                             0.03       1.66 f
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.63 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.63 r
  FA3/S (FullAdder_0)                      0.00       1.63 r
  SUM[3] (out)                             0.03       1.66 r
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U3/Q (XOR2X1)                    0.49       1.63 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 r
  FA1/S (FullAdder_2)                      0.00       1.63 r
  SUM[1] (out)                             0.03       1.66 r
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U3/Q (XOR2X1)                    0.48       1.64 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 r
  FA1/S (FullAdder_2)                      0.00       1.64 r
  SUM[1] (out)                             0.03       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 r
  FA1/HA2/U3/Q (XOR2X1)                    0.51       1.64 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 f
  FA1/S (FullAdder_2)                      0.00       1.64 f
  SUM[1] (out)                             0.03       1.67 f
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.64 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 r
  FA3/S (FullAdder_0)                      0.00       1.64 r
  SUM[3] (out)                             0.03       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U3/Q (XOR2X1)                    0.48       1.64 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 r
  FA1/S (FullAdder_2)                      0.00       1.64 r
  SUM[1] (out)                             0.03       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 r
  FA3/HA2/U1/Q (XOR2X2)                    0.54       1.64 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 f
  FA3/S (FullAdder_0)                      0.00       1.64 f
  SUM[3] (out)                             0.03       1.67 f
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.50       1.64 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.64 f
  FA2/S (FullAdder_1)                      0.00       1.64 f
  SUM[2] (out)                             0.03       1.67 f
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 r
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.64 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 r
  FA3/S (FullAdder_0)                      0.00       1.64 r
  SUM[3] (out)                             0.03       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.50       1.65 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 f
  FA1/S (FullAdder_2)                      0.00       1.65 f
  SUM[1] (out)                             0.03       1.67 f
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 f
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.03       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U3/Q (XOR2X1)                    0.51       1.65 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 f
  FA1/S (FullAdder_2)                      0.00       1.65 f
  SUM[1] (out)                             0.03       1.68 f
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U3/Q (XOR2X1)                    0.48       1.65 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 r
  FA1/S (FullAdder_2)                      0.00       1.65 r
  SUM[1] (out)                             0.03       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 f
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.03       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.50       1.66 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.66 f
  FA2/S (FullAdder_1)                      0.00       1.66 f
  SUM[2] (out)                             0.03       1.68 f
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.12 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.12 r
  FA3/HA2/U1/Q (XOR2X2)                    0.54       1.66 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.66 f
  FA3/S (FullAdder_0)                      0.00       1.66 f
  SUM[3] (out)                             0.03       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U3/Q (XOR2X1)                    0.50       1.66 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.66 f
  FA1/S (FullAdder_2)                      0.00       1.66 f
  SUM[1] (out)                             0.03       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.50       1.66 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.66 f
  FA2/S (FullAdder_1)                      0.00       1.66 f
  SUM[2] (out)                             0.03       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U3/Q (XOR2X1)                    0.50       1.66 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.66 f
  FA1/S (FullAdder_2)                      0.00       1.66 f
  SUM[1] (out)                             0.03       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.67 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 r
  FA3/S (FullAdder_0)                      0.00       1.67 r
  SUM[3] (out)                             0.03       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U1/Q (XOR2X2)                    0.54       1.67 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 f
  FA3/S (FullAdder_0)                      0.00       1.67 f
  SUM[3] (out)                             0.03       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.50       1.67 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.67 f
  FA2/S (FullAdder_1)                      0.00       1.67 f
  SUM[2] (out)                             0.03       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U3/Q (XOR2X1)                    0.50       1.67 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.67 f
  FA1/S (FullAdder_2)                      0.00       1.67 f
  SUM[1] (out)                             0.03       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U1/Q (XOR2X2)                    0.53       1.68 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.68 f
  FA3/S (FullAdder_0)                      0.00       1.68 f
  SUM[3] (out)                             0.03       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 r
  FA3/HA2/U1/Q (XOR2X2)                    0.54       1.68 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.68 f
  FA3/S (FullAdder_0)                      0.00       1.68 f
  SUM[3] (out)                             0.03       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.68 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.68 f
  FA2/S (FullAdder_1)                      0.00       1.68 f
  SUM[2] (out)                             0.03       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 f
  FA3/HA2/U1/Q (XOR2X2)                    0.53       1.69 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.69 f
  FA3/S (FullAdder_0)                      0.00       1.69 f
  SUM[3] (out)                             0.03       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 f
  FA3/HA2/U1/Q (XOR2X2)                    0.53       1.69 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.69 f
  FA3/S (FullAdder_0)                      0.00       1.69 f
  SUM[3] (out)                             0.03       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.11 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.11 r
  FA1/HA2/U3/Q (XOR2X1)                    0.59       1.70 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.70 f
  FA1/S (FullAdder_2)                      0.00       1.70 f
  SUM[1] (out)                             0.03       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.70 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.70 f
  FA2/S (FullAdder_1)                      0.00       1.70 f
  SUM[2] (out)                             0.03       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.48       1.70 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.70 r
  FA2/S (FullAdder_1)                      0.00       1.70 r
  SUM[2] (out)                             0.03       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X2)                    0.53       1.70 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.70 f
  FA3/S (FullAdder_0)                      0.00       1.70 f
  SUM[3] (out)                             0.03       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U3/Q (XOR2X1)                    0.48       1.71 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 r
  FA1/S (FullAdder_2)                      0.00       1.71 r
  SUM[1] (out)                             0.03       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.71 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.71 f
  FA2/S (FullAdder_1)                      0.00       1.71 f
  SUM[2] (out)                             0.03       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.71 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.71 r
  FA2/S (FullAdder_1)                      0.00       1.71 r
  SUM[2] (out)                             0.03       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 r
  FA1/HA2/U3/Q (XOR2X1)                    0.59       1.71 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 f
  FA1/S (FullAdder_2)                      0.00       1.71 f
  SUM[1] (out)                             0.03       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U3/Q (XOR2X1)                    0.49       1.71 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 r
  FA1/S (FullAdder_2)                      0.00       1.71 r
  SUM[1] (out)                             0.03       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.72 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 f
  FA2/S (FullAdder_1)                      0.00       1.72 f
  SUM[2] (out)                             0.03       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.22 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.22 f
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.72 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.72 r
  FA3/S (FullAdder_0)                      0.00       1.72 r
  SUM[3] (out)                             0.03       1.75 r
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 r
  FA1/HA2/U3/Q (XOR2X1)                    0.59       1.72 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.72 f
  FA1/S (FullAdder_2)                      0.00       1.72 f
  SUM[1] (out)                             0.03       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.72 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 f
  FA2/S (FullAdder_1)                      0.00       1.72 f
  SUM[2] (out)                             0.03       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.48       1.72 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 r
  FA2/S (FullAdder_1)                      0.00       1.72 r
  SUM[2] (out)                             0.03       1.75 r
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.50       1.72 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 f
  FA2/S (FullAdder_1)                      0.00       1.72 f
  SUM[2] (out)                             0.03       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.72 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 r
  FA2/S (FullAdder_1)                      0.00       1.72 r
  SUM[2] (out)                             0.03       1.75 r
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.73 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.73 r
  FA3/S (FullAdder_0)                      0.00       1.73 r
  SUM[3] (out)                             0.03       1.75 r
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 r
  FA3/HA2/U1/Q (XOR2X2)                    0.62       1.73 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.73 f
  FA3/S (FullAdder_0)                      0.00       1.73 f
  SUM[3] (out)                             0.03       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U3/Q (XOR2X1)                    0.50       1.73 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.73 f
  FA1/S (FullAdder_2)                      0.00       1.73 f
  SUM[1] (out)                             0.03       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.73 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.73 f
  FA2/S (FullAdder_1)                      0.00       1.73 f
  SUM[2] (out)                             0.03       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.73 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.73 f
  FA2/S (FullAdder_1)                      0.00       1.73 f
  SUM[2] (out)                             0.03       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.53 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.53 r
  FA3/U1/Q (OR2X1)                         0.20       1.73 r
  FA3/Cout (FullAdder_0)                   0.00       1.73 r
  COUT (out)                               0.03       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U3/Q (XOR2X1)                    0.51       1.73 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.73 f
  FA1/S (FullAdder_2)                      0.00       1.73 f
  SUM[1] (out)                             0.03       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U3/Q (XOR2X1)                    0.49       1.73 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.73 r
  FA1/S (FullAdder_2)                      0.00       1.73 r
  SUM[1] (out)                             0.03       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 f
  FA1/HA2/U3/Q (XOR2X1)                    0.48       1.74 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.74 r
  FA1/S (FullAdder_2)                      0.00       1.74 r
  SUM[1] (out)                             0.03       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.74 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.74 r
  FA2/S (FullAdder_1)                      0.00       1.74 r
  SUM[2] (out)                             0.03       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U3/Q (XOR2X1)                    0.59       1.74 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.74 f
  FA1/S (FullAdder_2)                      0.00       1.74 f
  SUM[1] (out)                             0.03       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.12 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.12 r
  FA3/HA2/U1/Q (XOR2X2)                    0.62       1.74 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.74 f
  FA3/S (FullAdder_0)                      0.00       1.74 f
  SUM[3] (out)                             0.03       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.74 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.74 r
  FA2/S (FullAdder_1)                      0.00       1.74 r
  SUM[2] (out)                             0.03       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.58       1.74 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.74 f
  FA2/S (FullAdder_1)                      0.00       1.74 f
  SUM[2] (out)                             0.03       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.60       1.74 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.74 r
  FA1/S (FullAdder_2)                      0.00       1.74 r
  SUM[1] (out)                             0.03       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.12 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.12 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.55 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.55 r
  FA3/U1/Q (OR2X1)                         0.20       1.75 r
  FA3/Cout (FullAdder_0)                   0.00       1.75 r
  COUT (out)                               0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 f
  FA3/HA2/U1/Q (XOR2X2)                    0.50       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.75 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.75 r
  FA2/S (FullAdder_1)                      0.00       1.75 r
  SUM[2] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U3/ZN (INVX0)                            0.09       0.47 r
  U4/ZN (INVX0)                            0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.03 f
  FA2/U1/Q (OR2X1)                         0.26       1.29 f
  FA2/Cout (FullAdder_1)                   0.00       1.29 f
  FA3/Cin (FullAdder_0)                    0.00       1.29 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.29 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U1/Q (XOR2X2)                    0.62       1.75 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 f
  FA3/S (FullAdder_0)                      0.00       1.75 f
  SUM[3] (out)                             0.03       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.50       1.75 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.75 f
  FA2/S (FullAdder_1)                      0.00       1.75 f
  SUM[2] (out)                             0.03       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U2/Q (AND2X1)                    0.44       1.03 f
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.03 f
  FA2/U1/Q (OR2X1)                         0.26       1.29 f
  FA2/Cout (FullAdder_1)                   0.00       1.29 f
  FA3/Cin (FullAdder_0)                    0.00       1.29 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.29 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.06 r
  FA2/U1/Q (OR2X1)                         0.24       1.29 r
  FA2/Cout (FullAdder_1)                   0.00       1.29 r
  FA3/Cin (FullAdder_0)                    0.00       1.29 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.29 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.06 r
  FA2/U1/Q (OR2X1)                         0.24       1.29 r
  FA2/Cout (FullAdder_1)                   0.00       1.29 r
  FA3/Cin (FullAdder_0)                    0.00       1.29 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.29 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U5/ZN (INVX0)                            0.09       0.47 r
  U6/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U1/Q (XOR2X2)                    0.61       1.75 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 r
  FA3/S (FullAdder_0)                      0.00       1.75 r
  SUM[3] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U3/Q (XOR2X1)                    0.51       1.75 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.75 f
  FA1/S (FullAdder_2)                      0.00       1.75 f
  SUM[1] (out)                             0.03       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U3/ZN (INVX0)                            0.09       0.48 f
  U4/ZN (INVX0)                            0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.76 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 r
  FA2/S (FullAdder_1)                      0.00       1.76 r
  SUM[2] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U3/Q (XOR2X1)                    0.60       1.76 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 r
  FA1/S (FullAdder_2)                      0.00       1.76 r
  SUM[1] (out)                             0.03       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 f
  FA1/HA2/U3/Q (XOR2X1)                    0.50       1.76 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 f
  FA1/S (FullAdder_2)                      0.00       1.76 f
  SUM[1] (out)                             0.03       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U5/ZN (INVX0)                            0.09       0.48 f
  U6/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.22 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.22 f
  FA3/HA2/U1/Q (XOR2X2)                    0.53       1.76 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 f
  FA3/S (FullAdder_0)                      0.00       1.76 f
  SUM[3] (out)                             0.03       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.56 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.56 r
  FA3/U1/Q (OR2X1)                         0.20       1.76 r
  FA3/Cout (FullAdder_0)                   0.00       1.76 r
  COUT (out)                               0.03       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.60       1.76 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 r
  FA2/S (FullAdder_1)                      0.00       1.76 r
  SUM[2] (out)                             0.03       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U3/Q (XOR2X1)                    0.60       1.76 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 r
  FA1/S (FullAdder_2)                      0.00       1.76 r
  SUM[1] (out)                             0.03       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         1.21


1
