<stg><name>Conv.3</name>


<trans_list>

<trans id="1581" from="1" to="2">
<condition id="2881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="2" to="3">
<condition id="2882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="3" to="4">
<condition id="2883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="4" to="5">
<condition id="2884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="5" to="6">
<condition id="2885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="6" to="7">
<condition id="2886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="7" to="8">
<condition id="2887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="8" to="9">
<condition id="2888">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="8" to="20">
<condition id="2905">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="8" to="66">
<condition id="3859">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="9" to="10">
<condition id="2890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="10" to="11">
<condition id="2891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="11" to="12">
<condition id="2892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="12" to="13">
<condition id="2893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="13" to="14">
<condition id="2894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="14" to="15">
<condition id="2895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="15" to="16">
<condition id="2896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="16" to="17">
<condition id="2898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="17" to="19">
<condition id="3883">
<or_exp><and_exp><literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="17" to="18">
<condition id="3885">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="18" to="17">
<condition id="3884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="20" to="21">
<condition id="2907">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="20" to="19">
<condition id="3857">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="21" to="27">
<condition id="3886">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="21" to="22">
<condition id="3892">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="22" to="23">
<condition id="3887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="23" to="24">
<condition id="3888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="24" to="25">
<condition id="3889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="25" to="26">
<condition id="3890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="26" to="21">
<condition id="3891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="27" to="28">
<condition id="2920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="28" to="65">
<condition id="3893">
<or_exp><and_exp><literal name="exitcond_flatten11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="28" to="29">
<condition id="3930">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="29" to="30">
<condition id="3894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="30" to="31">
<condition id="3895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="31" to="32">
<condition id="3896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="32" to="33">
<condition id="3897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="33" to="34">
<condition id="3898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="34" to="35">
<condition id="3899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="35" to="36">
<condition id="3900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="36" to="37">
<condition id="3901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="37" to="38">
<condition id="3902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="38" to="39">
<condition id="3903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="39" to="40">
<condition id="3904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="40" to="41">
<condition id="3905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="41" to="42">
<condition id="3906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="42" to="43">
<condition id="3907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="43" to="44">
<condition id="3908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="44" to="45">
<condition id="3909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="45" to="46">
<condition id="3910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="46" to="47">
<condition id="3911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="47" to="48">
<condition id="3912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="48" to="49">
<condition id="3913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="49" to="50">
<condition id="3914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="50" to="51">
<condition id="3915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="51" to="52">
<condition id="3916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="52" to="53">
<condition id="3917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="53" to="54">
<condition id="3918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="54" to="55">
<condition id="3919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="55" to="56">
<condition id="3920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="56" to="57">
<condition id="3921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="57" to="58">
<condition id="3922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="58" to="59">
<condition id="3923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="59" to="60">
<condition id="3924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="60" to="61">
<condition id="3925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="61" to="62">
<condition id="3926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="62" to="63">
<condition id="3927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="63" to="64">
<condition id="3928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="64" to="28">
<condition id="3929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="65" to="20">
<condition id="3856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="66" to="72">
<condition id="3931">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="66" to="67">
<condition id="3937">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="67" to="68">
<condition id="3932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="68" to="69">
<condition id="3933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="69" to="70">
<condition id="3934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="70" to="71">
<condition id="3935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="71" to="66">
<condition id="3936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="72" to="73">
<condition id="3875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="73" to="76">
<condition id="3938">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="73" to="74">
<condition id="3941">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="74" to="75">
<condition id="3939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="75" to="73">
<condition id="3940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="76" to="19">
<condition id="3882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:5  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:7  %tmp_V_90 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_90"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_90)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:9  %tmp_V_92 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_92"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_92)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:11  %tmp_V_94 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_94"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_94)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:13  %tmp_V_96 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_96"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_96)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:15  %tmp_V_98 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_98"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_98)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:17  %tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_100"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:18  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="32" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([336 x i12]* @A_V_0, [336 x i12]* @A_V_1164, [336 x i12]* @A_V_2165, [336 x i12]* @A_V_3166, [336 x i12]* @A_V_4167, [336 x i12]* @A_V_5168, [336 x i12]* @A_V_6169, [336 x i12]* @A_V_7170, [336 x i12]* @A_V_8, [336 x i12]* @A_V_9, [336 x i12]* @A_V_10, [336 x i12]* @A_V_11, [336 x i12]* @A_V_12, [336 x i12]* @A_V_13, [336 x i12]* @A_V_14, [336 x i12]* @A_V_15, [336 x i12]* @A_V_16, [336 x i12]* @A_V_17, [336 x i12]* @A_V_18, [336 x i12]* @A_V_19, [336 x i12]* @A_V_20, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([2560 x i12]* @B_V_0, [2560 x i12]* @B_V_1171, [2560 x i12]* @B_V_2172, [2560 x i12]* @B_V_3173, [2560 x i12]* @B_V_4174, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecMemCore([32 x i12]* @bias_V, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:19  %tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:20  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_102)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:21  %tmp_s = icmp eq i16 %tmp_V, 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:22  br i1 %tmp_s, label %0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2510">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_101 = icmp eq i16 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2510">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_101, label %.preheader485.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V = sext i16 %tmp_V_98 to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="16">
<![CDATA[
:1  %rhs_V = sext i16 %tmp_V_94 to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_103 = sext i16 %tmp_V_92 to i32

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp24 = mul i32 %tmp_103, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp25 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2514">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader485.preheader:0  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2516">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="16">
<![CDATA[
:0  %tmp_120 = trunc i16 %tmp_V_102 to i12

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2516">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  store i12 %tmp_120, i12* @multiple_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2516">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp24 = mul i32 %tmp_103, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp25 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp24 = mul i32 %tmp_103, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp25 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %KER_bound = add i32 %p_s, %lhs_V

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i8 = phi i31 [ 0, %7 ], [ %i, %9 ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="31">
<![CDATA[
:1  %i8_cast = zext i31 %i8 to i32

]]></Node>
<StgValue><ssdm name="i8_cast"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_107 = icmp slt i32 %i8_cast, %KER_bound

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %i8, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_107, label %9, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_105)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_114)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2525">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2528">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0">
<![CDATA[
.loopexit488:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader485:0  %num_img = phi i15 [ %num_img_8, %6 ], [ 0, %.preheader485.preheader ]

]]></Node>
<StgValue><ssdm name="num_img"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="15">
<![CDATA[
.preheader485:1  %num_img_cast = zext i15 %num_img to i16

]]></Node>
<StgValue><ssdm name="num_img_cast"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader485:2  %tmp_106 = icmp slt i16 %num_img_cast, %tmp_V_90

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader485:3  %num_img_8 = add i15 %num_img, 1

]]></Node>
<StgValue><ssdm name="num_img_8"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:4  br i1 %tmp_106, label %4, label %.loopexit.loopexit1101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2534">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2534">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2534">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2536">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit1101:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader483:0  %indvar_flatten2 = phi i13 [ 0, %4 ], [ %indvar_flatten_next1_2, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader483:1  %j2 = phi i5 [ 0, %4 ], [ %tmp_192_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader483:2  %indvar_flatten3 = phi i10 [ 0, %4 ], [ %indvar_flatten_next1_1, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader483:3  %k = phi i5 [ 0, %4 ], [ %k_mid2, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader483:4  %i3 = phi i5 [ 0, %4 ], [ %i_2, %5 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader483:5  %exitcond_flatten9 = icmp eq i13 %indvar_flatten2, -1136

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader483:6  %indvar_flatten_next1_2 = add i13 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_2"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader483:7  br i1 %exitcond_flatten9, label %.preheader479.preheader, label %.preheader484.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:1  %exitcond_flatten10 = icmp eq i10 %indvar_flatten3, 336

]]></Node>
<StgValue><ssdm name="exitcond_flatten10"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader484.preheader:12  %tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2537">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten44_op = add i10 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44_op"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2537">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next1_1 = select i1 %exitcond_flatten10, i10 1, i10 %indvar_flatten44_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="158" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3942">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
<literal name="exitcond_flatten10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader484.preheader:0  %j_8 = add i5 1, %j2

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.preheader:2  %k_mid = select i1 %exitcond_flatten10, i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.preheader:3  %tmp_192_mid2_v = select i1 %exitcond_flatten10, i5 %j_8, i5 %j2

]]></Node>
<StgValue><ssdm name="tmp_192_mid2_v"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.preheader:5  %not_exitcond_flatten_9 = xor i1 %exitcond_flatten10, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_9"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader484.preheader:6  %exitcond10 = icmp eq i5 %i3, -16

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.preheader:7  %exitcond15_mid = and i1 %exitcond10, %not_exitcond_flatten_9

]]></Node>
<StgValue><ssdm name="exitcond15_mid"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader484.preheader:8  %k_4 = add i5 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.preheader:9  %tmp_116 = or i1 %exitcond15_mid, %exitcond_flatten10

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.preheader:10  %i3_mid2 = select i1 %tmp_116, i5 0, i5 %i3

]]></Node>
<StgValue><ssdm name="i3_mid2"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader484.preheader:11  %k_mid2 = select i1 %exitcond15_mid, i5 %k_4, i5 %k_mid

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2537">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_117)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2537">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %i_2 = add i5 %i3_mid2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2537">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="5">
<![CDATA[
.preheader484.preheader:15  %tmp_124_cast = zext i5 %i3_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:16  %tmp_118 = mul i10 21, %tmp_124_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0">
<![CDATA[
.preheader484.preheader:41  switch i5 %k_mid2, label %branch545 [
    i5 0, label %branch525
    i5 1, label %branch526
    i5 2, label %branch527
    i5 3, label %branch528
    i5 4, label %branch529
    i5 5, label %branch530
    i5 6, label %branch531
    i5 7, label %branch532
    i5 8, label %branch533
    i5 9, label %branch534
    i5 10, label %branch535
    i5 11, label %branch536
    i5 12, label %branch537
    i5 13, label %branch538
    i5 14, label %branch539
    i5 15, label %branch540
    i5 -16, label %branch541
    i5 -15, label %branch542
    i5 -14, label %branch543
    i5 -13, label %branch544
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:16  %tmp_118 = mul i10 21, %tmp_124_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="5">
<![CDATA[
.preheader484.preheader:4  %tmp_192_mid2_cast = zext i5 %tmp_192_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_192_mid2_cast"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader484.preheader:14  %tmp_V_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:16  %tmp_118 = mul i10 21, %tmp_124_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:17  %tmp_119 = add i10 %tmp_118, %tmp_192_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="16">
<![CDATA[
.preheader484.preheader:40  %tmp_132 = trunc i16 %tmp_V_111 to i12

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader484.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.preheader:18  %tmp_126_cast = sext i10 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:19  %A_V_0_addr = getelementptr [336 x i12]* @A_V_0, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:20  %A_V_10_addr = getelementptr [336 x i12]* @A_V_10, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_10_addr"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:21  %A_V_11_addr = getelementptr [336 x i12]* @A_V_11, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_11_addr"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:22  %A_V_1164_addr = getelementptr [336 x i12]* @A_V_1164, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_1164_addr"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:23  %A_V_12_addr = getelementptr [336 x i12]* @A_V_12, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_12_addr"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:24  %A_V_13_addr = getelementptr [336 x i12]* @A_V_13, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_13_addr"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:25  %A_V_14_addr = getelementptr [336 x i12]* @A_V_14, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_14_addr"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:26  %A_V_15_addr = getelementptr [336 x i12]* @A_V_15, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_15_addr"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:27  %A_V_16_addr = getelementptr [336 x i12]* @A_V_16, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_16_addr"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:28  %A_V_17_addr = getelementptr [336 x i12]* @A_V_17, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_17_addr"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:29  %A_V_18_addr = getelementptr [336 x i12]* @A_V_18, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_18_addr"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:30  %A_V_19_addr = getelementptr [336 x i12]* @A_V_19, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_19_addr"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:31  %A_V_20_addr = getelementptr [336 x i12]* @A_V_20, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_20_addr"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:32  %A_V_2165_addr = getelementptr [336 x i12]* @A_V_2165, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_2165_addr"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:33  %A_V_3166_addr = getelementptr [336 x i12]* @A_V_3166, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_3166_addr"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:34  %A_V_4167_addr = getelementptr [336 x i12]* @A_V_4167, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_4167_addr"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:35  %A_V_5168_addr = getelementptr [336 x i12]* @A_V_5168, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_5168_addr"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:36  %A_V_6169_addr = getelementptr [336 x i12]* @A_V_6169, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_6169_addr"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:37  %A_V_7170_addr = getelementptr [336 x i12]* @A_V_7170, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_7170_addr"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:38  %A_V_8_addr = getelementptr [336 x i12]* @A_V_8, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_8_addr"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.preheader:39  %A_V_9_addr = getelementptr [336 x i12]* @A_V_9, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_V_9_addr"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2538">
<or_exp><and_exp><literal name="k_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch544:0  store i12 %tmp_132, i12* %A_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2538">
<or_exp><and_exp><literal name="k_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch544:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2541">
<or_exp><and_exp><literal name="k_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch543:0  store i12 %tmp_132, i12* %A_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2541">
<or_exp><and_exp><literal name="k_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch543:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2543">
<or_exp><and_exp><literal name="k_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch542:0  store i12 %tmp_132, i12* %A_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2543">
<or_exp><and_exp><literal name="k_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch542:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2545">
<or_exp><and_exp><literal name="k_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch541:0  store i12 %tmp_132, i12* %A_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2545">
<or_exp><and_exp><literal name="k_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch541:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2547">
<or_exp><and_exp><literal name="k_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch540:0  store i12 %tmp_132, i12* %A_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2547">
<or_exp><and_exp><literal name="k_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch540:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2549">
<or_exp><and_exp><literal name="k_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch539:0  store i12 %tmp_132, i12* %A_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2549">
<or_exp><and_exp><literal name="k_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch539:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2551">
<or_exp><and_exp><literal name="k_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch538:0  store i12 %tmp_132, i12* %A_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2551">
<or_exp><and_exp><literal name="k_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch538:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2553">
<or_exp><and_exp><literal name="k_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch537:0  store i12 %tmp_132, i12* %A_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2553">
<or_exp><and_exp><literal name="k_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch537:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2555">
<or_exp><and_exp><literal name="k_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch536:0  store i12 %tmp_132, i12* %A_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2555">
<or_exp><and_exp><literal name="k_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch536:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp><literal name="k_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch535:0  store i12 %tmp_132, i12* %A_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp><literal name="k_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch535:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="k_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch534:0  store i12 %tmp_132, i12* %A_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="k_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch534:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2561">
<or_exp><and_exp><literal name="k_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch533:0  store i12 %tmp_132, i12* %A_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2561">
<or_exp><and_exp><literal name="k_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch533:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch532:0  store i12 %tmp_132, i12* %A_V_7170_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch532:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch531:0  store i12 %tmp_132, i12* %A_V_6169_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch531:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2567">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch530:0  store i12 %tmp_132, i12* %A_V_5168_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2567">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch530:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2569">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch529:0  store i12 %tmp_132, i12* %A_V_4167_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2569">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch529:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2571">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch528:0  store i12 %tmp_132, i12* %A_V_3166_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2571">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch528:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2573">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch527:0  store i12 %tmp_132, i12* %A_V_2165_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2573">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch527:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2575">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch526:0  store i12 %tmp_132, i12* %A_V_1164_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2575">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch526:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2577">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch525:0  store i12 %tmp_132, i12* %A_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2577">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch525:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2579">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
<literal name="k_mid2" val="!4"/>
<literal name="k_mid2" val="!5"/>
<literal name="k_mid2" val="!6"/>
<literal name="k_mid2" val="!7"/>
<literal name="k_mid2" val="!8"/>
<literal name="k_mid2" val="!9"/>
<literal name="k_mid2" val="!10"/>
<literal name="k_mid2" val="!11"/>
<literal name="k_mid2" val="!12"/>
<literal name="k_mid2" val="!13"/>
<literal name="k_mid2" val="!14"/>
<literal name="k_mid2" val="!15"/>
<literal name="k_mid2" val="!16"/>
<literal name="k_mid2" val="!17"/>
<literal name="k_mid2" val="!18"/>
<literal name="k_mid2" val="!19"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch545:0  store i12 %tmp_132, i12* %A_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2579">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
<literal name="k_mid2" val="!4"/>
<literal name="k_mid2" val="!5"/>
<literal name="k_mid2" val="!6"/>
<literal name="k_mid2" val="!7"/>
<literal name="k_mid2" val="!8"/>
<literal name="k_mid2" val="!9"/>
<literal name="k_mid2" val="!10"/>
<literal name="k_mid2" val="!11"/>
<literal name="k_mid2" val="!12"/>
<literal name="k_mid2" val="!13"/>
<literal name="k_mid2" val="!14"/>
<literal name="k_mid2" val="!15"/>
<literal name="k_mid2" val="!16"/>
<literal name="k_mid2" val="!17"/>
<literal name="k_mid2" val="!18"/>
<literal name="k_mid2" val="!19"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch545:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader479.preheader:0  br label %.preheader479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader479:0  %indvar_flatten4 = phi i16 [ %indvar_flatten_next1_5, %ifFalse ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader479:1  %ia = phi i5 [ %tmp_272_2_mid2, %ifFalse ], [ 2, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader479:2  %indvar_flatten5 = phi i14 [ %indvar_flatten_next1_4, %ifFalse ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader479:3  %ib = phi i5 [ %ib_mid2, %ifFalse ], [ 2, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader479:4  %indvar_flatten6 = phi i11 [ %indvar_flatten_next1_3, %ifFalse ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader479:5  %i4 = phi i6 [ %tmp_204_mid2, %ifFalse ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader479:6  %p_8 = phi i32 [ %buf_V_8_4_4, %ifFalse ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader479:7  %j5 = phi i5 [ %j_9, %ifFalse ], [ 0, %.preheader479.preheader ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader479:8  %tmp_122 = add i5 %ia, -2

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader479:9  %ia_1 = add i5 %ia, 2

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader479:10  %exitcond_flatten11 = icmp eq i16 %indvar_flatten4, -24064

]]></Node>
<StgValue><ssdm name="exitcond_flatten11"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader479:11  %indvar_flatten_next1_5 = add i16 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_5"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader479:12  br i1 %exitcond_flatten11, label %6, label %.preheader482.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader482.loopexit:0  %exitcond_flatten12 = icmp eq i14 %indvar_flatten5, 4608

]]></Node>
<StgValue><ssdm name="exitcond_flatten12"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:16  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten12, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:17  %exitcond11 = icmp eq i5 %j5, -16

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:18  %exitcond17_mid = and i1 %exitcond11, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond17_mid"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader482.loopexit:19  %exitcond_flatten13 = icmp eq i11 %indvar_flatten6, 512

]]></Node>
<StgValue><ssdm name="exitcond_flatten13"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:20  %exitcond_flatten65_m = and i1 %exitcond_flatten13, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_m"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:26  %exitcond_flatten65_n = xor i1 %exitcond_flatten13, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_n"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:27  %not_exitcond_flatten_1 = or i1 %exitcond_flatten12, %exitcond_flatten65_n

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:28  %exitcond17_mid1 = and i1 %exitcond17_mid, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond17_mid1"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader482.loopexit:39  %tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2582">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifFalse:0  %indvar_flatten63_op = add i11 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten63_op"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2582">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ifFalse:2  %indvar_flatten78_op = add i14 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten78_op"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2582">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ifFalse:3  %indvar_flatten_next1_4 = select i1 %exitcond_flatten12, i14 1, i14 %indvar_flatten78_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="272" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:1  %ib_mid = select i1 %exitcond_flatten12, i5 2, i5 %ib

]]></Node>
<StgValue><ssdm name="ib_mid"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3946">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="exitcond_flatten12" val="0"/>
<literal name="exitcond_flatten65_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:14  %tmp_275_0_35_t = or i5 %ib, 1

]]></Node>
<StgValue><ssdm name="tmp_275_0_35_t"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3945">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="exitcond_flatten65_m" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:15  %tmp_275_0_35_t_mid = select i1 %exitcond_flatten12, i5 3, i5 %tmp_275_0_35_t

]]></Node>
<StgValue><ssdm name="tmp_275_0_35_t_mid"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:21  %ib_1 = add i5 2, %ib_mid

]]></Node>
<StgValue><ssdm name="ib_1"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:22  %tmp_123 = or i1 %exitcond_flatten65_m, %exitcond_flatten12

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader482.loopexit:23  %i4_mid = select i1 %tmp_123, i6 0, i6 %i4

]]></Node>
<StgValue><ssdm name="i4_mid"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3944">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="exitcond_flatten65_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:24  %tmp_275_0_35_t_mid1 = or i5 %ib_1, 1

]]></Node>
<StgValue><ssdm name="tmp_275_0_35_t_mid1"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:25  %tmp_275_0_35_t_mid2 = select i1 %exitcond_flatten65_m, i5 %tmp_275_0_35_t_mid1, i5 %tmp_275_0_35_t_mid

]]></Node>
<StgValue><ssdm name="tmp_275_0_35_t_mid2"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:29  %ib_mid2 = select i1 %exitcond_flatten65_m, i5 %ib_1, i5 %ib_mid

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3947">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="exitcond17_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader482.loopexit:30  %i_19 = add i6 1, %i4_mid

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:31  %tmp_125 = or i1 %exitcond17_mid1, %exitcond_flatten65_m

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader482.loopexit:32  %tmp_133 = or i1 %tmp_125, %exitcond_flatten12

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:34  %j5_mid2 = select i1 %tmp_133, i5 0, i5 %j5

]]></Node>
<StgValue><ssdm name="j5_mid2"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2582">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
ifFalse:1  %indvar_flatten_next1_3 = select i1 %tmp_123, i11 1, i11 %indvar_flatten63_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_3"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2582">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %.preheader479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="287" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader482.loopexit:35  %tmp_204_mid2 = select i1 %exitcond17_mid1, i6 %i_19, i6 %i4_mid

]]></Node>
<StgValue><ssdm name="tmp_204_mid2"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader482.loopexit:37  %tmp_134 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_204_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="10">
<![CDATA[
.preheader482.loopexit:38  %tmp_126 = zext i10 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:41  %tmp_131 = zext i5 %j5_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:42  %tmp_138_cast = zext i5 %j5_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.loopexit:43  %tmp_135 = mul i10 21, %tmp_138_cast

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader482.loopexit:159  %tmp_141 = add i64 %tmp_131, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="64">
<![CDATA[
.preheader482.loopexit:160  %tmp_142 = trunc i64 %tmp_141 to i13

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="64">
<![CDATA[
.preheader482.loopexit:161  %tmp_143 = trunc i64 %tmp_141 to i11

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader482.loopexit:198  switch i5 %ib_mid2, label %branch520 [
    i5 2, label %branch504
    i5 4, label %branch506
    i5 6, label %branch508
    i5 8, label %branch510
    i5 10, label %branch512
    i5 12, label %branch514
    i5 14, label %branch516
    i5 -16, label %branch518
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
.preheader.preheader.0998:6  switch i5 %tmp_275_0_35_t_mid2, label %branch460 [
    i5 1, label %branch442
    i5 3, label %branch444
    i5 5, label %branch446
    i5 7, label %branch448
    i5 9, label %branch450
    i5 11, label %branch452
    i5 13, label %branch454
    i5 15, label %branch456
    i5 -15, label %branch458
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
.preheader.preheader.0778:6  switch i5 %tmp_275_0_35_t_mid2, label %branch355 [
    i5 1, label %branch337
    i5 3, label %branch339
    i5 5, label %branch341
    i5 7, label %branch343
    i5 9, label %branch345
    i5 11, label %branch347
    i5 13, label %branch349
    i5 15, label %branch351
    i5 -15, label %branch353
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
.preheader.preheader.0558:6  switch i5 %tmp_275_0_35_t_mid2, label %branch250 [
    i5 1, label %branch232
    i5 3, label %branch234
    i5 5, label %branch236
    i5 7, label %branch238
    i5 9, label %branch240
    i5 11, label %branch242
    i5 13, label %branch244
    i5 15, label %branch246
    i5 -15, label %branch248
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
.preheader.preheader.0338:6  switch i5 %tmp_275_0_35_t_mid2, label %branch145 [
    i5 1, label %branch127
    i5 3, label %branch129
    i5 5, label %branch131
    i5 7, label %branch133
    i5 9, label %branch135
    i5 11, label %branch137
    i5 13, label %branch139
    i5 15, label %branch141
    i5 -15, label %branch143
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
.preheader.preheader.0120:6  switch i5 %tmp_275_0_35_t_mid2, label %branch40 [
    i5 1, label %branch22
    i5 3, label %branch24
    i5 5, label %branch26
    i5 7, label %branch28
    i5 9, label %branch30
    i5 11, label %branch32
    i5 13, label %branch34
    i5 15, label %branch36
    i5 -15, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="302" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:2  %tmp_196_mid2 = select i1 %exitcond_flatten12, i5 %ia, i5 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_196_mid2"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:3  %tmp_196_mid2_cast = zext i5 %tmp_196_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_196_mid2_cast"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:4  %tmp_272_1_mid2_v_v_c = select i1 %exitcond_flatten12, i5 1, i5 -1

]]></Node>
<StgValue><ssdm name="tmp_272_1_mid2_v_v_c"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:5  %tmp_272_1_mid2_v = add i5 %tmp_272_1_mid2_v_v_c, %ia

]]></Node>
<StgValue><ssdm name="tmp_272_1_mid2_v"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:6  %tmp_272_1_mid2_cast = zext i5 %tmp_272_1_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_272_1_mid2_cast"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:7  %tmp_272_2_mid2 = select i1 %exitcond_flatten12, i5 %ia_1, i5 %ia

]]></Node>
<StgValue><ssdm name="tmp_272_2_mid2"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3948">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="exitcond_flatten12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:11  %ia_4_mid1 = add i5 4, %ia

]]></Node>
<StgValue><ssdm name="ia_4_mid1"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader482.loopexit:12  %tmp_272_4_mid2 = select i1 %exitcond_flatten12, i5 %ia_4_mid1, i5 %ia_1

]]></Node>
<StgValue><ssdm name="tmp_272_4_mid2"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:13  %tmp_272_4_mid2_cast = zext i5 %tmp_272_4_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_272_4_mid2_cast"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.loopexit:44  %tmp_136 = add i10 %tmp_196_mid2_cast, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.loopexit:47  %tmp_137 = add i10 %tmp_272_1_mid2_cast, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.loopexit:56  %tmp_140 = add i10 %tmp_272_4_mid2_cast, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader482.loopexit:162  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_143, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader482.loopexit:163  %tmp_144 = add i13 %p_shl4_cast, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader482.loopexit:166  %tmp_145 = add i13 1, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="317" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:8  %tmp_272_2_mid2_cast = zext i5 %tmp_272_2_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_272_2_mid2_cast"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader482.loopexit:9  %tmp_272_3_mid2_v = or i5 %tmp_272_2_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_272_3_mid2_v"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="5">
<![CDATA[
.preheader482.loopexit:10  %tmp_272_3_mid2_cast = zext i5 %tmp_272_3_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_272_3_mid2_cast"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="10">
<![CDATA[
.preheader482.loopexit:45  %tmp_140_cast = sext i10 %tmp_136 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:46  %A_V_0_addr_1 = getelementptr [336 x i12]* @A_V_0, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_0_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
.preheader482.loopexit:48  %tmp_141_cast = sext i10 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:49  %A_V_0_addr_2 = getelementptr [336 x i12]* @A_V_0, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_0_addr_2"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.loopexit:50  %tmp_138 = add i10 %tmp_272_2_mid2_cast, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader482.loopexit:53  %tmp_139 = add i10 %tmp_272_3_mid2_cast, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:59  %A_V_10_addr_1 = getelementptr [336 x i12]* @A_V_10, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_10_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:60  %A_V_10_addr_2 = getelementptr [336 x i12]* @A_V_10, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_10_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:64  %A_V_11_addr_1 = getelementptr [336 x i12]* @A_V_11, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_11_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:69  %A_V_1164_addr_1 = getelementptr [336 x i12]* @A_V_1164, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_1164_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:74  %A_V_12_addr_1 = getelementptr [336 x i12]* @A_V_12, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_12_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:75  %A_V_12_addr_2 = getelementptr [336 x i12]* @A_V_12, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_12_addr_2"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:79  %A_V_13_addr_1 = getelementptr [336 x i12]* @A_V_13, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_13_addr_1"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:84  %A_V_14_addr_1 = getelementptr [336 x i12]* @A_V_14, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_14_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:85  %A_V_14_addr_2 = getelementptr [336 x i12]* @A_V_14, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_14_addr_2"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:89  %A_V_15_addr_1 = getelementptr [336 x i12]* @A_V_15, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_15_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:94  %A_V_16_addr_1 = getelementptr [336 x i12]* @A_V_16, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_16_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:95  %A_V_16_addr_2 = getelementptr [336 x i12]* @A_V_16, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_16_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:99  %A_V_17_addr_1 = getelementptr [336 x i12]* @A_V_17, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_17_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:104  %A_V_18_addr_1 = getelementptr [336 x i12]* @A_V_18, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_18_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:105  %A_V_18_addr_2 = getelementptr [336 x i12]* @A_V_18, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_18_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:109  %A_V_19_addr_1 = getelementptr [336 x i12]* @A_V_19, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_19_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:110  %A_V_19_addr_2 = getelementptr [336 x i12]* @A_V_19, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_19_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:114  %A_V_20_addr_1 = getelementptr [336 x i12]* @A_V_20, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_20_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:115  %A_V_20_addr_2 = getelementptr [336 x i12]* @A_V_20, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_20_addr_2"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:119  %A_V_2165_addr_1 = getelementptr [336 x i12]* @A_V_2165, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_2165_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:120  %A_V_2165_addr_2 = getelementptr [336 x i12]* @A_V_2165, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_2165_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:124  %A_V_3166_addr_1 = getelementptr [336 x i12]* @A_V_3166, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_3166_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:129  %A_V_4167_addr_1 = getelementptr [336 x i12]* @A_V_4167, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_4167_addr_1"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:130  %A_V_4167_addr_2 = getelementptr [336 x i12]* @A_V_4167, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_4167_addr_2"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:134  %A_V_5168_addr_1 = getelementptr [336 x i12]* @A_V_5168, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_5168_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:139  %A_V_6169_addr_1 = getelementptr [336 x i12]* @A_V_6169, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_6169_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:140  %A_V_6169_addr_2 = getelementptr [336 x i12]* @A_V_6169, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_6169_addr_2"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:144  %A_V_7170_addr_1 = getelementptr [336 x i12]* @A_V_7170, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_7170_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:149  %A_V_8_addr_1 = getelementptr [336 x i12]* @A_V_8, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_8_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:150  %A_V_8_addr_2 = getelementptr [336 x i12]* @A_V_8, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_8_addr_2"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:154  %A_V_9_addr_1 = getelementptr [336 x i12]* @A_V_9, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_V_9_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="13">
<![CDATA[
.preheader482.loopexit:164  %tmp_147_cast = zext i13 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:165  %B_V_0_addr_1 = getelementptr [2560 x i12]* @B_V_0, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="13">
<![CDATA[
.preheader482.loopexit:167  %tmp_148_cast = zext i13 %tmp_145 to i64

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:168  %B_V_0_addr_2 = getelementptr [2560 x i12]* @B_V_0, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_2"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader482.loopexit:169  %tmp_146 = add i13 2, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader482.loopexit:172  %tmp_147 = add i13 3, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:178  %B_V_1171_addr_1 = getelementptr [2560 x i12]* @B_V_1171, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="B_V_1171_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:179  %B_V_1171_addr_2 = getelementptr [2560 x i12]* @B_V_1171, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="B_V_1171_addr_2"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:183  %B_V_2172_addr_1 = getelementptr [2560 x i12]* @B_V_2172, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="B_V_2172_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:184  %B_V_2172_addr_2 = getelementptr [2560 x i12]* @B_V_2172, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="B_V_2172_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:188  %B_V_3173_addr_1 = getelementptr [2560 x i12]* @B_V_3173, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="B_V_3173_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:189  %B_V_3173_addr_2 = getelementptr [2560 x i12]* @B_V_3173, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="B_V_3173_addr_2"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:193  %B_V_4174_addr_1 = getelementptr [2560 x i12]* @B_V_4174, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="B_V_4174_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:194  %B_V_4174_addr_2 = getelementptr [2560 x i12]* @B_V_4174, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="B_V_4174_addr_2"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2588">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="9">
<![CDATA[
branch518:0  %A_V_14_load = load i12* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2589">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="9">
<![CDATA[
branch516:0  %A_V_12_load = load i12* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2590">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="9">
<![CDATA[
branch514:0  %A_V_10_load = load i12* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2591">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="9">
<![CDATA[
branch512:0  %A_V_8_load = load i12* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2592">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="9">
<![CDATA[
branch510:0  %A_V_6169_load = load i12* %A_V_6169_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2593">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="9">
<![CDATA[
branch508:0  %A_V_4167_load = load i12* %A_V_4167_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2594">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="9">
<![CDATA[
branch506:0  %A_V_2165_load = load i12* %A_V_2165_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2595">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="9">
<![CDATA[
branch504:0  %A_V_0_load = load i12* %A_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2596">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="9">
<![CDATA[
branch520:0  %A_V_16_load = load i12* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.01086:2  %B_V_0_load = load i12* %B_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.01086:6  switch i5 %ib_mid2, label %branch500 [
    i5 2, label %branch484
    i5 4, label %branch486
    i5 6, label %branch488
    i5 8, label %branch490
    i5 10, label %branch492
    i5 12, label %branch494
    i5 14, label %branch496
    i5 -16, label %branch498
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2598">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="9">
<![CDATA[
branch498:0  %A_V_15_load = load i12* %A_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2599">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="9">
<![CDATA[
branch496:0  %A_V_13_load = load i12* %A_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2600">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="9">
<![CDATA[
branch494:0  %A_V_11_load = load i12* %A_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2601">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="9">
<![CDATA[
branch492:0  %A_V_9_load = load i12* %A_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2602">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="9">
<![CDATA[
branch490:0  %A_V_7170_load = load i12* %A_V_7170_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2603">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="9">
<![CDATA[
branch488:0  %A_V_5168_load = load i12* %A_V_5168_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2604">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="9">
<![CDATA[
branch486:0  %A_V_3166_load = load i12* %A_V_3166_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2605">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="9">
<![CDATA[
branch484:0  %A_V_1164_load = load i12* %A_V_1164_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2606">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="9">
<![CDATA[
branch500:0  %A_V_17_load = load i12* %A_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.01042:2  %B_V_1171_load = load i12* %B_V_1171_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.01042:6  switch i5 %ib_mid2, label %branch480 [
    i5 2, label %branch464
    i5 4, label %branch466
    i5 6, label %branch468
    i5 8, label %branch470
    i5 10, label %branch472
    i5 12, label %branch474
    i5 14, label %branch476
    i5 -16, label %branch478
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2608">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="9">
<![CDATA[
branch478:0  %A_V_16_load_1 = load i12* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_1"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2609">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="9">
<![CDATA[
branch476:0  %A_V_14_load_1 = load i12* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_1"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2610">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="9">
<![CDATA[
branch474:0  %A_V_12_load_1 = load i12* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_1"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2611">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="9">
<![CDATA[
branch472:0  %A_V_10_load_1 = load i12* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_1"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2612">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="9">
<![CDATA[
branch470:0  %A_V_8_load_1 = load i12* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_1"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2613">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="9">
<![CDATA[
branch468:0  %A_V_6169_load_1 = load i12* %A_V_6169_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_1"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2614">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="9">
<![CDATA[
branch466:0  %A_V_4167_load_1 = load i12* %A_V_4167_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_1"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2615">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="9">
<![CDATA[
branch464:0  %A_V_2165_load_1 = load i12* %A_V_2165_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_1"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2616">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="9">
<![CDATA[
branch480:0  %A_V_18_load = load i12* %A_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0998:2  %B_V_2172_load = load i12* %B_V_2172_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2617">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="9">
<![CDATA[
branch458:0  %A_V_17_load_1 = load i12* %A_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_1"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2618">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="9">
<![CDATA[
branch456:0  %A_V_15_load_1 = load i12* %A_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_1"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2619">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="9">
<![CDATA[
branch454:0  %A_V_13_load_1 = load i12* %A_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_1"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2620">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="9">
<![CDATA[
branch452:0  %A_V_11_load_1 = load i12* %A_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_1"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2621">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="9">
<![CDATA[
branch450:0  %A_V_9_load_1 = load i12* %A_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_1"/></StgValue>
</operation>

<operation id="408" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2622">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="9">
<![CDATA[
branch448:0  %A_V_7170_load_1 = load i12* %A_V_7170_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_1"/></StgValue>
</operation>

<operation id="409" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2623">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="9">
<![CDATA[
branch446:0  %A_V_5168_load_1 = load i12* %A_V_5168_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_1"/></StgValue>
</operation>

<operation id="410" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2624">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="9">
<![CDATA[
branch444:0  %A_V_3166_load_1 = load i12* %A_V_3166_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_1"/></StgValue>
</operation>

<operation id="411" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2625">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="9">
<![CDATA[
branch442:0  %A_V_1164_load_1 = load i12* %A_V_1164_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_1"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2626">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="9">
<![CDATA[
branch460:0  %A_V_19_load = load i12* %A_V_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0954:2  %B_V_3173_load = load i12* %B_V_3173_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0954:6  switch i5 %ib_mid2, label %branch440 [
    i5 2, label %branch424
    i5 4, label %branch426
    i5 6, label %branch428
    i5 8, label %branch430
    i5 10, label %branch432
    i5 12, label %branch434
    i5 14, label %branch436
    i5 -16, label %branch438
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2628">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="9">
<![CDATA[
branch438:0  %A_V_18_load_1 = load i12* %A_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_1"/></StgValue>
</operation>

<operation id="416" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2629">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="9">
<![CDATA[
branch436:0  %A_V_16_load_2 = load i12* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_2"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2630">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="9">
<![CDATA[
branch434:0  %A_V_14_load_2 = load i12* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_2"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2631">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="9">
<![CDATA[
branch432:0  %A_V_12_load_2 = load i12* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_2"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2632">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="9">
<![CDATA[
branch430:0  %A_V_10_load_2 = load i12* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_2"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2633">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="9">
<![CDATA[
branch428:0  %A_V_8_load_2 = load i12* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_2"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2634">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="9">
<![CDATA[
branch426:0  %A_V_6169_load_2 = load i12* %A_V_6169_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_2"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2635">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="9">
<![CDATA[
branch424:0  %A_V_4167_load_2 = load i12* %A_V_4167_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_2"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2636">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="9">
<![CDATA[
branch440:0  %A_V_20_load = load i12* %A_V_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0910:2  %B_V_4174_load = load i12* %B_V_4174_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0910:6  switch i5 %ib_mid2, label %branch415 [
    i5 2, label %branch399
    i5 4, label %branch401
    i5 6, label %branch403
    i5 8, label %branch405
    i5 10, label %branch407
    i5 12, label %branch409
    i5 14, label %branch411
    i5 -16, label %branch413
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2638">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="9">
<![CDATA[
branch413:0  %A_V_14_load_3 = load i12* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_3"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2639">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="9">
<![CDATA[
branch411:0  %A_V_12_load_3 = load i12* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_3"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2640">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="9">
<![CDATA[
branch409:0  %A_V_10_load_3 = load i12* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_3"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2641">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="9">
<![CDATA[
branch407:0  %A_V_8_load_3 = load i12* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_3"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2642">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="9">
<![CDATA[
branch405:0  %A_V_6169_load_3 = load i12* %A_V_6169_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_3"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2643">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="9">
<![CDATA[
branch403:0  %A_V_4167_load_3 = load i12* %A_V_4167_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_3"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2644">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="9">
<![CDATA[
branch401:0  %A_V_2165_load_2 = load i12* %A_V_2165_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_2"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2645">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="9">
<![CDATA[
branch399:0  %A_V_0_load_1 = load i12* %A_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_1"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2646">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="9">
<![CDATA[
branch415:0  %A_V_16_load_3 = load i12* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_3"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0866:2  %B_V_0_load_1 = load i12* %B_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_1"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0866:6  switch i5 %ib_mid2, label %branch395 [
    i5 2, label %branch379
    i5 4, label %branch381
    i5 6, label %branch383
    i5 8, label %branch385
    i5 10, label %branch387
    i5 12, label %branch389
    i5 14, label %branch391
    i5 -16, label %branch393
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0822:2  %B_V_1171_load_1 = load i12* %B_V_1171_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_1"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0822:6  switch i5 %ib_mid2, label %branch375 [
    i5 2, label %branch359
    i5 4, label %branch361
    i5 6, label %branch363
    i5 8, label %branch365
    i5 10, label %branch367
    i5 12, label %branch369
    i5 14, label %branch371
    i5 -16, label %branch373
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2649">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="9">
<![CDATA[
branch373:0  %A_V_16_load_4 = load i12* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_4"/></StgValue>
</operation>

<operation id="440" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2650">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="9">
<![CDATA[
branch371:0  %A_V_14_load_4 = load i12* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_4"/></StgValue>
</operation>

<operation id="441" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2651">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="9">
<![CDATA[
branch369:0  %A_V_12_load_4 = load i12* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_4"/></StgValue>
</operation>

<operation id="442" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2652">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="9">
<![CDATA[
branch367:0  %A_V_10_load_4 = load i12* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_4"/></StgValue>
</operation>

<operation id="443" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2653">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="9">
<![CDATA[
branch365:0  %A_V_8_load_4 = load i12* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_4"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2654">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="9">
<![CDATA[
branch363:0  %A_V_6169_load_4 = load i12* %A_V_6169_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_4"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2655">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="9">
<![CDATA[
branch361:0  %A_V_4167_load_4 = load i12* %A_V_4167_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_4"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2656">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="9">
<![CDATA[
branch359:0  %A_V_2165_load_3 = load i12* %A_V_2165_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_3"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2657">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="9">
<![CDATA[
branch375:0  %A_V_18_load_2 = load i12* %A_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_2"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0778:2  %B_V_2172_load_1 = load i12* %B_V_2172_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_1"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2658">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="9">
<![CDATA[
branch355:0  %A_V_19_load_1 = load i12* %A_V_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_1"/></StgValue>
</operation>

<operation id="450" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0734:2  %B_V_3173_load_1 = load i12* %B_V_3173_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_1"/></StgValue>
</operation>

<operation id="451" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0734:6  switch i5 %ib_mid2, label %branch335 [
    i5 2, label %branch319
    i5 4, label %branch321
    i5 6, label %branch323
    i5 8, label %branch325
    i5 10, label %branch327
    i5 12, label %branch329
    i5 14, label %branch331
    i5 -16, label %branch333
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2660">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="9">
<![CDATA[
branch333:0  %A_V_18_load_3 = load i12* %A_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_3"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2661">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="9">
<![CDATA[
branch331:0  %A_V_16_load_5 = load i12* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_5"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2662">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="9">
<![CDATA[
branch329:0  %A_V_14_load_5 = load i12* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_5"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2663">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="9">
<![CDATA[
branch327:0  %A_V_12_load_5 = load i12* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_5"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2664">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="9">
<![CDATA[
branch325:0  %A_V_10_load_5 = load i12* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_5"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2665">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="9">
<![CDATA[
branch323:0  %A_V_8_load_5 = load i12* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_5"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2666">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="9">
<![CDATA[
branch321:0  %A_V_6169_load_5 = load i12* %A_V_6169_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_5"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2667">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="9">
<![CDATA[
branch319:0  %A_V_4167_load_5 = load i12* %A_V_4167_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_5"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2668">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="9">
<![CDATA[
branch335:0  %A_V_20_load_1 = load i12* %A_V_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_1"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0690:2  %B_V_4174_load_1 = load i12* %B_V_4174_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_1"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0690:6  switch i5 %ib_mid2, label %branch310 [
    i5 2, label %branch294
    i5 4, label %branch296
    i5 6, label %branch298
    i5 8, label %branch300
    i5 10, label %branch302
    i5 12, label %branch304
    i5 14, label %branch306
    i5 -16, label %branch308
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.034:48  %j_9 = add i5 %j5_mid2, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="464" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
.preheader482.loopexit:51  %tmp_142_cast = sext i10 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:52  %A_V_0_addr_3 = getelementptr [336 x i12]* @A_V_0, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_0_addr_3"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="10">
<![CDATA[
.preheader482.loopexit:54  %tmp_143_cast = sext i10 %tmp_139 to i64

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:55  %A_V_0_addr_4 = getelementptr [336 x i12]* @A_V_0, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_0_addr_4"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:61  %A_V_10_addr_3 = getelementptr [336 x i12]* @A_V_10, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_10_addr_3"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:62  %A_V_10_addr_4 = getelementptr [336 x i12]* @A_V_10, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_10_addr_4"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:65  %A_V_11_addr_2 = getelementptr [336 x i12]* @A_V_11, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_11_addr_2"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:70  %A_V_1164_addr_2 = getelementptr [336 x i12]* @A_V_1164, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_1164_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:76  %A_V_12_addr_3 = getelementptr [336 x i12]* @A_V_12, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_12_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:77  %A_V_12_addr_4 = getelementptr [336 x i12]* @A_V_12, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_12_addr_4"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:80  %A_V_13_addr_2 = getelementptr [336 x i12]* @A_V_13, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_13_addr_2"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:86  %A_V_14_addr_3 = getelementptr [336 x i12]* @A_V_14, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_14_addr_3"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:87  %A_V_14_addr_4 = getelementptr [336 x i12]* @A_V_14, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_14_addr_4"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:90  %A_V_15_addr_2 = getelementptr [336 x i12]* @A_V_15, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_15_addr_2"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:96  %A_V_16_addr_3 = getelementptr [336 x i12]* @A_V_16, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_16_addr_3"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:97  %A_V_16_addr_4 = getelementptr [336 x i12]* @A_V_16, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_16_addr_4"/></StgValue>
</operation>

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:100  %A_V_17_addr_2 = getelementptr [336 x i12]* @A_V_17, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_17_addr_2"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:106  %A_V_18_addr_3 = getelementptr [336 x i12]* @A_V_18, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_18_addr_3"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:107  %A_V_18_addr_4 = getelementptr [336 x i12]* @A_V_18, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_18_addr_4"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:111  %A_V_19_addr_3 = getelementptr [336 x i12]* @A_V_19, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_19_addr_3"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:112  %A_V_19_addr_4 = getelementptr [336 x i12]* @A_V_19, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_19_addr_4"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:116  %A_V_20_addr_3 = getelementptr [336 x i12]* @A_V_20, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_20_addr_3"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:117  %A_V_20_addr_4 = getelementptr [336 x i12]* @A_V_20, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_20_addr_4"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:121  %A_V_2165_addr_3 = getelementptr [336 x i12]* @A_V_2165, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_2165_addr_3"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:122  %A_V_2165_addr_4 = getelementptr [336 x i12]* @A_V_2165, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_2165_addr_4"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:125  %A_V_3166_addr_2 = getelementptr [336 x i12]* @A_V_3166, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_3166_addr_2"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:131  %A_V_4167_addr_3 = getelementptr [336 x i12]* @A_V_4167, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_4167_addr_3"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:132  %A_V_4167_addr_4 = getelementptr [336 x i12]* @A_V_4167, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_4167_addr_4"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:135  %A_V_5168_addr_2 = getelementptr [336 x i12]* @A_V_5168, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_5168_addr_2"/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:141  %A_V_6169_addr_3 = getelementptr [336 x i12]* @A_V_6169, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_6169_addr_3"/></StgValue>
</operation>

<operation id="494" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:142  %A_V_6169_addr_4 = getelementptr [336 x i12]* @A_V_6169, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_6169_addr_4"/></StgValue>
</operation>

<operation id="495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:145  %A_V_7170_addr_2 = getelementptr [336 x i12]* @A_V_7170, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_7170_addr_2"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:151  %A_V_8_addr_3 = getelementptr [336 x i12]* @A_V_8, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_8_addr_3"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:152  %A_V_8_addr_4 = getelementptr [336 x i12]* @A_V_8, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_8_addr_4"/></StgValue>
</operation>

<operation id="498" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:155  %A_V_9_addr_2 = getelementptr [336 x i12]* @A_V_9, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_V_9_addr_2"/></StgValue>
</operation>

<operation id="499" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="13">
<![CDATA[
.preheader482.loopexit:170  %tmp_149_cast = zext i13 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="500" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:171  %B_V_0_addr_3 = getelementptr [2560 x i12]* @B_V_0, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_3"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="13">
<![CDATA[
.preheader482.loopexit:173  %tmp_150_cast = zext i13 %tmp_147 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:174  %B_V_0_addr_4 = getelementptr [2560 x i12]* @B_V_0, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_4"/></StgValue>
</operation>

<operation id="503" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader482.loopexit:175  %tmp_148 = add i13 4, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="504" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:180  %B_V_1171_addr_3 = getelementptr [2560 x i12]* @B_V_1171, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="B_V_1171_addr_3"/></StgValue>
</operation>

<operation id="505" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:181  %B_V_1171_addr_4 = getelementptr [2560 x i12]* @B_V_1171, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="B_V_1171_addr_4"/></StgValue>
</operation>

<operation id="506" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:185  %B_V_2172_addr_3 = getelementptr [2560 x i12]* @B_V_2172, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="B_V_2172_addr_3"/></StgValue>
</operation>

<operation id="507" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:186  %B_V_2172_addr_4 = getelementptr [2560 x i12]* @B_V_2172, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="B_V_2172_addr_4"/></StgValue>
</operation>

<operation id="508" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:190  %B_V_3173_addr_3 = getelementptr [2560 x i12]* @B_V_3173, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="B_V_3173_addr_3"/></StgValue>
</operation>

<operation id="509" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:191  %B_V_3173_addr_4 = getelementptr [2560 x i12]* @B_V_3173, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="B_V_3173_addr_4"/></StgValue>
</operation>

<operation id="510" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:195  %B_V_4174_addr_3 = getelementptr [2560 x i12]* @B_V_4174, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="B_V_4174_addr_3"/></StgValue>
</operation>

<operation id="511" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:196  %B_V_4174_addr_4 = getelementptr [2560 x i12]* @B_V_4174, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="B_V_4174_addr_4"/></StgValue>
</operation>

<operation id="512" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2588">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="9">
<![CDATA[
branch518:0  %A_V_14_load = load i12* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load"/></StgValue>
</operation>

<operation id="513" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2589">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="9">
<![CDATA[
branch516:0  %A_V_12_load = load i12* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load"/></StgValue>
</operation>

<operation id="514" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2590">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="9">
<![CDATA[
branch514:0  %A_V_10_load = load i12* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load"/></StgValue>
</operation>

<operation id="515" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2591">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="9">
<![CDATA[
branch512:0  %A_V_8_load = load i12* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load"/></StgValue>
</operation>

<operation id="516" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2592">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="9">
<![CDATA[
branch510:0  %A_V_6169_load = load i12* %A_V_6169_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load"/></StgValue>
</operation>

<operation id="517" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2593">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="9">
<![CDATA[
branch508:0  %A_V_4167_load = load i12* %A_V_4167_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load"/></StgValue>
</operation>

<operation id="518" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2594">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="9">
<![CDATA[
branch506:0  %A_V_2165_load = load i12* %A_V_2165_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load"/></StgValue>
</operation>

<operation id="519" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2595">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="9">
<![CDATA[
branch504:0  %A_V_0_load = load i12* %A_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load"/></StgValue>
</operation>

<operation id="520" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2596">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="9">
<![CDATA[
branch520:0  %A_V_16_load = load i12* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load"/></StgValue>
</operation>

<operation id="521" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.01086:2  %B_V_0_load = load i12* %B_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="522" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2598">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="9">
<![CDATA[
branch498:0  %A_V_15_load = load i12* %A_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load"/></StgValue>
</operation>

<operation id="523" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2599">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="9">
<![CDATA[
branch496:0  %A_V_13_load = load i12* %A_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load"/></StgValue>
</operation>

<operation id="524" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2600">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="9">
<![CDATA[
branch494:0  %A_V_11_load = load i12* %A_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load"/></StgValue>
</operation>

<operation id="525" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2601">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="9">
<![CDATA[
branch492:0  %A_V_9_load = load i12* %A_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load"/></StgValue>
</operation>

<operation id="526" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2602">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="9">
<![CDATA[
branch490:0  %A_V_7170_load = load i12* %A_V_7170_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load"/></StgValue>
</operation>

<operation id="527" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2603">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="9">
<![CDATA[
branch488:0  %A_V_5168_load = load i12* %A_V_5168_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2604">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="9">
<![CDATA[
branch486:0  %A_V_3166_load = load i12* %A_V_3166_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2605">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="9">
<![CDATA[
branch484:0  %A_V_1164_load = load i12* %A_V_1164_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2606">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="9">
<![CDATA[
branch500:0  %A_V_17_load = load i12* %A_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load"/></StgValue>
</operation>

<operation id="531" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.01042:2  %B_V_1171_load = load i12* %B_V_1171_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2608">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="9">
<![CDATA[
branch478:0  %A_V_16_load_1 = load i12* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_1"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2609">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="9">
<![CDATA[
branch476:0  %A_V_14_load_1 = load i12* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_1"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2610">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="9">
<![CDATA[
branch474:0  %A_V_12_load_1 = load i12* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_1"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2611">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="9">
<![CDATA[
branch472:0  %A_V_10_load_1 = load i12* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_1"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2612">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="9">
<![CDATA[
branch470:0  %A_V_8_load_1 = load i12* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_1"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2613">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="9">
<![CDATA[
branch468:0  %A_V_6169_load_1 = load i12* %A_V_6169_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_1"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2614">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="9">
<![CDATA[
branch466:0  %A_V_4167_load_1 = load i12* %A_V_4167_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_1"/></StgValue>
</operation>

<operation id="539" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2615">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="9">
<![CDATA[
branch464:0  %A_V_2165_load_1 = load i12* %A_V_2165_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_1"/></StgValue>
</operation>

<operation id="540" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2616">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="9">
<![CDATA[
branch480:0  %A_V_18_load = load i12* %A_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load"/></StgValue>
</operation>

<operation id="541" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0998:2  %B_V_2172_load = load i12* %B_V_2172_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load"/></StgValue>
</operation>

<operation id="542" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2617">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="9">
<![CDATA[
branch458:0  %A_V_17_load_1 = load i12* %A_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_1"/></StgValue>
</operation>

<operation id="543" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2618">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="9">
<![CDATA[
branch456:0  %A_V_15_load_1 = load i12* %A_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_1"/></StgValue>
</operation>

<operation id="544" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2619">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="9">
<![CDATA[
branch454:0  %A_V_13_load_1 = load i12* %A_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_1"/></StgValue>
</operation>

<operation id="545" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2620">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="9">
<![CDATA[
branch452:0  %A_V_11_load_1 = load i12* %A_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_1"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2621">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="9">
<![CDATA[
branch450:0  %A_V_9_load_1 = load i12* %A_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_1"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2622">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="9">
<![CDATA[
branch448:0  %A_V_7170_load_1 = load i12* %A_V_7170_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_1"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2623">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="9">
<![CDATA[
branch446:0  %A_V_5168_load_1 = load i12* %A_V_5168_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_1"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2624">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="9">
<![CDATA[
branch444:0  %A_V_3166_load_1 = load i12* %A_V_3166_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_1"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2625">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="9">
<![CDATA[
branch442:0  %A_V_1164_load_1 = load i12* %A_V_1164_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_1"/></StgValue>
</operation>

<operation id="551" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2626">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="9">
<![CDATA[
branch460:0  %A_V_19_load = load i12* %A_V_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load"/></StgValue>
</operation>

<operation id="552" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0954:2  %B_V_3173_load = load i12* %B_V_3173_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load"/></StgValue>
</operation>

<operation id="553" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2628">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="9">
<![CDATA[
branch438:0  %A_V_18_load_1 = load i12* %A_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_1"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2629">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="9">
<![CDATA[
branch436:0  %A_V_16_load_2 = load i12* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_2"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2630">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="9">
<![CDATA[
branch434:0  %A_V_14_load_2 = load i12* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_2"/></StgValue>
</operation>

<operation id="556" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2631">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="9">
<![CDATA[
branch432:0  %A_V_12_load_2 = load i12* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_2"/></StgValue>
</operation>

<operation id="557" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2632">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="9">
<![CDATA[
branch430:0  %A_V_10_load_2 = load i12* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_2"/></StgValue>
</operation>

<operation id="558" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2633">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="9">
<![CDATA[
branch428:0  %A_V_8_load_2 = load i12* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_2"/></StgValue>
</operation>

<operation id="559" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2634">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="9">
<![CDATA[
branch426:0  %A_V_6169_load_2 = load i12* %A_V_6169_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_2"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2635">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="9">
<![CDATA[
branch424:0  %A_V_4167_load_2 = load i12* %A_V_4167_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_2"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2636">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="9">
<![CDATA[
branch440:0  %A_V_20_load = load i12* %A_V_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0910:2  %B_V_4174_load = load i12* %B_V_4174_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2638">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="9">
<![CDATA[
branch413:0  %A_V_14_load_3 = load i12* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_3"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2639">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="9">
<![CDATA[
branch411:0  %A_V_12_load_3 = load i12* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_3"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2640">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="9">
<![CDATA[
branch409:0  %A_V_10_load_3 = load i12* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_3"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2641">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="9">
<![CDATA[
branch407:0  %A_V_8_load_3 = load i12* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_3"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2642">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="9">
<![CDATA[
branch405:0  %A_V_6169_load_3 = load i12* %A_V_6169_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_3"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2643">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="9">
<![CDATA[
branch403:0  %A_V_4167_load_3 = load i12* %A_V_4167_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_3"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2644">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="9">
<![CDATA[
branch401:0  %A_V_2165_load_2 = load i12* %A_V_2165_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_2"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2645">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="9">
<![CDATA[
branch399:0  %A_V_0_load_1 = load i12* %A_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_1"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2646">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="9">
<![CDATA[
branch415:0  %A_V_16_load_3 = load i12* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_3"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0866:2  %B_V_0_load_1 = load i12* %B_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_1"/></StgValue>
</operation>

<operation id="573" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2671">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="9">
<![CDATA[
branch393:0  %A_V_15_load_2 = load i12* %A_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_2"/></StgValue>
</operation>

<operation id="574" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2672">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="9">
<![CDATA[
branch391:0  %A_V_13_load_2 = load i12* %A_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_2"/></StgValue>
</operation>

<operation id="575" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2673">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="9">
<![CDATA[
branch389:0  %A_V_11_load_2 = load i12* %A_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_2"/></StgValue>
</operation>

<operation id="576" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2674">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="9">
<![CDATA[
branch387:0  %A_V_9_load_2 = load i12* %A_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_2"/></StgValue>
</operation>

<operation id="577" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2675">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="9">
<![CDATA[
branch385:0  %A_V_7170_load_2 = load i12* %A_V_7170_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_2"/></StgValue>
</operation>

<operation id="578" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2676">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="9">
<![CDATA[
branch383:0  %A_V_5168_load_2 = load i12* %A_V_5168_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_2"/></StgValue>
</operation>

<operation id="579" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2677">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="9">
<![CDATA[
branch381:0  %A_V_3166_load_2 = load i12* %A_V_3166_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_2"/></StgValue>
</operation>

<operation id="580" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2678">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="9">
<![CDATA[
branch379:0  %A_V_1164_load_2 = load i12* %A_V_1164_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_2"/></StgValue>
</operation>

<operation id="581" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2679">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="9">
<![CDATA[
branch395:0  %A_V_17_load_2 = load i12* %A_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_2"/></StgValue>
</operation>

<operation id="582" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0822:2  %B_V_1171_load_1 = load i12* %B_V_1171_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_1"/></StgValue>
</operation>

<operation id="583" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2649">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="9">
<![CDATA[
branch373:0  %A_V_16_load_4 = load i12* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_4"/></StgValue>
</operation>

<operation id="584" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2650">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="9">
<![CDATA[
branch371:0  %A_V_14_load_4 = load i12* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_4"/></StgValue>
</operation>

<operation id="585" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2651">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="9">
<![CDATA[
branch369:0  %A_V_12_load_4 = load i12* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_4"/></StgValue>
</operation>

<operation id="586" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2652">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="9">
<![CDATA[
branch367:0  %A_V_10_load_4 = load i12* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_4"/></StgValue>
</operation>

<operation id="587" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2653">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="9">
<![CDATA[
branch365:0  %A_V_8_load_4 = load i12* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_4"/></StgValue>
</operation>

<operation id="588" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2654">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="9">
<![CDATA[
branch363:0  %A_V_6169_load_4 = load i12* %A_V_6169_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_4"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2655">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="9">
<![CDATA[
branch361:0  %A_V_4167_load_4 = load i12* %A_V_4167_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_4"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2656">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="9">
<![CDATA[
branch359:0  %A_V_2165_load_3 = load i12* %A_V_2165_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_3"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2657">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="9">
<![CDATA[
branch375:0  %A_V_18_load_2 = load i12* %A_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_2"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0778:2  %B_V_2172_load_1 = load i12* %B_V_2172_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_1"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2680">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="9">
<![CDATA[
branch353:0  %A_V_17_load_3 = load i12* %A_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_3"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2681">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="9">
<![CDATA[
branch351:0  %A_V_15_load_3 = load i12* %A_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_3"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2682">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="9">
<![CDATA[
branch349:0  %A_V_13_load_3 = load i12* %A_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_3"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2683">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="9">
<![CDATA[
branch347:0  %A_V_11_load_3 = load i12* %A_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_3"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2684">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="9">
<![CDATA[
branch345:0  %A_V_9_load_3 = load i12* %A_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_3"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2685">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="9">
<![CDATA[
branch343:0  %A_V_7170_load_3 = load i12* %A_V_7170_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_3"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2686">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="9">
<![CDATA[
branch341:0  %A_V_5168_load_3 = load i12* %A_V_5168_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_3"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2687">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="9">
<![CDATA[
branch339:0  %A_V_3166_load_3 = load i12* %A_V_3166_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_3"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2688">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="9">
<![CDATA[
branch337:0  %A_V_1164_load_3 = load i12* %A_V_1164_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_3"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2658">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="9">
<![CDATA[
branch355:0  %A_V_19_load_1 = load i12* %A_V_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_1"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0734:2  %B_V_3173_load_1 = load i12* %B_V_3173_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_1"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2660">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="9">
<![CDATA[
branch333:0  %A_V_18_load_3 = load i12* %A_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_3"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2661">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="9">
<![CDATA[
branch331:0  %A_V_16_load_5 = load i12* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_5"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2662">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="9">
<![CDATA[
branch329:0  %A_V_14_load_5 = load i12* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_5"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2663">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="9">
<![CDATA[
branch327:0  %A_V_12_load_5 = load i12* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_5"/></StgValue>
</operation>

<operation id="608" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2664">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="9">
<![CDATA[
branch325:0  %A_V_10_load_5 = load i12* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_5"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2665">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="9">
<![CDATA[
branch323:0  %A_V_8_load_5 = load i12* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_5"/></StgValue>
</operation>

<operation id="610" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2666">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="9">
<![CDATA[
branch321:0  %A_V_6169_load_5 = load i12* %A_V_6169_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_5"/></StgValue>
</operation>

<operation id="611" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2667">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="9">
<![CDATA[
branch319:0  %A_V_4167_load_5 = load i12* %A_V_4167_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_5"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2668">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="9">
<![CDATA[
branch335:0  %A_V_20_load_1 = load i12* %A_V_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_1"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0690:2  %B_V_4174_load_1 = load i12* %B_V_4174_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_1"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2689">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="9">
<![CDATA[
branch308:0  %A_V_14_load_6 = load i12* %A_V_14_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_6"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2690">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="9">
<![CDATA[
branch306:0  %A_V_12_load_6 = load i12* %A_V_12_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_6"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2691">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="9">
<![CDATA[
branch304:0  %A_V_10_load_6 = load i12* %A_V_10_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_6"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2692">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="9">
<![CDATA[
branch302:0  %A_V_8_load_6 = load i12* %A_V_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_6"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2693">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="9">
<![CDATA[
branch300:0  %A_V_6169_load_6 = load i12* %A_V_6169_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_6"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2694">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="9">
<![CDATA[
branch298:0  %A_V_4167_load_6 = load i12* %A_V_4167_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_6"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2695">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="9">
<![CDATA[
branch296:0  %A_V_2165_load_4 = load i12* %A_V_2165_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_4"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2696">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="9">
<![CDATA[
branch294:0  %A_V_0_load_2 = load i12* %A_V_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_2"/></StgValue>
</operation>

<operation id="622" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2697">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="9">
<![CDATA[
branch310:0  %A_V_16_load_6 = load i12* %A_V_16_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_6"/></StgValue>
</operation>

<operation id="623" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0646:2  %B_V_0_load_2 = load i12* %B_V_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_2"/></StgValue>
</operation>

<operation id="624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0646:6  switch i5 %ib_mid2, label %branch290 [
    i5 2, label %branch274
    i5 4, label %branch276
    i5 6, label %branch278
    i5 8, label %branch280
    i5 10, label %branch282
    i5 12, label %branch284
    i5 14, label %branch286
    i5 -16, label %branch288
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0602:2  %B_V_1171_load_2 = load i12* %B_V_1171_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_2"/></StgValue>
</operation>

<operation id="626" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0602:6  switch i5 %ib_mid2, label %branch270 [
    i5 2, label %branch254
    i5 4, label %branch256
    i5 6, label %branch258
    i5 8, label %branch260
    i5 10, label %branch262
    i5 12, label %branch264
    i5 14, label %branch266
    i5 -16, label %branch268
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2700">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="9">
<![CDATA[
branch268:0  %A_V_16_load_7 = load i12* %A_V_16_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_7"/></StgValue>
</operation>

<operation id="628" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2701">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="9">
<![CDATA[
branch266:0  %A_V_14_load_7 = load i12* %A_V_14_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_7"/></StgValue>
</operation>

<operation id="629" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2702">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="9">
<![CDATA[
branch264:0  %A_V_12_load_7 = load i12* %A_V_12_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_7"/></StgValue>
</operation>

<operation id="630" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2703">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="9">
<![CDATA[
branch262:0  %A_V_10_load_7 = load i12* %A_V_10_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_7"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2704">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="9">
<![CDATA[
branch260:0  %A_V_8_load_7 = load i12* %A_V_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_7"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2705">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="9">
<![CDATA[
branch258:0  %A_V_6169_load_7 = load i12* %A_V_6169_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_7"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2706">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="9">
<![CDATA[
branch256:0  %A_V_4167_load_7 = load i12* %A_V_4167_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_7"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2707">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="9">
<![CDATA[
branch254:0  %A_V_2165_load_5 = load i12* %A_V_2165_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_5"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2708">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="9">
<![CDATA[
branch270:0  %A_V_18_load_4 = load i12* %A_V_18_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_4"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0558:2  %B_V_2172_load_2 = load i12* %B_V_2172_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_2"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2709">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="9">
<![CDATA[
branch250:0  %A_V_19_load_2 = load i12* %A_V_19_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_2"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0514:2  %B_V_3173_load_2 = load i12* %B_V_3173_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_2"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0514:6  switch i5 %ib_mid2, label %branch230 [
    i5 2, label %branch214
    i5 4, label %branch216
    i5 6, label %branch218
    i5 8, label %branch220
    i5 10, label %branch222
    i5 12, label %branch224
    i5 14, label %branch226
    i5 -16, label %branch228
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2711">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="9">
<![CDATA[
branch228:0  %A_V_18_load_5 = load i12* %A_V_18_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_5"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2712">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="9">
<![CDATA[
branch226:0  %A_V_16_load_8 = load i12* %A_V_16_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_8"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2713">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="9">
<![CDATA[
branch224:0  %A_V_14_load_8 = load i12* %A_V_14_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_8"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2714">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="9">
<![CDATA[
branch222:0  %A_V_12_load_8 = load i12* %A_V_12_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_8"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2715">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="9">
<![CDATA[
branch220:0  %A_V_10_load_8 = load i12* %A_V_10_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_8"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2716">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="9">
<![CDATA[
branch218:0  %A_V_8_load_8 = load i12* %A_V_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_8"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2717">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="9">
<![CDATA[
branch216:0  %A_V_6169_load_8 = load i12* %A_V_6169_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_8"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2718">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="9">
<![CDATA[
branch214:0  %A_V_4167_load_8 = load i12* %A_V_4167_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_8"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2719">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="9">
<![CDATA[
branch230:0  %A_V_20_load_2 = load i12* %A_V_20_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_2"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0470:2  %B_V_4174_load_2 = load i12* %B_V_4174_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_2"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0470:6  switch i5 %ib_mid2, label %branch205 [
    i5 2, label %branch189
    i5 4, label %branch191
    i5 6, label %branch193
    i5 8, label %branch195
    i5 10, label %branch197
    i5 12, label %branch199
    i5 14, label %branch201
    i5 -16, label %branch203
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2721">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="9">
<![CDATA[
branch203:0  %A_V_14_load_9 = load i12* %A_V_14_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_9"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2722">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="9">
<![CDATA[
branch201:0  %A_V_12_load_9 = load i12* %A_V_12_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_9"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2723">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="9">
<![CDATA[
branch199:0  %A_V_10_load_9 = load i12* %A_V_10_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_9"/></StgValue>
</operation>

<operation id="654" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2724">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="9">
<![CDATA[
branch197:0  %A_V_8_load_9 = load i12* %A_V_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_9"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2725">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="9">
<![CDATA[
branch195:0  %A_V_6169_load_9 = load i12* %A_V_6169_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_9"/></StgValue>
</operation>

<operation id="656" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2726">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="9">
<![CDATA[
branch193:0  %A_V_4167_load_9 = load i12* %A_V_4167_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_9"/></StgValue>
</operation>

<operation id="657" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2727">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="9">
<![CDATA[
branch191:0  %A_V_2165_load_6 = load i12* %A_V_2165_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_6"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2728">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="9">
<![CDATA[
branch189:0  %A_V_0_load_3 = load i12* %A_V_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_3"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2729">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="9">
<![CDATA[
branch205:0  %A_V_16_load_9 = load i12* %A_V_16_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_9"/></StgValue>
</operation>

<operation id="660" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0426:2  %B_V_0_load_3 = load i12* %B_V_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_3"/></StgValue>
</operation>

<operation id="661" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0426:6  switch i5 %ib_mid2, label %branch185 [
    i5 2, label %branch169
    i5 4, label %branch171
    i5 6, label %branch173
    i5 8, label %branch175
    i5 10, label %branch177
    i5 12, label %branch179
    i5 14, label %branch181
    i5 -16, label %branch183
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0382:2  %B_V_1171_load_3 = load i12* %B_V_1171_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_3"/></StgValue>
</operation>

<operation id="663" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0382:6  switch i5 %ib_mid2, label %branch165 [
    i5 2, label %branch149
    i5 4, label %branch151
    i5 6, label %branch153
    i5 8, label %branch155
    i5 10, label %branch157
    i5 12, label %branch159
    i5 14, label %branch161
    i5 -16, label %branch163
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2732">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="9">
<![CDATA[
branch163:0  %A_V_16_load_10 = load i12* %A_V_16_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_10"/></StgValue>
</operation>

<operation id="665" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2733">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="9">
<![CDATA[
branch161:0  %A_V_14_load_10 = load i12* %A_V_14_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_10"/></StgValue>
</operation>

<operation id="666" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2734">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="9">
<![CDATA[
branch159:0  %A_V_12_load_10 = load i12* %A_V_12_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_10"/></StgValue>
</operation>

<operation id="667" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2735">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="9">
<![CDATA[
branch157:0  %A_V_10_load_10 = load i12* %A_V_10_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_10"/></StgValue>
</operation>

<operation id="668" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2736">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="9">
<![CDATA[
branch155:0  %A_V_8_load_10 = load i12* %A_V_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_10"/></StgValue>
</operation>

<operation id="669" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2737">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="9">
<![CDATA[
branch153:0  %A_V_6169_load_10 = load i12* %A_V_6169_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_10"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2738">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="9">
<![CDATA[
branch151:0  %A_V_4167_load_10 = load i12* %A_V_4167_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_10"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2739">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="9">
<![CDATA[
branch149:0  %A_V_2165_load_7 = load i12* %A_V_2165_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_7"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2740">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="9">
<![CDATA[
branch165:0  %A_V_18_load_6 = load i12* %A_V_18_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_6"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0338:2  %B_V_2172_load_3 = load i12* %B_V_2172_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_3"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2741">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="9">
<![CDATA[
branch145:0  %A_V_19_load_3 = load i12* %A_V_19_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_3"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0294:2  %B_V_3173_load_3 = load i12* %B_V_3173_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_3"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0294:6  switch i5 %ib_mid2, label %branch125 [
    i5 2, label %branch109
    i5 4, label %branch111
    i5 6, label %branch113
    i5 8, label %branch115
    i5 10, label %branch117
    i5 12, label %branch119
    i5 14, label %branch121
    i5 -16, label %branch123
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2743">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="9">
<![CDATA[
branch123:0  %A_V_18_load_7 = load i12* %A_V_18_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_7"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2744">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="9">
<![CDATA[
branch121:0  %A_V_16_load_11 = load i12* %A_V_16_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_11"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2745">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="9">
<![CDATA[
branch119:0  %A_V_14_load_11 = load i12* %A_V_14_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_11"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2746">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="9">
<![CDATA[
branch117:0  %A_V_12_load_11 = load i12* %A_V_12_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_11"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2747">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="9">
<![CDATA[
branch115:0  %A_V_10_load_11 = load i12* %A_V_10_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_11"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2748">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="9">
<![CDATA[
branch113:0  %A_V_8_load_11 = load i12* %A_V_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_11"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2749">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="9">
<![CDATA[
branch111:0  %A_V_6169_load_11 = load i12* %A_V_6169_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_11"/></StgValue>
</operation>

<operation id="684" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2750">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="9">
<![CDATA[
branch109:0  %A_V_4167_load_11 = load i12* %A_V_4167_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_11"/></StgValue>
</operation>

<operation id="685" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2751">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="9">
<![CDATA[
branch125:0  %A_V_20_load_3 = load i12* %A_V_20_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_3"/></StgValue>
</operation>

<operation id="686" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0250:2  %B_V_4174_load_3 = load i12* %B_V_4174_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_3"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0250:6  switch i5 %ib_mid2, label %branch100 [
    i5 2, label %branch84
    i5 4, label %branch86
    i5 6, label %branch88
    i5 8, label %branch90
    i5 10, label %branch92
    i5 12, label %branch94
    i5 14, label %branch96
    i5 -16, label %branch98
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="10">
<![CDATA[
.preheader482.loopexit:57  %tmp_144_cast = sext i10 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="689" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:58  %A_V_0_addr_5 = getelementptr [336 x i12]* @A_V_0, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_0_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:63  %A_V_10_addr_5 = getelementptr [336 x i12]* @A_V_10, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_10_addr_5"/></StgValue>
</operation>

<operation id="691" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:66  %A_V_11_addr_3 = getelementptr [336 x i12]* @A_V_11, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_11_addr_3"/></StgValue>
</operation>

<operation id="692" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:71  %A_V_1164_addr_3 = getelementptr [336 x i12]* @A_V_1164, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_1164_addr_3"/></StgValue>
</operation>

<operation id="693" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:78  %A_V_12_addr_5 = getelementptr [336 x i12]* @A_V_12, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_12_addr_5"/></StgValue>
</operation>

<operation id="694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:81  %A_V_13_addr_3 = getelementptr [336 x i12]* @A_V_13, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_13_addr_3"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:88  %A_V_14_addr_5 = getelementptr [336 x i12]* @A_V_14, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_14_addr_5"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:91  %A_V_15_addr_3 = getelementptr [336 x i12]* @A_V_15, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_15_addr_3"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:98  %A_V_16_addr_5 = getelementptr [336 x i12]* @A_V_16, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_16_addr_5"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:101  %A_V_17_addr_3 = getelementptr [336 x i12]* @A_V_17, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_17_addr_3"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:108  %A_V_18_addr_5 = getelementptr [336 x i12]* @A_V_18, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_18_addr_5"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:113  %A_V_19_addr_5 = getelementptr [336 x i12]* @A_V_19, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_19_addr_5"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:123  %A_V_2165_addr_5 = getelementptr [336 x i12]* @A_V_2165, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_2165_addr_5"/></StgValue>
</operation>

<operation id="702" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:126  %A_V_3166_addr_3 = getelementptr [336 x i12]* @A_V_3166, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_3166_addr_3"/></StgValue>
</operation>

<operation id="703" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:133  %A_V_4167_addr_5 = getelementptr [336 x i12]* @A_V_4167, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_4167_addr_5"/></StgValue>
</operation>

<operation id="704" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:136  %A_V_5168_addr_3 = getelementptr [336 x i12]* @A_V_5168, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_5168_addr_3"/></StgValue>
</operation>

<operation id="705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:143  %A_V_6169_addr_5 = getelementptr [336 x i12]* @A_V_6169, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_6169_addr_5"/></StgValue>
</operation>

<operation id="706" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:146  %A_V_7170_addr_3 = getelementptr [336 x i12]* @A_V_7170, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_7170_addr_3"/></StgValue>
</operation>

<operation id="707" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:153  %A_V_8_addr_5 = getelementptr [336 x i12]* @A_V_8, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_8_addr_5"/></StgValue>
</operation>

<operation id="708" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:156  %A_V_9_addr_3 = getelementptr [336 x i12]* @A_V_9, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_V_9_addr_3"/></StgValue>
</operation>

<operation id="709" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="13">
<![CDATA[
.preheader482.loopexit:176  %tmp_151_cast = zext i13 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="710" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:177  %B_V_0_addr_5 = getelementptr [2560 x i12]* @B_V_0, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_5"/></StgValue>
</operation>

<operation id="711" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:182  %B_V_1171_addr_5 = getelementptr [2560 x i12]* @B_V_1171, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="B_V_1171_addr_5"/></StgValue>
</operation>

<operation id="712" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:187  %B_V_2172_addr_5 = getelementptr [2560 x i12]* @B_V_2172, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="B_V_2172_addr_5"/></StgValue>
</operation>

<operation id="713" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:192  %B_V_3173_addr_5 = getelementptr [2560 x i12]* @B_V_3173, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="B_V_3173_addr_5"/></StgValue>
</operation>

<operation id="714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:197  %B_V_4174_addr_5 = getelementptr [2560 x i12]* @B_V_4174, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="B_V_4174_addr_5"/></StgValue>
</operation>

<operation id="715" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2588">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch518:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2589">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch516:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2590">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch514:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2591">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch512:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2592">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch510:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2593">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch508:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2594">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch506:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2595">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch504:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2596">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch520:1  br label %.preheader.preheader.01086

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2598">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch498:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2599">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch496:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2600">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch494:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2601">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch492:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2602">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch490:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2603">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch488:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2604">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch486:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2605">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch484:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2606">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch500:1  br label %.preheader.preheader.01042

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2608">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch478:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2609">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2610">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2611">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch472:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2612">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch470:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2613">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch468:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2614">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2615">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2616">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch480:1  br label %.preheader.preheader.0998

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2617">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2618">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2619">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2620">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2621">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2622">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch448:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2623">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch446:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2624">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch444:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2625">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch442:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2626">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %.preheader.preheader.0954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2628">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch438:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2629">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch436:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2630">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch434:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2631">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch432:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2632">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch430:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2633">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch428:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2634">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch426:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2635">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2636">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch440:1  br label %.preheader.preheader.0910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2638">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2639">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2640">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2641">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2642">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2643">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch403:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2644">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch401:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2645">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch399:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2646">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
branch415:1  br label %.preheader.preheader.0866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2671">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="9">
<![CDATA[
branch393:0  %A_V_15_load_2 = load i12* %A_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_2"/></StgValue>
</operation>

<operation id="771" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2672">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="9">
<![CDATA[
branch391:0  %A_V_13_load_2 = load i12* %A_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_2"/></StgValue>
</operation>

<operation id="772" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2673">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="9">
<![CDATA[
branch389:0  %A_V_11_load_2 = load i12* %A_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_2"/></StgValue>
</operation>

<operation id="773" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2674">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="9">
<![CDATA[
branch387:0  %A_V_9_load_2 = load i12* %A_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_2"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2675">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="9">
<![CDATA[
branch385:0  %A_V_7170_load_2 = load i12* %A_V_7170_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_2"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2676">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="9">
<![CDATA[
branch383:0  %A_V_5168_load_2 = load i12* %A_V_5168_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_2"/></StgValue>
</operation>

<operation id="776" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2677">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="9">
<![CDATA[
branch381:0  %A_V_3166_load_2 = load i12* %A_V_3166_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_2"/></StgValue>
</operation>

<operation id="777" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2678">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="9">
<![CDATA[
branch379:0  %A_V_1164_load_2 = load i12* %A_V_1164_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_2"/></StgValue>
</operation>

<operation id="778" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2679">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="9">
<![CDATA[
branch395:0  %A_V_17_load_2 = load i12* %A_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_2"/></StgValue>
</operation>

<operation id="779" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2649">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch373:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2650">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch371:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2651">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch369:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2652">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch367:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2653">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch365:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2654">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch363:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2655">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch361:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2656">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch359:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2657">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch375:1  br label %.preheader.preheader.0778

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2680">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="9">
<![CDATA[
branch353:0  %A_V_17_load_3 = load i12* %A_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_3"/></StgValue>
</operation>

<operation id="789" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2681">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="9">
<![CDATA[
branch351:0  %A_V_15_load_3 = load i12* %A_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_3"/></StgValue>
</operation>

<operation id="790" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2682">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="9">
<![CDATA[
branch349:0  %A_V_13_load_3 = load i12* %A_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_3"/></StgValue>
</operation>

<operation id="791" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2683">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="9">
<![CDATA[
branch347:0  %A_V_11_load_3 = load i12* %A_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_3"/></StgValue>
</operation>

<operation id="792" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2684">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="9">
<![CDATA[
branch345:0  %A_V_9_load_3 = load i12* %A_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_3"/></StgValue>
</operation>

<operation id="793" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2685">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="9">
<![CDATA[
branch343:0  %A_V_7170_load_3 = load i12* %A_V_7170_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_3"/></StgValue>
</operation>

<operation id="794" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2686">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="9">
<![CDATA[
branch341:0  %A_V_5168_load_3 = load i12* %A_V_5168_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_3"/></StgValue>
</operation>

<operation id="795" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2687">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="9">
<![CDATA[
branch339:0  %A_V_3166_load_3 = load i12* %A_V_3166_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_3"/></StgValue>
</operation>

<operation id="796" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2688">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="9">
<![CDATA[
branch337:0  %A_V_1164_load_3 = load i12* %A_V_1164_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_3"/></StgValue>
</operation>

<operation id="797" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2658">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch355:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2660">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch333:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2661">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch331:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2662">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch329:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2663">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch327:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2664">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch325:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2665">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2666">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch321:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2667">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch319:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2668">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch335:1  br label %.preheader.preheader.0690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2689">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="9">
<![CDATA[
branch308:0  %A_V_14_load_6 = load i12* %A_V_14_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_6"/></StgValue>
</operation>

<operation id="808" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2690">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="9">
<![CDATA[
branch306:0  %A_V_12_load_6 = load i12* %A_V_12_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_6"/></StgValue>
</operation>

<operation id="809" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2691">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="9">
<![CDATA[
branch304:0  %A_V_10_load_6 = load i12* %A_V_10_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_6"/></StgValue>
</operation>

<operation id="810" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2692">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="9">
<![CDATA[
branch302:0  %A_V_8_load_6 = load i12* %A_V_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_6"/></StgValue>
</operation>

<operation id="811" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2693">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="9">
<![CDATA[
branch300:0  %A_V_6169_load_6 = load i12* %A_V_6169_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_6"/></StgValue>
</operation>

<operation id="812" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2694">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="9">
<![CDATA[
branch298:0  %A_V_4167_load_6 = load i12* %A_V_4167_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_6"/></StgValue>
</operation>

<operation id="813" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2695">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="9">
<![CDATA[
branch296:0  %A_V_2165_load_4 = load i12* %A_V_2165_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_4"/></StgValue>
</operation>

<operation id="814" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2696">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="9">
<![CDATA[
branch294:0  %A_V_0_load_2 = load i12* %A_V_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_2"/></StgValue>
</operation>

<operation id="815" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2697">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="9">
<![CDATA[
branch310:0  %A_V_16_load_6 = load i12* %A_V_16_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_6"/></StgValue>
</operation>

<operation id="816" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0646:2  %B_V_0_load_2 = load i12* %B_V_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_2"/></StgValue>
</operation>

<operation id="817" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2753">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="9">
<![CDATA[
branch288:0  %A_V_15_load_4 = load i12* %A_V_15_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_4"/></StgValue>
</operation>

<operation id="818" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2754">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="9">
<![CDATA[
branch286:0  %A_V_13_load_4 = load i12* %A_V_13_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_4"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2755">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="9">
<![CDATA[
branch284:0  %A_V_11_load_4 = load i12* %A_V_11_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_4"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2756">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="9">
<![CDATA[
branch282:0  %A_V_9_load_4 = load i12* %A_V_9_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_4"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2757">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="9">
<![CDATA[
branch280:0  %A_V_7170_load_4 = load i12* %A_V_7170_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_4"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2758">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="9">
<![CDATA[
branch278:0  %A_V_5168_load_4 = load i12* %A_V_5168_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_4"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2759">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="9">
<![CDATA[
branch276:0  %A_V_3166_load_4 = load i12* %A_V_3166_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_4"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2760">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="9">
<![CDATA[
branch274:0  %A_V_1164_load_4 = load i12* %A_V_1164_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_4"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2761">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="9">
<![CDATA[
branch290:0  %A_V_17_load_4 = load i12* %A_V_17_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_4"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0602:2  %B_V_1171_load_2 = load i12* %B_V_1171_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_2"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2700">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="9">
<![CDATA[
branch268:0  %A_V_16_load_7 = load i12* %A_V_16_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_7"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2701">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="9">
<![CDATA[
branch266:0  %A_V_14_load_7 = load i12* %A_V_14_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_7"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2702">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="9">
<![CDATA[
branch264:0  %A_V_12_load_7 = load i12* %A_V_12_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_7"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2703">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="9">
<![CDATA[
branch262:0  %A_V_10_load_7 = load i12* %A_V_10_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_7"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2704">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="9">
<![CDATA[
branch260:0  %A_V_8_load_7 = load i12* %A_V_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_7"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2705">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="9">
<![CDATA[
branch258:0  %A_V_6169_load_7 = load i12* %A_V_6169_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_7"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2706">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="9">
<![CDATA[
branch256:0  %A_V_4167_load_7 = load i12* %A_V_4167_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_7"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2707">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="9">
<![CDATA[
branch254:0  %A_V_2165_load_5 = load i12* %A_V_2165_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_5"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2708">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="9">
<![CDATA[
branch270:0  %A_V_18_load_4 = load i12* %A_V_18_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_4"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0558:2  %B_V_2172_load_2 = load i12* %B_V_2172_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_2"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2762">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="9">
<![CDATA[
branch248:0  %A_V_17_load_5 = load i12* %A_V_17_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_5"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2763">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="9">
<![CDATA[
branch246:0  %A_V_15_load_5 = load i12* %A_V_15_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_5"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2764">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="9">
<![CDATA[
branch244:0  %A_V_13_load_5 = load i12* %A_V_13_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_5"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2765">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="9">
<![CDATA[
branch242:0  %A_V_11_load_5 = load i12* %A_V_11_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_5"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2766">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="9">
<![CDATA[
branch240:0  %A_V_9_load_5 = load i12* %A_V_9_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_5"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2767">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="9">
<![CDATA[
branch238:0  %A_V_7170_load_5 = load i12* %A_V_7170_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_5"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2768">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="9">
<![CDATA[
branch236:0  %A_V_5168_load_5 = load i12* %A_V_5168_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_5"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2769">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="9">
<![CDATA[
branch234:0  %A_V_3166_load_5 = load i12* %A_V_3166_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_5"/></StgValue>
</operation>

<operation id="845" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2770">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="9">
<![CDATA[
branch232:0  %A_V_1164_load_5 = load i12* %A_V_1164_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_5"/></StgValue>
</operation>

<operation id="846" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2709">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="9">
<![CDATA[
branch250:0  %A_V_19_load_2 = load i12* %A_V_19_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_2"/></StgValue>
</operation>

<operation id="847" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0514:2  %B_V_3173_load_2 = load i12* %B_V_3173_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_2"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2711">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="9">
<![CDATA[
branch228:0  %A_V_18_load_5 = load i12* %A_V_18_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_5"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2712">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="9">
<![CDATA[
branch226:0  %A_V_16_load_8 = load i12* %A_V_16_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_8"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2713">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="9">
<![CDATA[
branch224:0  %A_V_14_load_8 = load i12* %A_V_14_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_8"/></StgValue>
</operation>

<operation id="851" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2714">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="9">
<![CDATA[
branch222:0  %A_V_12_load_8 = load i12* %A_V_12_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_8"/></StgValue>
</operation>

<operation id="852" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2715">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="9">
<![CDATA[
branch220:0  %A_V_10_load_8 = load i12* %A_V_10_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_8"/></StgValue>
</operation>

<operation id="853" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2716">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="9">
<![CDATA[
branch218:0  %A_V_8_load_8 = load i12* %A_V_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_8"/></StgValue>
</operation>

<operation id="854" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2717">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="9">
<![CDATA[
branch216:0  %A_V_6169_load_8 = load i12* %A_V_6169_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_8"/></StgValue>
</operation>

<operation id="855" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2718">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="9">
<![CDATA[
branch214:0  %A_V_4167_load_8 = load i12* %A_V_4167_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_8"/></StgValue>
</operation>

<operation id="856" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2719">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="9">
<![CDATA[
branch230:0  %A_V_20_load_2 = load i12* %A_V_20_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_2"/></StgValue>
</operation>

<operation id="857" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0470:2  %B_V_4174_load_2 = load i12* %B_V_4174_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_2"/></StgValue>
</operation>

<operation id="858" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2721">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="9">
<![CDATA[
branch203:0  %A_V_14_load_9 = load i12* %A_V_14_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_9"/></StgValue>
</operation>

<operation id="859" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2722">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="9">
<![CDATA[
branch201:0  %A_V_12_load_9 = load i12* %A_V_12_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_9"/></StgValue>
</operation>

<operation id="860" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2723">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="9">
<![CDATA[
branch199:0  %A_V_10_load_9 = load i12* %A_V_10_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_9"/></StgValue>
</operation>

<operation id="861" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2724">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="9">
<![CDATA[
branch197:0  %A_V_8_load_9 = load i12* %A_V_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_9"/></StgValue>
</operation>

<operation id="862" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2725">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="9">
<![CDATA[
branch195:0  %A_V_6169_load_9 = load i12* %A_V_6169_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_9"/></StgValue>
</operation>

<operation id="863" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2726">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="9">
<![CDATA[
branch193:0  %A_V_4167_load_9 = load i12* %A_V_4167_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_9"/></StgValue>
</operation>

<operation id="864" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2727">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="9">
<![CDATA[
branch191:0  %A_V_2165_load_6 = load i12* %A_V_2165_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_6"/></StgValue>
</operation>

<operation id="865" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2728">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="9">
<![CDATA[
branch189:0  %A_V_0_load_3 = load i12* %A_V_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_3"/></StgValue>
</operation>

<operation id="866" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2729">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="9">
<![CDATA[
branch205:0  %A_V_16_load_9 = load i12* %A_V_16_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_9"/></StgValue>
</operation>

<operation id="867" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0426:2  %B_V_0_load_3 = load i12* %B_V_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_3"/></StgValue>
</operation>

<operation id="868" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0382:2  %B_V_1171_load_3 = load i12* %B_V_1171_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_3"/></StgValue>
</operation>

<operation id="869" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2732">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="9">
<![CDATA[
branch163:0  %A_V_16_load_10 = load i12* %A_V_16_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_10"/></StgValue>
</operation>

<operation id="870" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2733">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="9">
<![CDATA[
branch161:0  %A_V_14_load_10 = load i12* %A_V_14_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_10"/></StgValue>
</operation>

<operation id="871" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2734">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="9">
<![CDATA[
branch159:0  %A_V_12_load_10 = load i12* %A_V_12_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_10"/></StgValue>
</operation>

<operation id="872" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2735">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="9">
<![CDATA[
branch157:0  %A_V_10_load_10 = load i12* %A_V_10_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_10"/></StgValue>
</operation>

<operation id="873" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2736">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="9">
<![CDATA[
branch155:0  %A_V_8_load_10 = load i12* %A_V_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_10"/></StgValue>
</operation>

<operation id="874" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2737">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="9">
<![CDATA[
branch153:0  %A_V_6169_load_10 = load i12* %A_V_6169_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_10"/></StgValue>
</operation>

<operation id="875" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2738">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="9">
<![CDATA[
branch151:0  %A_V_4167_load_10 = load i12* %A_V_4167_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_10"/></StgValue>
</operation>

<operation id="876" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2739">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="9">
<![CDATA[
branch149:0  %A_V_2165_load_7 = load i12* %A_V_2165_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_7"/></StgValue>
</operation>

<operation id="877" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2740">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="9">
<![CDATA[
branch165:0  %A_V_18_load_6 = load i12* %A_V_18_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_6"/></StgValue>
</operation>

<operation id="878" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0338:2  %B_V_2172_load_3 = load i12* %B_V_2172_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_3"/></StgValue>
</operation>

<operation id="879" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2741">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="9">
<![CDATA[
branch145:0  %A_V_19_load_3 = load i12* %A_V_19_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_3"/></StgValue>
</operation>

<operation id="880" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0294:2  %B_V_3173_load_3 = load i12* %B_V_3173_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_3"/></StgValue>
</operation>

<operation id="881" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2743">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="9">
<![CDATA[
branch123:0  %A_V_18_load_7 = load i12* %A_V_18_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_7"/></StgValue>
</operation>

<operation id="882" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2744">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="9">
<![CDATA[
branch121:0  %A_V_16_load_11 = load i12* %A_V_16_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_11"/></StgValue>
</operation>

<operation id="883" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2745">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="9">
<![CDATA[
branch119:0  %A_V_14_load_11 = load i12* %A_V_14_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_11"/></StgValue>
</operation>

<operation id="884" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2746">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="9">
<![CDATA[
branch117:0  %A_V_12_load_11 = load i12* %A_V_12_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_11"/></StgValue>
</operation>

<operation id="885" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2747">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="9">
<![CDATA[
branch115:0  %A_V_10_load_11 = load i12* %A_V_10_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_11"/></StgValue>
</operation>

<operation id="886" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2748">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="9">
<![CDATA[
branch113:0  %A_V_8_load_11 = load i12* %A_V_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_11"/></StgValue>
</operation>

<operation id="887" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2749">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="9">
<![CDATA[
branch111:0  %A_V_6169_load_11 = load i12* %A_V_6169_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_11"/></StgValue>
</operation>

<operation id="888" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2750">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="9">
<![CDATA[
branch109:0  %A_V_4167_load_11 = load i12* %A_V_4167_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_11"/></StgValue>
</operation>

<operation id="889" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2751">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="9">
<![CDATA[
branch125:0  %A_V_20_load_3 = load i12* %A_V_20_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_3"/></StgValue>
</operation>

<operation id="890" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0250:2  %B_V_4174_load_3 = load i12* %B_V_4174_addr_4, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_3"/></StgValue>
</operation>

<operation id="891" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2771">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="9">
<![CDATA[
branch98:0  %A_V_14_load_12 = load i12* %A_V_14_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_12"/></StgValue>
</operation>

<operation id="892" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2772">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="9">
<![CDATA[
branch96:0  %A_V_12_load_12 = load i12* %A_V_12_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_12"/></StgValue>
</operation>

<operation id="893" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2773">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="9">
<![CDATA[
branch94:0  %A_V_10_load_12 = load i12* %A_V_10_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_12"/></StgValue>
</operation>

<operation id="894" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2774">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="9">
<![CDATA[
branch92:0  %A_V_8_load_12 = load i12* %A_V_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_12"/></StgValue>
</operation>

<operation id="895" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2775">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="12" op_0_bw="9">
<![CDATA[
branch90:0  %A_V_6169_load_12 = load i12* %A_V_6169_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_12"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2776">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="9">
<![CDATA[
branch88:0  %A_V_4167_load_12 = load i12* %A_V_4167_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_12"/></StgValue>
</operation>

<operation id="897" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2777">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="12" op_0_bw="9">
<![CDATA[
branch86:0  %A_V_2165_load_8 = load i12* %A_V_2165_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_8"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2778">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="9">
<![CDATA[
branch84:0  %A_V_0_load_4 = load i12* %A_V_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_4"/></StgValue>
</operation>

<operation id="899" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2779">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="9">
<![CDATA[
branch100:0  %A_V_16_load_12 = load i12* %A_V_16_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_12"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0206:2  %B_V_0_load_4 = load i12* %B_V_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_4"/></StgValue>
</operation>

<operation id="901" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0206:6  switch i5 %ib_mid2, label %branch80 [
    i5 2, label %branch64
    i5 4, label %branch66
    i5 6, label %branch68
    i5 8, label %branch70
    i5 10, label %branch72
    i5 12, label %branch74
    i5 14, label %branch76
    i5 -16, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0163:2  %B_V_1171_load_4 = load i12* %B_V_1171_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_4"/></StgValue>
</operation>

<operation id="903" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.0163:6  switch i5 %ib_mid2, label %branch60 [
    i5 2, label %branch44
    i5 4, label %branch46
    i5 6, label %branch48
    i5 8, label %branch50
    i5 10, label %branch52
    i5 12, label %branch54
    i5 14, label %branch56
    i5 -16, label %branch58
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2782">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="9">
<![CDATA[
branch58:0  %A_V_16_load_13 = load i12* %A_V_16_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_13"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2783">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="9">
<![CDATA[
branch56:0  %A_V_14_load_13 = load i12* %A_V_14_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_13"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2784">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="12" op_0_bw="9">
<![CDATA[
branch54:0  %A_V_12_load_13 = load i12* %A_V_12_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_13"/></StgValue>
</operation>

<operation id="907" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2785">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="12" op_0_bw="9">
<![CDATA[
branch52:0  %A_V_10_load_13 = load i12* %A_V_10_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_13"/></StgValue>
</operation>

<operation id="908" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2786">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="9">
<![CDATA[
branch50:0  %A_V_8_load_13 = load i12* %A_V_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_13"/></StgValue>
</operation>

<operation id="909" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2787">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="9">
<![CDATA[
branch48:0  %A_V_6169_load_13 = load i12* %A_V_6169_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_13"/></StgValue>
</operation>

<operation id="910" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2788">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="9">
<![CDATA[
branch46:0  %A_V_4167_load_13 = load i12* %A_V_4167_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_13"/></StgValue>
</operation>

<operation id="911" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2789">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="12" op_0_bw="9">
<![CDATA[
branch44:0  %A_V_2165_load_9 = load i12* %A_V_2165_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_9"/></StgValue>
</operation>

<operation id="912" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2790">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="12" op_0_bw="9">
<![CDATA[
branch60:0  %A_V_18_load_8 = load i12* %A_V_18_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_8"/></StgValue>
</operation>

<operation id="913" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0120:2  %B_V_2172_load_4 = load i12* %B_V_2172_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_4"/></StgValue>
</operation>

<operation id="914" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2791">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="9">
<![CDATA[
branch40:0  %A_V_19_load_4 = load i12* %A_V_19_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_4"/></StgValue>
</operation>

<operation id="915" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.077:2  %B_V_3173_load_4 = load i12* %B_V_3173_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_4"/></StgValue>
</operation>

<operation id="916" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
.preheader.preheader.077:6  switch i5 %ib_mid2, label %branch20 [
    i5 2, label %branch4
    i5 4, label %branch6
    i5 6, label %branch8
    i5 8, label %branch10
    i5 10, label %branch12
    i5 12, label %branch14
    i5 14, label %branch16
    i5 -16, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.034:49  %ifzero = icmp eq i5 %j_9, -16

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="918" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.034:50  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="919" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:67  %A_V_11_addr_4 = getelementptr [336 x i12]* @A_V_11, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_11_addr_4"/></StgValue>
</operation>

<operation id="920" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:72  %A_V_1164_addr_4 = getelementptr [336 x i12]* @A_V_1164, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_1164_addr_4"/></StgValue>
</operation>

<operation id="921" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:82  %A_V_13_addr_4 = getelementptr [336 x i12]* @A_V_13, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_13_addr_4"/></StgValue>
</operation>

<operation id="922" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:92  %A_V_15_addr_4 = getelementptr [336 x i12]* @A_V_15, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_15_addr_4"/></StgValue>
</operation>

<operation id="923" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:102  %A_V_17_addr_4 = getelementptr [336 x i12]* @A_V_17, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_17_addr_4"/></StgValue>
</operation>

<operation id="924" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:127  %A_V_3166_addr_4 = getelementptr [336 x i12]* @A_V_3166, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_3166_addr_4"/></StgValue>
</operation>

<operation id="925" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:137  %A_V_5168_addr_4 = getelementptr [336 x i12]* @A_V_5168, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_5168_addr_4"/></StgValue>
</operation>

<operation id="926" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:147  %A_V_7170_addr_4 = getelementptr [336 x i12]* @A_V_7170, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_7170_addr_4"/></StgValue>
</operation>

<operation id="927" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:157  %A_V_9_addr_4 = getelementptr [336 x i12]* @A_V_9, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_V_9_addr_4"/></StgValue>
</operation>

<operation id="928" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.01086:0  %A_V_load_0_0_phi = phi i12 [ %A_V_0_load, %branch504 ], [ %A_V_2165_load, %branch506 ], [ %A_V_4167_load, %branch508 ], [ %A_V_6169_load, %branch510 ], [ %A_V_8_load, %branch512 ], [ %A_V_10_load, %branch514 ], [ %A_V_12_load, %branch516 ], [ %A_V_14_load, %branch518 ], [ %A_V_16_load, %branch520 ]

]]></Node>
<StgValue><ssdm name="A_V_load_0_0_phi"/></StgValue>
</operation>

<operation id="929" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.01086:1  %lhs_V_s = sext i12 %A_V_load_0_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="930" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.01086:3  %rhs_V_4 = sext i12 %B_V_0_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="931" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.01086:4  %r_V_4 = mul i24 %rhs_V_4, %lhs_V_s

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="932" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.01042:0  %A_V_load_0_1_phi = phi i12 [ %A_V_1164_load, %branch484 ], [ %A_V_3166_load, %branch486 ], [ %A_V_5168_load, %branch488 ], [ %A_V_7170_load, %branch490 ], [ %A_V_9_load, %branch492 ], [ %A_V_11_load, %branch494 ], [ %A_V_13_load, %branch496 ], [ %A_V_15_load, %branch498 ], [ %A_V_17_load, %branch500 ]

]]></Node>
<StgValue><ssdm name="A_V_load_0_1_phi"/></StgValue>
</operation>

<operation id="933" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.01042:1  %lhs_V_21_0_1 = sext i12 %A_V_load_0_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_0_1"/></StgValue>
</operation>

<operation id="934" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.01042:3  %rhs_V_21_0_1 = sext i12 %B_V_1171_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_0_1"/></StgValue>
</operation>

<operation id="935" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.01042:4  %r_V_21_0_1 = mul i24 %lhs_V_21_0_1, %rhs_V_21_0_1

]]></Node>
<StgValue><ssdm name="r_V_21_0_1"/></StgValue>
</operation>

<operation id="936" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0998:0  %A_V_load_0_2_phi = phi i12 [ %A_V_2165_load_1, %branch464 ], [ %A_V_4167_load_1, %branch466 ], [ %A_V_6169_load_1, %branch468 ], [ %A_V_8_load_1, %branch470 ], [ %A_V_10_load_1, %branch472 ], [ %A_V_12_load_1, %branch474 ], [ %A_V_14_load_1, %branch476 ], [ %A_V_16_load_1, %branch478 ], [ %A_V_18_load, %branch480 ]

]]></Node>
<StgValue><ssdm name="A_V_load_0_2_phi"/></StgValue>
</operation>

<operation id="937" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0998:1  %lhs_V_21_0_2 = sext i12 %A_V_load_0_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_0_2"/></StgValue>
</operation>

<operation id="938" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0998:3  %rhs_V_21_0_2 = sext i12 %B_V_2172_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_0_2"/></StgValue>
</operation>

<operation id="939" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0998:4  %r_V_21_0_2 = mul i24 %rhs_V_21_0_2, %lhs_V_21_0_2

]]></Node>
<StgValue><ssdm name="r_V_21_0_2"/></StgValue>
</operation>

<operation id="940" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0">
<![CDATA[
.preheader.preheader.0954:0  %A_V_load_0_3_phi = phi i12 [ %A_V_1164_load_1, %branch442 ], [ %A_V_3166_load_1, %branch444 ], [ %A_V_5168_load_1, %branch446 ], [ %A_V_7170_load_1, %branch448 ], [ %A_V_9_load_1, %branch450 ], [ %A_V_11_load_1, %branch452 ], [ %A_V_13_load_1, %branch454 ], [ %A_V_15_load_1, %branch456 ], [ %A_V_17_load_1, %branch458 ], [ %A_V_19_load, %branch460 ]

]]></Node>
<StgValue><ssdm name="A_V_load_0_3_phi"/></StgValue>
</operation>

<operation id="941" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0954:1  %lhs_V_21_0_3 = sext i12 %A_V_load_0_3_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_0_3"/></StgValue>
</operation>

<operation id="942" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0954:3  %rhs_V_21_0_3 = sext i12 %B_V_3173_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_0_3"/></StgValue>
</operation>

<operation id="943" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0954:4  %r_V_21_0_3 = mul i24 %rhs_V_21_0_3, %lhs_V_21_0_3

]]></Node>
<StgValue><ssdm name="r_V_21_0_3"/></StgValue>
</operation>

<operation id="944" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0910:0  %A_V_load_0_4_phi = phi i12 [ %A_V_4167_load_2, %branch424 ], [ %A_V_6169_load_2, %branch426 ], [ %A_V_8_load_2, %branch428 ], [ %A_V_10_load_2, %branch430 ], [ %A_V_12_load_2, %branch432 ], [ %A_V_14_load_2, %branch434 ], [ %A_V_16_load_2, %branch436 ], [ %A_V_18_load_1, %branch438 ], [ %A_V_20_load, %branch440 ]

]]></Node>
<StgValue><ssdm name="A_V_load_0_4_phi"/></StgValue>
</operation>

<operation id="945" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0910:1  %lhs_V_21_0_4 = sext i12 %A_V_load_0_4_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_0_4"/></StgValue>
</operation>

<operation id="946" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0910:3  %rhs_V_21_0_4 = sext i12 %B_V_4174_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_0_4"/></StgValue>
</operation>

<operation id="947" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0910:4  %r_V_21_0_4 = mul i24 %lhs_V_21_0_4, %rhs_V_21_0_4

]]></Node>
<StgValue><ssdm name="r_V_21_0_4"/></StgValue>
</operation>

<operation id="948" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0866:0  %A_V_load_1_0_phi = phi i12 [ %A_V_0_load_1, %branch399 ], [ %A_V_2165_load_2, %branch401 ], [ %A_V_4167_load_3, %branch403 ], [ %A_V_6169_load_3, %branch405 ], [ %A_V_8_load_3, %branch407 ], [ %A_V_10_load_3, %branch409 ], [ %A_V_12_load_3, %branch411 ], [ %A_V_14_load_3, %branch413 ], [ %A_V_16_load_3, %branch415 ]

]]></Node>
<StgValue><ssdm name="A_V_load_1_0_phi"/></StgValue>
</operation>

<operation id="949" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0866:1  %lhs_V_21_1 = sext i12 %A_V_load_1_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_1"/></StgValue>
</operation>

<operation id="950" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0866:3  %rhs_V_21_1 = sext i12 %B_V_0_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_1"/></StgValue>
</operation>

<operation id="951" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0866:4  %r_V_21_1 = mul i24 %lhs_V_21_1, %rhs_V_21_1

]]></Node>
<StgValue><ssdm name="r_V_21_1"/></StgValue>
</operation>

<operation id="952" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2671">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch393:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2672">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2673">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2674">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2675">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch385:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2676">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2677">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch381:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2678">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch379:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2679">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch395:1  br label %.preheader.preheader.0822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0778:0  %A_V_load_1_2_phi = phi i12 [ %A_V_2165_load_3, %branch359 ], [ %A_V_4167_load_4, %branch361 ], [ %A_V_6169_load_4, %branch363 ], [ %A_V_8_load_4, %branch365 ], [ %A_V_10_load_4, %branch367 ], [ %A_V_12_load_4, %branch369 ], [ %A_V_14_load_4, %branch371 ], [ %A_V_16_load_4, %branch373 ], [ %A_V_18_load_2, %branch375 ]

]]></Node>
<StgValue><ssdm name="A_V_load_1_2_phi"/></StgValue>
</operation>

<operation id="962" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2680">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch353:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2681">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch351:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2682">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch349:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2683">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch347:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2684">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch345:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2685">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch343:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2686">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch341:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2687">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
branch339:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2688">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch337:1  br label %.preheader.preheader.0734

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0690:0  %A_V_load_1_4_phi = phi i12 [ %A_V_4167_load_5, %branch319 ], [ %A_V_6169_load_5, %branch321 ], [ %A_V_8_load_5, %branch323 ], [ %A_V_10_load_5, %branch325 ], [ %A_V_12_load_5, %branch327 ], [ %A_V_14_load_5, %branch329 ], [ %A_V_16_load_5, %branch331 ], [ %A_V_18_load_3, %branch333 ], [ %A_V_20_load_1, %branch335 ]

]]></Node>
<StgValue><ssdm name="A_V_load_1_4_phi"/></StgValue>
</operation>

<operation id="972" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2689">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2690">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2691">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2692">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2693">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2694">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch298:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2695">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2696">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch294:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2697">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %.preheader.preheader.0646

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2753">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="9">
<![CDATA[
branch288:0  %A_V_15_load_4 = load i12* %A_V_15_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_4"/></StgValue>
</operation>

<operation id="982" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2754">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="9">
<![CDATA[
branch286:0  %A_V_13_load_4 = load i12* %A_V_13_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_4"/></StgValue>
</operation>

<operation id="983" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2755">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="9">
<![CDATA[
branch284:0  %A_V_11_load_4 = load i12* %A_V_11_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_4"/></StgValue>
</operation>

<operation id="984" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2756">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="9">
<![CDATA[
branch282:0  %A_V_9_load_4 = load i12* %A_V_9_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_4"/></StgValue>
</operation>

<operation id="985" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2757">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="9">
<![CDATA[
branch280:0  %A_V_7170_load_4 = load i12* %A_V_7170_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_4"/></StgValue>
</operation>

<operation id="986" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2758">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="9">
<![CDATA[
branch278:0  %A_V_5168_load_4 = load i12* %A_V_5168_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_4"/></StgValue>
</operation>

<operation id="987" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2759">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="9">
<![CDATA[
branch276:0  %A_V_3166_load_4 = load i12* %A_V_3166_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_4"/></StgValue>
</operation>

<operation id="988" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2760">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="9">
<![CDATA[
branch274:0  %A_V_1164_load_4 = load i12* %A_V_1164_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_4"/></StgValue>
</operation>

<operation id="989" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2761">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="9">
<![CDATA[
branch290:0  %A_V_17_load_4 = load i12* %A_V_17_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_4"/></StgValue>
</operation>

<operation id="990" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2700">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2701">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2702">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2703">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2704">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2705">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2706">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2707">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2708">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch270:1  br label %.preheader.preheader.0558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2762">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="9">
<![CDATA[
branch248:0  %A_V_17_load_5 = load i12* %A_V_17_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_5"/></StgValue>
</operation>

<operation id="1000" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2763">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="9">
<![CDATA[
branch246:0  %A_V_15_load_5 = load i12* %A_V_15_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_5"/></StgValue>
</operation>

<operation id="1001" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2764">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="9">
<![CDATA[
branch244:0  %A_V_13_load_5 = load i12* %A_V_13_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_5"/></StgValue>
</operation>

<operation id="1002" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2765">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="9">
<![CDATA[
branch242:0  %A_V_11_load_5 = load i12* %A_V_11_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_5"/></StgValue>
</operation>

<operation id="1003" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2766">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="9">
<![CDATA[
branch240:0  %A_V_9_load_5 = load i12* %A_V_9_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_5"/></StgValue>
</operation>

<operation id="1004" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2767">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="9">
<![CDATA[
branch238:0  %A_V_7170_load_5 = load i12* %A_V_7170_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_5"/></StgValue>
</operation>

<operation id="1005" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2768">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="9">
<![CDATA[
branch236:0  %A_V_5168_load_5 = load i12* %A_V_5168_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_5"/></StgValue>
</operation>

<operation id="1006" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2769">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="9">
<![CDATA[
branch234:0  %A_V_3166_load_5 = load i12* %A_V_3166_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_5"/></StgValue>
</operation>

<operation id="1007" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2770">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="9">
<![CDATA[
branch232:0  %A_V_1164_load_5 = load i12* %A_V_1164_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_5"/></StgValue>
</operation>

<operation id="1008" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2709">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2711">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2712">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2713">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2714">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2715">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2716">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2717">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2718">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2719">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %.preheader.preheader.0470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2721">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2722">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2723">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2724">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2725">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2726">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2727">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2728">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2729">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %.preheader.preheader.0426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2793">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="9">
<![CDATA[
branch183:0  %A_V_15_load_6 = load i12* %A_V_15_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_6"/></StgValue>
</operation>

<operation id="1028" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2794">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="9">
<![CDATA[
branch181:0  %A_V_13_load_6 = load i12* %A_V_13_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_6"/></StgValue>
</operation>

<operation id="1029" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2795">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="9">
<![CDATA[
branch179:0  %A_V_11_load_6 = load i12* %A_V_11_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_6"/></StgValue>
</operation>

<operation id="1030" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2796">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="9">
<![CDATA[
branch177:0  %A_V_9_load_6 = load i12* %A_V_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_6"/></StgValue>
</operation>

<operation id="1031" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2797">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="9">
<![CDATA[
branch175:0  %A_V_7170_load_6 = load i12* %A_V_7170_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_6"/></StgValue>
</operation>

<operation id="1032" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2798">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="9">
<![CDATA[
branch173:0  %A_V_5168_load_6 = load i12* %A_V_5168_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_6"/></StgValue>
</operation>

<operation id="1033" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2799">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="9">
<![CDATA[
branch171:0  %A_V_3166_load_6 = load i12* %A_V_3166_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_6"/></StgValue>
</operation>

<operation id="1034" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2800">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="9">
<![CDATA[
branch169:0  %A_V_1164_load_6 = load i12* %A_V_1164_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_6"/></StgValue>
</operation>

<operation id="1035" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2801">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="9">
<![CDATA[
branch185:0  %A_V_17_load_6 = load i12* %A_V_17_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_6"/></StgValue>
</operation>

<operation id="1036" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2732">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2733">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2734">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2735">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2736">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2737">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2738">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2739">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2740">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %.preheader.preheader.0338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2802">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="9">
<![CDATA[
branch143:0  %A_V_17_load_7 = load i12* %A_V_17_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_7"/></StgValue>
</operation>

<operation id="1046" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2803">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="9">
<![CDATA[
branch141:0  %A_V_15_load_7 = load i12* %A_V_15_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_7"/></StgValue>
</operation>

<operation id="1047" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2804">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="9">
<![CDATA[
branch139:0  %A_V_13_load_7 = load i12* %A_V_13_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_7"/></StgValue>
</operation>

<operation id="1048" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2805">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="9">
<![CDATA[
branch137:0  %A_V_11_load_7 = load i12* %A_V_11_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_7"/></StgValue>
</operation>

<operation id="1049" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2806">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="9">
<![CDATA[
branch135:0  %A_V_9_load_7 = load i12* %A_V_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_7"/></StgValue>
</operation>

<operation id="1050" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2807">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="9">
<![CDATA[
branch133:0  %A_V_7170_load_7 = load i12* %A_V_7170_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_7"/></StgValue>
</operation>

<operation id="1051" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2808">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="9">
<![CDATA[
branch131:0  %A_V_5168_load_7 = load i12* %A_V_5168_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_7"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2809">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="9">
<![CDATA[
branch129:0  %A_V_3166_load_7 = load i12* %A_V_3166_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_7"/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2810">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="9">
<![CDATA[
branch127:0  %A_V_1164_load_7 = load i12* %A_V_1164_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_7"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2741">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2743">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2744">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2745">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2746">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2747">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2748">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2749">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2750">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2751">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %.preheader.preheader.0250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2771">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="9">
<![CDATA[
branch98:0  %A_V_14_load_12 = load i12* %A_V_14_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_12"/></StgValue>
</operation>

<operation id="1065" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2772">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="9">
<![CDATA[
branch96:0  %A_V_12_load_12 = load i12* %A_V_12_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_12"/></StgValue>
</operation>

<operation id="1066" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2773">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="9">
<![CDATA[
branch94:0  %A_V_10_load_12 = load i12* %A_V_10_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_12"/></StgValue>
</operation>

<operation id="1067" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2774">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="9">
<![CDATA[
branch92:0  %A_V_8_load_12 = load i12* %A_V_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_12"/></StgValue>
</operation>

<operation id="1068" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2775">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="12" op_0_bw="9">
<![CDATA[
branch90:0  %A_V_6169_load_12 = load i12* %A_V_6169_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_12"/></StgValue>
</operation>

<operation id="1069" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2776">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="9">
<![CDATA[
branch88:0  %A_V_4167_load_12 = load i12* %A_V_4167_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_12"/></StgValue>
</operation>

<operation id="1070" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2777">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="12" op_0_bw="9">
<![CDATA[
branch86:0  %A_V_2165_load_8 = load i12* %A_V_2165_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_8"/></StgValue>
</operation>

<operation id="1071" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2778">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="9">
<![CDATA[
branch84:0  %A_V_0_load_4 = load i12* %A_V_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load_4"/></StgValue>
</operation>

<operation id="1072" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2779">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="9">
<![CDATA[
branch100:0  %A_V_16_load_12 = load i12* %A_V_16_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_12"/></StgValue>
</operation>

<operation id="1073" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0206:2  %B_V_0_load_4 = load i12* %B_V_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load_4"/></StgValue>
</operation>

<operation id="1074" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0163:2  %B_V_1171_load_4 = load i12* %B_V_1171_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_1171_load_4"/></StgValue>
</operation>

<operation id="1075" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2782">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="9">
<![CDATA[
branch58:0  %A_V_16_load_13 = load i12* %A_V_16_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_13"/></StgValue>
</operation>

<operation id="1076" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2783">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="9">
<![CDATA[
branch56:0  %A_V_14_load_13 = load i12* %A_V_14_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_13"/></StgValue>
</operation>

<operation id="1077" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2784">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="12" op_0_bw="9">
<![CDATA[
branch54:0  %A_V_12_load_13 = load i12* %A_V_12_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_13"/></StgValue>
</operation>

<operation id="1078" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2785">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="12" op_0_bw="9">
<![CDATA[
branch52:0  %A_V_10_load_13 = load i12* %A_V_10_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_13"/></StgValue>
</operation>

<operation id="1079" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2786">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="9">
<![CDATA[
branch50:0  %A_V_8_load_13 = load i12* %A_V_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_13"/></StgValue>
</operation>

<operation id="1080" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2787">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="9">
<![CDATA[
branch48:0  %A_V_6169_load_13 = load i12* %A_V_6169_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_13"/></StgValue>
</operation>

<operation id="1081" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2788">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="9">
<![CDATA[
branch46:0  %A_V_4167_load_13 = load i12* %A_V_4167_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_13"/></StgValue>
</operation>

<operation id="1082" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2789">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="12" op_0_bw="9">
<![CDATA[
branch44:0  %A_V_2165_load_9 = load i12* %A_V_2165_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_2165_load_9"/></StgValue>
</operation>

<operation id="1083" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2790">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="12" op_0_bw="9">
<![CDATA[
branch60:0  %A_V_18_load_8 = load i12* %A_V_18_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_8"/></StgValue>
</operation>

<operation id="1084" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.0120:2  %B_V_2172_load_4 = load i12* %B_V_2172_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_2172_load_4"/></StgValue>
</operation>

<operation id="1085" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2791">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="9">
<![CDATA[
branch40:0  %A_V_19_load_4 = load i12* %A_V_19_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load_4"/></StgValue>
</operation>

<operation id="1086" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.077:2  %B_V_3173_load_4 = load i12* %B_V_3173_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_3173_load_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1087" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:68  %A_V_11_addr_5 = getelementptr [336 x i12]* @A_V_11, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_11_addr_5"/></StgValue>
</operation>

<operation id="1088" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:73  %A_V_1164_addr_5 = getelementptr [336 x i12]* @A_V_1164, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_1164_addr_5"/></StgValue>
</operation>

<operation id="1089" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:83  %A_V_13_addr_5 = getelementptr [336 x i12]* @A_V_13, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_13_addr_5"/></StgValue>
</operation>

<operation id="1090" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:93  %A_V_15_addr_5 = getelementptr [336 x i12]* @A_V_15, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_15_addr_5"/></StgValue>
</operation>

<operation id="1091" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:103  %A_V_17_addr_5 = getelementptr [336 x i12]* @A_V_17, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_17_addr_5"/></StgValue>
</operation>

<operation id="1092" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:118  %A_V_20_addr_5 = getelementptr [336 x i12]* @A_V_20, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_20_addr_5"/></StgValue>
</operation>

<operation id="1093" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:128  %A_V_3166_addr_5 = getelementptr [336 x i12]* @A_V_3166, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_3166_addr_5"/></StgValue>
</operation>

<operation id="1094" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:138  %A_V_5168_addr_5 = getelementptr [336 x i12]* @A_V_5168, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_5168_addr_5"/></StgValue>
</operation>

<operation id="1095" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:148  %A_V_7170_addr_5 = getelementptr [336 x i12]* @A_V_7170, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_7170_addr_5"/></StgValue>
</operation>

<operation id="1096" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader482.loopexit:158  %A_V_9_addr_5 = getelementptr [336 x i12]* @A_V_9, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_V_9_addr_5"/></StgValue>
</operation>

<operation id="1097" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.01086:4  %r_V_4 = mul i24 %rhs_V_4, %lhs_V_s

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="1098" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.01042:4  %r_V_21_0_1 = mul i24 %lhs_V_21_0_1, %rhs_V_21_0_1

]]></Node>
<StgValue><ssdm name="r_V_21_0_1"/></StgValue>
</operation>

<operation id="1099" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0998:4  %r_V_21_0_2 = mul i24 %rhs_V_21_0_2, %lhs_V_21_0_2

]]></Node>
<StgValue><ssdm name="r_V_21_0_2"/></StgValue>
</operation>

<operation id="1100" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0954:4  %r_V_21_0_3 = mul i24 %rhs_V_21_0_3, %lhs_V_21_0_3

]]></Node>
<StgValue><ssdm name="r_V_21_0_3"/></StgValue>
</operation>

<operation id="1101" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0910:4  %r_V_21_0_4 = mul i24 %lhs_V_21_0_4, %rhs_V_21_0_4

]]></Node>
<StgValue><ssdm name="r_V_21_0_4"/></StgValue>
</operation>

<operation id="1102" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0866:4  %r_V_21_1 = mul i24 %lhs_V_21_1, %rhs_V_21_1

]]></Node>
<StgValue><ssdm name="r_V_21_1"/></StgValue>
</operation>

<operation id="1103" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0822:0  %A_V_load_1_1_phi = phi i12 [ %A_V_1164_load_2, %branch379 ], [ %A_V_3166_load_2, %branch381 ], [ %A_V_5168_load_2, %branch383 ], [ %A_V_7170_load_2, %branch385 ], [ %A_V_9_load_2, %branch387 ], [ %A_V_11_load_2, %branch389 ], [ %A_V_13_load_2, %branch391 ], [ %A_V_15_load_2, %branch393 ], [ %A_V_17_load_2, %branch395 ]

]]></Node>
<StgValue><ssdm name="A_V_load_1_1_phi"/></StgValue>
</operation>

<operation id="1104" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0822:1  %lhs_V_21_1_1 = sext i12 %A_V_load_1_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_1_1"/></StgValue>
</operation>

<operation id="1105" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0822:3  %rhs_V_21_1_1 = sext i12 %B_V_1171_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_1_1"/></StgValue>
</operation>

<operation id="1106" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0822:4  %r_V_21_1_1 = mul i24 %lhs_V_21_1_1, %rhs_V_21_1_1

]]></Node>
<StgValue><ssdm name="r_V_21_1_1"/></StgValue>
</operation>

<operation id="1107" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0778:1  %lhs_V_21_1_2 = sext i12 %A_V_load_1_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_1_2"/></StgValue>
</operation>

<operation id="1108" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0778:3  %rhs_V_21_1_2 = sext i12 %B_V_2172_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_1_2"/></StgValue>
</operation>

<operation id="1109" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0778:4  %r_V_21_1_2 = mul i24 %lhs_V_21_1_2, %rhs_V_21_1_2

]]></Node>
<StgValue><ssdm name="r_V_21_1_2"/></StgValue>
</operation>

<operation id="1110" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0">
<![CDATA[
.preheader.preheader.0734:0  %A_V_load_1_3_phi = phi i12 [ %A_V_1164_load_3, %branch337 ], [ %A_V_3166_load_3, %branch339 ], [ %A_V_5168_load_3, %branch341 ], [ %A_V_7170_load_3, %branch343 ], [ %A_V_9_load_3, %branch345 ], [ %A_V_11_load_3, %branch347 ], [ %A_V_13_load_3, %branch349 ], [ %A_V_15_load_3, %branch351 ], [ %A_V_17_load_3, %branch353 ], [ %A_V_19_load_1, %branch355 ]

]]></Node>
<StgValue><ssdm name="A_V_load_1_3_phi"/></StgValue>
</operation>

<operation id="1111" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0734:1  %lhs_V_21_1_3 = sext i12 %A_V_load_1_3_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_1_3"/></StgValue>
</operation>

<operation id="1112" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0734:3  %rhs_V_21_1_3 = sext i12 %B_V_3173_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_1_3"/></StgValue>
</operation>

<operation id="1113" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0734:4  %r_V_21_1_3 = mul i24 %lhs_V_21_1_3, %rhs_V_21_1_3

]]></Node>
<StgValue><ssdm name="r_V_21_1_3"/></StgValue>
</operation>

<operation id="1114" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0690:1  %lhs_V_21_1_4 = sext i12 %A_V_load_1_4_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_1_4"/></StgValue>
</operation>

<operation id="1115" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0690:3  %rhs_V_21_1_4 = sext i12 %B_V_4174_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_1_4"/></StgValue>
</operation>

<operation id="1116" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0690:4  %r_V_21_1_4 = mul i24 %lhs_V_21_1_4, %rhs_V_21_1_4

]]></Node>
<StgValue><ssdm name="r_V_21_1_4"/></StgValue>
</operation>

<operation id="1117" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0646:0  %A_V_load_2_0_phi = phi i12 [ %A_V_0_load_2, %branch294 ], [ %A_V_2165_load_4, %branch296 ], [ %A_V_4167_load_6, %branch298 ], [ %A_V_6169_load_6, %branch300 ], [ %A_V_8_load_6, %branch302 ], [ %A_V_10_load_6, %branch304 ], [ %A_V_12_load_6, %branch306 ], [ %A_V_14_load_6, %branch308 ], [ %A_V_16_load_6, %branch310 ]

]]></Node>
<StgValue><ssdm name="A_V_load_2_0_phi"/></StgValue>
</operation>

<operation id="1118" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0646:1  %lhs_V_21_2 = sext i12 %A_V_load_2_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_2"/></StgValue>
</operation>

<operation id="1119" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0646:3  %rhs_V_21_2 = sext i12 %B_V_0_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_2"/></StgValue>
</operation>

<operation id="1120" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0646:4  %r_V_21_2 = mul i24 %lhs_V_21_2, %rhs_V_21_2

]]></Node>
<StgValue><ssdm name="r_V_21_2"/></StgValue>
</operation>

<operation id="1121" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2753">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2754">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2755">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2756">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2757">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2758">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch278:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2759">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2760">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
branch274:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2761">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
branch290:1  br label %.preheader.preheader.0602

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0558:0  %A_V_load_2_2_phi = phi i12 [ %A_V_2165_load_5, %branch254 ], [ %A_V_4167_load_7, %branch256 ], [ %A_V_6169_load_7, %branch258 ], [ %A_V_8_load_7, %branch260 ], [ %A_V_10_load_7, %branch262 ], [ %A_V_12_load_7, %branch264 ], [ %A_V_14_load_7, %branch266 ], [ %A_V_16_load_7, %branch268 ], [ %A_V_18_load_4, %branch270 ]

]]></Node>
<StgValue><ssdm name="A_V_load_2_2_phi"/></StgValue>
</operation>

<operation id="1131" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0558:1  %lhs_V_21_2_2 = sext i12 %A_V_load_2_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_2_2"/></StgValue>
</operation>

<operation id="1132" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0558:3  %rhs_V_21_2_2 = sext i12 %B_V_2172_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_2_2"/></StgValue>
</operation>

<operation id="1133" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0558:4  %r_V_21_2_2 = mul i24 %lhs_V_21_2_2, %rhs_V_21_2_2

]]></Node>
<StgValue><ssdm name="r_V_21_2_2"/></StgValue>
</operation>

<operation id="1134" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2762">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2763">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2764">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2765">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2766">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2767">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2768">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2769">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2770">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %.preheader.preheader.0514

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0470:0  %A_V_load_2_4_phi = phi i12 [ %A_V_4167_load_8, %branch214 ], [ %A_V_6169_load_8, %branch216 ], [ %A_V_8_load_8, %branch218 ], [ %A_V_10_load_8, %branch220 ], [ %A_V_12_load_8, %branch222 ], [ %A_V_14_load_8, %branch224 ], [ %A_V_16_load_8, %branch226 ], [ %A_V_18_load_5, %branch228 ], [ %A_V_20_load_2, %branch230 ]

]]></Node>
<StgValue><ssdm name="A_V_load_2_4_phi"/></StgValue>
</operation>

<operation id="1144" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0426:0  %A_V_load_3_0_phi = phi i12 [ %A_V_0_load_3, %branch189 ], [ %A_V_2165_load_6, %branch191 ], [ %A_V_4167_load_9, %branch193 ], [ %A_V_6169_load_9, %branch195 ], [ %A_V_8_load_9, %branch197 ], [ %A_V_10_load_9, %branch199 ], [ %A_V_12_load_9, %branch201 ], [ %A_V_14_load_9, %branch203 ], [ %A_V_16_load_9, %branch205 ]

]]></Node>
<StgValue><ssdm name="A_V_load_3_0_phi"/></StgValue>
</operation>

<operation id="1145" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2793">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="9">
<![CDATA[
branch183:0  %A_V_15_load_6 = load i12* %A_V_15_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_6"/></StgValue>
</operation>

<operation id="1146" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2794">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="9">
<![CDATA[
branch181:0  %A_V_13_load_6 = load i12* %A_V_13_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_6"/></StgValue>
</operation>

<operation id="1147" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2795">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="9">
<![CDATA[
branch179:0  %A_V_11_load_6 = load i12* %A_V_11_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_6"/></StgValue>
</operation>

<operation id="1148" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2796">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="9">
<![CDATA[
branch177:0  %A_V_9_load_6 = load i12* %A_V_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_6"/></StgValue>
</operation>

<operation id="1149" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2797">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="9">
<![CDATA[
branch175:0  %A_V_7170_load_6 = load i12* %A_V_7170_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_6"/></StgValue>
</operation>

<operation id="1150" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2798">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="9">
<![CDATA[
branch173:0  %A_V_5168_load_6 = load i12* %A_V_5168_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_6"/></StgValue>
</operation>

<operation id="1151" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2799">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="9">
<![CDATA[
branch171:0  %A_V_3166_load_6 = load i12* %A_V_3166_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_6"/></StgValue>
</operation>

<operation id="1152" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2800">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="9">
<![CDATA[
branch169:0  %A_V_1164_load_6 = load i12* %A_V_1164_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_6"/></StgValue>
</operation>

<operation id="1153" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2801">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="9">
<![CDATA[
branch185:0  %A_V_17_load_6 = load i12* %A_V_17_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_6"/></StgValue>
</operation>

<operation id="1154" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0338:0  %A_V_load_3_2_phi = phi i12 [ %A_V_2165_load_7, %branch149 ], [ %A_V_4167_load_10, %branch151 ], [ %A_V_6169_load_10, %branch153 ], [ %A_V_8_load_10, %branch155 ], [ %A_V_10_load_10, %branch157 ], [ %A_V_12_load_10, %branch159 ], [ %A_V_14_load_10, %branch161 ], [ %A_V_16_load_10, %branch163 ], [ %A_V_18_load_6, %branch165 ]

]]></Node>
<StgValue><ssdm name="A_V_load_3_2_phi"/></StgValue>
</operation>

<operation id="1155" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2802">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="9">
<![CDATA[
branch143:0  %A_V_17_load_7 = load i12* %A_V_17_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_7"/></StgValue>
</operation>

<operation id="1156" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2803">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="9">
<![CDATA[
branch141:0  %A_V_15_load_7 = load i12* %A_V_15_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_7"/></StgValue>
</operation>

<operation id="1157" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2804">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="9">
<![CDATA[
branch139:0  %A_V_13_load_7 = load i12* %A_V_13_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_7"/></StgValue>
</operation>

<operation id="1158" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2805">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="9">
<![CDATA[
branch137:0  %A_V_11_load_7 = load i12* %A_V_11_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_7"/></StgValue>
</operation>

<operation id="1159" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2806">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="9">
<![CDATA[
branch135:0  %A_V_9_load_7 = load i12* %A_V_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_7"/></StgValue>
</operation>

<operation id="1160" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2807">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="9">
<![CDATA[
branch133:0  %A_V_7170_load_7 = load i12* %A_V_7170_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_7"/></StgValue>
</operation>

<operation id="1161" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2808">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="9">
<![CDATA[
branch131:0  %A_V_5168_load_7 = load i12* %A_V_5168_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_7"/></StgValue>
</operation>

<operation id="1162" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2809">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="9">
<![CDATA[
branch129:0  %A_V_3166_load_7 = load i12* %A_V_3166_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_7"/></StgValue>
</operation>

<operation id="1163" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2810">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="9">
<![CDATA[
branch127:0  %A_V_1164_load_7 = load i12* %A_V_1164_addr_4, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_7"/></StgValue>
</operation>

<operation id="1164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0250:0  %A_V_load_3_4_phi = phi i12 [ %A_V_4167_load_11, %branch109 ], [ %A_V_6169_load_11, %branch111 ], [ %A_V_8_load_11, %branch113 ], [ %A_V_10_load_11, %branch115 ], [ %A_V_12_load_11, %branch117 ], [ %A_V_14_load_11, %branch119 ], [ %A_V_16_load_11, %branch121 ], [ %A_V_18_load_7, %branch123 ], [ %A_V_20_load_3, %branch125 ]

]]></Node>
<StgValue><ssdm name="A_V_load_3_4_phi"/></StgValue>
</operation>

<operation id="1165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2771">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2772">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2773">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2774">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1169" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2775">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2776">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2777">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2778">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2779">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %.preheader.preheader.0206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2811">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="9">
<![CDATA[
branch78:0  %A_V_15_load_8 = load i12* %A_V_15_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_8"/></StgValue>
</operation>

<operation id="1175" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2812">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="9">
<![CDATA[
branch76:0  %A_V_13_load_8 = load i12* %A_V_13_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_8"/></StgValue>
</operation>

<operation id="1176" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2813">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="9">
<![CDATA[
branch74:0  %A_V_11_load_8 = load i12* %A_V_11_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_8"/></StgValue>
</operation>

<operation id="1177" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2814">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="9">
<![CDATA[
branch72:0  %A_V_9_load_8 = load i12* %A_V_9_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_8"/></StgValue>
</operation>

<operation id="1178" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2815">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="9">
<![CDATA[
branch70:0  %A_V_7170_load_8 = load i12* %A_V_7170_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_8"/></StgValue>
</operation>

<operation id="1179" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2816">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="9">
<![CDATA[
branch68:0  %A_V_5168_load_8 = load i12* %A_V_5168_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_8"/></StgValue>
</operation>

<operation id="1180" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2817">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="9">
<![CDATA[
branch66:0  %A_V_3166_load_8 = load i12* %A_V_3166_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_8"/></StgValue>
</operation>

<operation id="1181" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2818">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="9">
<![CDATA[
branch64:0  %A_V_1164_load_8 = load i12* %A_V_1164_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_8"/></StgValue>
</operation>

<operation id="1182" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2819">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="9">
<![CDATA[
branch80:0  %A_V_17_load_8 = load i12* %A_V_17_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_8"/></StgValue>
</operation>

<operation id="1183" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2782">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2783">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2784">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2785">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2786">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2787">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2788">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2789">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2790">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %.preheader.preheader.0120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2820">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="12" op_0_bw="9">
<![CDATA[
branch38:0  %A_V_17_load_9 = load i12* %A_V_17_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_9"/></StgValue>
</operation>

<operation id="1193" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2821">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="12" op_0_bw="9">
<![CDATA[
branch36:0  %A_V_15_load_9 = load i12* %A_V_15_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_9"/></StgValue>
</operation>

<operation id="1194" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2822">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="9">
<![CDATA[
branch34:0  %A_V_13_load_9 = load i12* %A_V_13_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_9"/></StgValue>
</operation>

<operation id="1195" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2823">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="9">
<![CDATA[
branch32:0  %A_V_11_load_9 = load i12* %A_V_11_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_9"/></StgValue>
</operation>

<operation id="1196" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2824">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="12" op_0_bw="9">
<![CDATA[
branch30:0  %A_V_9_load_9 = load i12* %A_V_9_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_9"/></StgValue>
</operation>

<operation id="1197" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2825">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="9">
<![CDATA[
branch28:0  %A_V_7170_load_9 = load i12* %A_V_7170_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_9"/></StgValue>
</operation>

<operation id="1198" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2826">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="9">
<![CDATA[
branch26:0  %A_V_5168_load_9 = load i12* %A_V_5168_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_9"/></StgValue>
</operation>

<operation id="1199" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2827">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="9">
<![CDATA[
branch24:0  %A_V_3166_load_9 = load i12* %A_V_3166_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_9"/></StgValue>
</operation>

<operation id="1200" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2828">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="9">
<![CDATA[
branch22:0  %A_V_1164_load_9 = load i12* %A_V_1164_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_9"/></StgValue>
</operation>

<operation id="1201" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2791">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="!1"/>
<literal name="tmp_275_0_35_t_mid2" val="!3"/>
<literal name="tmp_275_0_35_t_mid2" val="!5"/>
<literal name="tmp_275_0_35_t_mid2" val="!7"/>
<literal name="tmp_275_0_35_t_mid2" val="!9"/>
<literal name="tmp_275_0_35_t_mid2" val="!11"/>
<literal name="tmp_275_0_35_t_mid2" val="!13"/>
<literal name="tmp_275_0_35_t_mid2" val="!15"/>
<literal name="tmp_275_0_35_t_mid2" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1202" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.01086:4  %r_V_4 = mul i24 %rhs_V_4, %lhs_V_s

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="1203" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.01042:4  %r_V_21_0_1 = mul i24 %lhs_V_21_0_1, %rhs_V_21_0_1

]]></Node>
<StgValue><ssdm name="r_V_21_0_1"/></StgValue>
</operation>

<operation id="1204" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0998:4  %r_V_21_0_2 = mul i24 %rhs_V_21_0_2, %lhs_V_21_0_2

]]></Node>
<StgValue><ssdm name="r_V_21_0_2"/></StgValue>
</operation>

<operation id="1205" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0954:4  %r_V_21_0_3 = mul i24 %rhs_V_21_0_3, %lhs_V_21_0_3

]]></Node>
<StgValue><ssdm name="r_V_21_0_3"/></StgValue>
</operation>

<operation id="1206" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0910:4  %r_V_21_0_4 = mul i24 %lhs_V_21_0_4, %rhs_V_21_0_4

]]></Node>
<StgValue><ssdm name="r_V_21_0_4"/></StgValue>
</operation>

<operation id="1207" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0866:4  %r_V_21_1 = mul i24 %lhs_V_21_1, %rhs_V_21_1

]]></Node>
<StgValue><ssdm name="r_V_21_1"/></StgValue>
</operation>

<operation id="1208" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0822:4  %r_V_21_1_1 = mul i24 %lhs_V_21_1_1, %rhs_V_21_1_1

]]></Node>
<StgValue><ssdm name="r_V_21_1_1"/></StgValue>
</operation>

<operation id="1209" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0778:4  %r_V_21_1_2 = mul i24 %lhs_V_21_1_2, %rhs_V_21_1_2

]]></Node>
<StgValue><ssdm name="r_V_21_1_2"/></StgValue>
</operation>

<operation id="1210" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0734:4  %r_V_21_1_3 = mul i24 %lhs_V_21_1_3, %rhs_V_21_1_3

]]></Node>
<StgValue><ssdm name="r_V_21_1_3"/></StgValue>
</operation>

<operation id="1211" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0690:4  %r_V_21_1_4 = mul i24 %lhs_V_21_1_4, %rhs_V_21_1_4

]]></Node>
<StgValue><ssdm name="r_V_21_1_4"/></StgValue>
</operation>

<operation id="1212" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0646:4  %r_V_21_2 = mul i24 %lhs_V_21_2, %rhs_V_21_2

]]></Node>
<StgValue><ssdm name="r_V_21_2"/></StgValue>
</operation>

<operation id="1213" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0602:0  %A_V_load_2_1_phi = phi i12 [ %A_V_1164_load_4, %branch274 ], [ %A_V_3166_load_4, %branch276 ], [ %A_V_5168_load_4, %branch278 ], [ %A_V_7170_load_4, %branch280 ], [ %A_V_9_load_4, %branch282 ], [ %A_V_11_load_4, %branch284 ], [ %A_V_13_load_4, %branch286 ], [ %A_V_15_load_4, %branch288 ], [ %A_V_17_load_4, %branch290 ]

]]></Node>
<StgValue><ssdm name="A_V_load_2_1_phi"/></StgValue>
</operation>

<operation id="1214" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0602:1  %lhs_V_21_2_1 = sext i12 %A_V_load_2_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_2_1"/></StgValue>
</operation>

<operation id="1215" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0602:3  %rhs_V_21_2_1 = sext i12 %B_V_1171_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_2_1"/></StgValue>
</operation>

<operation id="1216" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0602:4  %r_V_21_2_1 = mul i24 %lhs_V_21_2_1, %rhs_V_21_2_1

]]></Node>
<StgValue><ssdm name="r_V_21_2_1"/></StgValue>
</operation>

<operation id="1217" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0558:4  %r_V_21_2_2 = mul i24 %lhs_V_21_2_2, %rhs_V_21_2_2

]]></Node>
<StgValue><ssdm name="r_V_21_2_2"/></StgValue>
</operation>

<operation id="1218" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0">
<![CDATA[
.preheader.preheader.0514:0  %A_V_load_2_3_phi = phi i12 [ %A_V_1164_load_5, %branch232 ], [ %A_V_3166_load_5, %branch234 ], [ %A_V_5168_load_5, %branch236 ], [ %A_V_7170_load_5, %branch238 ], [ %A_V_9_load_5, %branch240 ], [ %A_V_11_load_5, %branch242 ], [ %A_V_13_load_5, %branch244 ], [ %A_V_15_load_5, %branch246 ], [ %A_V_17_load_5, %branch248 ], [ %A_V_19_load_2, %branch250 ]

]]></Node>
<StgValue><ssdm name="A_V_load_2_3_phi"/></StgValue>
</operation>

<operation id="1219" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0514:1  %lhs_V_21_2_3 = sext i12 %A_V_load_2_3_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_2_3"/></StgValue>
</operation>

<operation id="1220" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0514:3  %rhs_V_21_2_3 = sext i12 %B_V_3173_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_2_3"/></StgValue>
</operation>

<operation id="1221" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0514:4  %r_V_21_2_3 = mul i24 %lhs_V_21_2_3, %rhs_V_21_2_3

]]></Node>
<StgValue><ssdm name="r_V_21_2_3"/></StgValue>
</operation>

<operation id="1222" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0470:1  %lhs_V_21_2_4 = sext i12 %A_V_load_2_4_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_2_4"/></StgValue>
</operation>

<operation id="1223" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0470:3  %rhs_V_21_2_4 = sext i12 %B_V_4174_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_2_4"/></StgValue>
</operation>

<operation id="1224" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0470:4  %r_V_21_2_4 = mul i24 %lhs_V_21_2_4, %rhs_V_21_2_4

]]></Node>
<StgValue><ssdm name="r_V_21_2_4"/></StgValue>
</operation>

<operation id="1225" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0426:1  %lhs_V_21_3 = sext i12 %A_V_load_3_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_3"/></StgValue>
</operation>

<operation id="1226" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0426:3  %rhs_V_21_3 = sext i12 %B_V_0_load_3 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_3"/></StgValue>
</operation>

<operation id="1227" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0426:4  %r_V_21_3 = mul i24 %lhs_V_21_3, %rhs_V_21_3

]]></Node>
<StgValue><ssdm name="r_V_21_3"/></StgValue>
</operation>

<operation id="1228" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2793">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2794">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2795">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2796">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2797">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2798">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2799">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2800">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2801">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %.preheader.preheader.0382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0338:1  %lhs_V_21_3_2 = sext i12 %A_V_load_3_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_3_2"/></StgValue>
</operation>

<operation id="1238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0338:3  %rhs_V_21_3_2 = sext i12 %B_V_2172_load_3 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_3_2"/></StgValue>
</operation>

<operation id="1239" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0338:4  %r_V_21_3_2 = mul i24 %lhs_V_21_3_2, %rhs_V_21_3_2

]]></Node>
<StgValue><ssdm name="r_V_21_3_2"/></StgValue>
</operation>

<operation id="1240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2802">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2803">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2804">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2805">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2806">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2807">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2808">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2809">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2810">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %.preheader.preheader.0294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0250:1  %lhs_V_21_3_4 = sext i12 %A_V_load_3_4_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_3_4"/></StgValue>
</operation>

<operation id="1250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0250:3  %rhs_V_21_3_4 = sext i12 %B_V_4174_load_3 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_3_4"/></StgValue>
</operation>

<operation id="1251" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0250:4  %r_V_21_3_4 = mul i24 %lhs_V_21_3_4, %rhs_V_21_3_4

]]></Node>
<StgValue><ssdm name="r_V_21_3_4"/></StgValue>
</operation>

<operation id="1252" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0206:0  %A_V_load_4_0_phi = phi i12 [ %A_V_0_load_4, %branch84 ], [ %A_V_2165_load_8, %branch86 ], [ %A_V_4167_load_12, %branch88 ], [ %A_V_6169_load_12, %branch90 ], [ %A_V_8_load_12, %branch92 ], [ %A_V_10_load_12, %branch94 ], [ %A_V_12_load_12, %branch96 ], [ %A_V_14_load_12, %branch98 ], [ %A_V_16_load_12, %branch100 ]

]]></Node>
<StgValue><ssdm name="A_V_load_4_0_phi"/></StgValue>
</operation>

<operation id="1253" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2811">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="9">
<![CDATA[
branch78:0  %A_V_15_load_8 = load i12* %A_V_15_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_8"/></StgValue>
</operation>

<operation id="1254" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2812">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="9">
<![CDATA[
branch76:0  %A_V_13_load_8 = load i12* %A_V_13_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_8"/></StgValue>
</operation>

<operation id="1255" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2813">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="9">
<![CDATA[
branch74:0  %A_V_11_load_8 = load i12* %A_V_11_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_8"/></StgValue>
</operation>

<operation id="1256" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2814">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="9">
<![CDATA[
branch72:0  %A_V_9_load_8 = load i12* %A_V_9_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_8"/></StgValue>
</operation>

<operation id="1257" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2815">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="9">
<![CDATA[
branch70:0  %A_V_7170_load_8 = load i12* %A_V_7170_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_8"/></StgValue>
</operation>

<operation id="1258" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2816">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="9">
<![CDATA[
branch68:0  %A_V_5168_load_8 = load i12* %A_V_5168_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_8"/></StgValue>
</operation>

<operation id="1259" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2817">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="9">
<![CDATA[
branch66:0  %A_V_3166_load_8 = load i12* %A_V_3166_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_8"/></StgValue>
</operation>

<operation id="1260" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2818">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="9">
<![CDATA[
branch64:0  %A_V_1164_load_8 = load i12* %A_V_1164_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_8"/></StgValue>
</operation>

<operation id="1261" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2819">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="9">
<![CDATA[
branch80:0  %A_V_17_load_8 = load i12* %A_V_17_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_8"/></StgValue>
</operation>

<operation id="1262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0120:0  %A_V_load_4_2_phi = phi i12 [ %A_V_2165_load_9, %branch44 ], [ %A_V_4167_load_13, %branch46 ], [ %A_V_6169_load_13, %branch48 ], [ %A_V_8_load_13, %branch50 ], [ %A_V_10_load_13, %branch52 ], [ %A_V_12_load_13, %branch54 ], [ %A_V_14_load_13, %branch56 ], [ %A_V_16_load_13, %branch58 ], [ %A_V_18_load_8, %branch60 ]

]]></Node>
<StgValue><ssdm name="A_V_load_4_2_phi"/></StgValue>
</operation>

<operation id="1263" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2820">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="12" op_0_bw="9">
<![CDATA[
branch38:0  %A_V_17_load_9 = load i12* %A_V_17_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load_9"/></StgValue>
</operation>

<operation id="1264" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2821">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="12" op_0_bw="9">
<![CDATA[
branch36:0  %A_V_15_load_9 = load i12* %A_V_15_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load_9"/></StgValue>
</operation>

<operation id="1265" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2822">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="9">
<![CDATA[
branch34:0  %A_V_13_load_9 = load i12* %A_V_13_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load_9"/></StgValue>
</operation>

<operation id="1266" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2823">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="9">
<![CDATA[
branch32:0  %A_V_11_load_9 = load i12* %A_V_11_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load_9"/></StgValue>
</operation>

<operation id="1267" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2824">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="12" op_0_bw="9">
<![CDATA[
branch30:0  %A_V_9_load_9 = load i12* %A_V_9_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load_9"/></StgValue>
</operation>

<operation id="1268" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2825">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="9">
<![CDATA[
branch28:0  %A_V_7170_load_9 = load i12* %A_V_7170_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_7170_load_9"/></StgValue>
</operation>

<operation id="1269" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2826">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="9">
<![CDATA[
branch26:0  %A_V_5168_load_9 = load i12* %A_V_5168_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_5168_load_9"/></StgValue>
</operation>

<operation id="1270" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2827">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="9">
<![CDATA[
branch24:0  %A_V_3166_load_9 = load i12* %A_V_3166_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_3166_load_9"/></StgValue>
</operation>

<operation id="1271" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2828">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="9">
<![CDATA[
branch22:0  %A_V_1164_load_9 = load i12* %A_V_1164_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_1164_load_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1272" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2597">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.01086:5  %tmp_278_cast = sext i24 %r_V_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="1273" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2607">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.01042:5  %tmp_278_0_1_cast = sext i24 %r_V_21_0_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_0_1_cast"/></StgValue>
</operation>

<operation id="1274" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2583">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0998:5  %tmp_278_0_2_cast = sext i24 %r_V_21_0_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_0_2_cast"/></StgValue>
</operation>

<operation id="1275" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2627">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0954:5  %tmp_278_0_3_cast = sext i24 %r_V_21_0_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_0_3_cast"/></StgValue>
</operation>

<operation id="1276" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2637">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0910:5  %tmp_278_0_4_cast = sext i24 %r_V_21_0_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_0_4_cast"/></StgValue>
</operation>

<operation id="1277" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0866:5  %tmp_278_1_cast = sext i24 %r_V_21_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_1_cast"/></StgValue>
</operation>

<operation id="1278" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0822:4  %r_V_21_1_1 = mul i24 %lhs_V_21_1_1, %rhs_V_21_1_1

]]></Node>
<StgValue><ssdm name="r_V_21_1_1"/></StgValue>
</operation>

<operation id="1279" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0778:4  %r_V_21_1_2 = mul i24 %lhs_V_21_1_2, %rhs_V_21_1_2

]]></Node>
<StgValue><ssdm name="r_V_21_1_2"/></StgValue>
</operation>

<operation id="1280" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0734:4  %r_V_21_1_3 = mul i24 %lhs_V_21_1_3, %rhs_V_21_1_3

]]></Node>
<StgValue><ssdm name="r_V_21_1_3"/></StgValue>
</operation>

<operation id="1281" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0690:4  %r_V_21_1_4 = mul i24 %lhs_V_21_1_4, %rhs_V_21_1_4

]]></Node>
<StgValue><ssdm name="r_V_21_1_4"/></StgValue>
</operation>

<operation id="1282" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0646:4  %r_V_21_2 = mul i24 %lhs_V_21_2, %rhs_V_21_2

]]></Node>
<StgValue><ssdm name="r_V_21_2"/></StgValue>
</operation>

<operation id="1283" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0602:4  %r_V_21_2_1 = mul i24 %lhs_V_21_2_1, %rhs_V_21_2_1

]]></Node>
<StgValue><ssdm name="r_V_21_2_1"/></StgValue>
</operation>

<operation id="1284" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0558:4  %r_V_21_2_2 = mul i24 %lhs_V_21_2_2, %rhs_V_21_2_2

]]></Node>
<StgValue><ssdm name="r_V_21_2_2"/></StgValue>
</operation>

<operation id="1285" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0514:4  %r_V_21_2_3 = mul i24 %lhs_V_21_2_3, %rhs_V_21_2_3

]]></Node>
<StgValue><ssdm name="r_V_21_2_3"/></StgValue>
</operation>

<operation id="1286" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0470:4  %r_V_21_2_4 = mul i24 %lhs_V_21_2_4, %rhs_V_21_2_4

]]></Node>
<StgValue><ssdm name="r_V_21_2_4"/></StgValue>
</operation>

<operation id="1287" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0426:4  %r_V_21_3 = mul i24 %lhs_V_21_3, %rhs_V_21_3

]]></Node>
<StgValue><ssdm name="r_V_21_3"/></StgValue>
</operation>

<operation id="1288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0382:0  %A_V_load_3_1_phi = phi i12 [ %A_V_1164_load_6, %branch169 ], [ %A_V_3166_load_6, %branch171 ], [ %A_V_5168_load_6, %branch173 ], [ %A_V_7170_load_6, %branch175 ], [ %A_V_9_load_6, %branch177 ], [ %A_V_11_load_6, %branch179 ], [ %A_V_13_load_6, %branch181 ], [ %A_V_15_load_6, %branch183 ], [ %A_V_17_load_6, %branch185 ]

]]></Node>
<StgValue><ssdm name="A_V_load_3_1_phi"/></StgValue>
</operation>

<operation id="1289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0382:1  %lhs_V_21_3_1 = sext i12 %A_V_load_3_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_3_1"/></StgValue>
</operation>

<operation id="1290" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0382:3  %rhs_V_21_3_1 = sext i12 %B_V_1171_load_3 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_3_1"/></StgValue>
</operation>

<operation id="1291" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0382:4  %r_V_21_3_1 = mul i24 %lhs_V_21_3_1, %rhs_V_21_3_1

]]></Node>
<StgValue><ssdm name="r_V_21_3_1"/></StgValue>
</operation>

<operation id="1292" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0338:4  %r_V_21_3_2 = mul i24 %lhs_V_21_3_2, %rhs_V_21_3_2

]]></Node>
<StgValue><ssdm name="r_V_21_3_2"/></StgValue>
</operation>

<operation id="1293" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0">
<![CDATA[
.preheader.preheader.0294:0  %A_V_load_3_3_phi = phi i12 [ %A_V_1164_load_7, %branch127 ], [ %A_V_3166_load_7, %branch129 ], [ %A_V_5168_load_7, %branch131 ], [ %A_V_7170_load_7, %branch133 ], [ %A_V_9_load_7, %branch135 ], [ %A_V_11_load_7, %branch137 ], [ %A_V_13_load_7, %branch139 ], [ %A_V_15_load_7, %branch141 ], [ %A_V_17_load_7, %branch143 ], [ %A_V_19_load_3, %branch145 ]

]]></Node>
<StgValue><ssdm name="A_V_load_3_3_phi"/></StgValue>
</operation>

<operation id="1294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0294:1  %lhs_V_21_3_3 = sext i12 %A_V_load_3_3_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_3_3"/></StgValue>
</operation>

<operation id="1295" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0294:3  %rhs_V_21_3_3 = sext i12 %B_V_3173_load_3 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_3_3"/></StgValue>
</operation>

<operation id="1296" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0294:4  %r_V_21_3_3 = mul i24 %lhs_V_21_3_3, %rhs_V_21_3_3

]]></Node>
<StgValue><ssdm name="r_V_21_3_3"/></StgValue>
</operation>

<operation id="1297" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0250:4  %r_V_21_3_4 = mul i24 %lhs_V_21_3_4, %rhs_V_21_3_4

]]></Node>
<StgValue><ssdm name="r_V_21_3_4"/></StgValue>
</operation>

<operation id="1298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0206:1  %lhs_V_21_4 = sext i12 %A_V_load_4_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_4"/></StgValue>
</operation>

<operation id="1299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0206:3  %rhs_V_21_4 = sext i12 %B_V_0_load_4 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_4"/></StgValue>
</operation>

<operation id="1300" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0206:4  %r_V_21_4 = mul i24 %lhs_V_21_4, %rhs_V_21_4

]]></Node>
<StgValue><ssdm name="r_V_21_4"/></StgValue>
</operation>

<operation id="1301" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2811">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2812">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2813">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2814">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2815">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2816">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2817">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2818">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2819">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %.preheader.preheader.0163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0120:1  %lhs_V_21_4_2 = sext i12 %A_V_load_4_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_4_2"/></StgValue>
</operation>

<operation id="1311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0120:3  %rhs_V_21_4_2 = sext i12 %B_V_2172_load_4 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_4_2"/></StgValue>
</operation>

<operation id="1312" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0120:4  %r_V_21_4_2 = mul i24 %lhs_V_21_4_2, %rhs_V_21_4_2

]]></Node>
<StgValue><ssdm name="r_V_21_4_2"/></StgValue>
</operation>

<operation id="1313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2820">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2821">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2822">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2823">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2824">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2825">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2826">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2827">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2828">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="tmp_275_0_35_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %.preheader.preheader.077

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:6  %tmp4 = add i25 %tmp_278_0_1_cast, %tmp_278_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1323" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:7  %tmp3 = add i25 %tmp4, %tmp_278_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="1324" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:9  %tmp6 = add i25 %tmp_278_0_4_cast, %tmp_278_1_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1325" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:10  %tmp5 = add i25 %tmp6, %tmp_278_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1326" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2648">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0822:5  %tmp_278_1_1_cast = sext i24 %r_V_21_1_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_1_1_cast"/></StgValue>
</operation>

<operation id="1327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2584">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0778:5  %tmp_278_1_2_cast = sext i24 %r_V_21_1_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_1_2_cast"/></StgValue>
</operation>

<operation id="1328" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2659">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0734:5  %tmp_278_1_3_cast = sext i24 %r_V_21_1_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_1_3_cast"/></StgValue>
</operation>

<operation id="1329" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0602:4  %r_V_21_2_1 = mul i24 %lhs_V_21_2_1, %rhs_V_21_2_1

]]></Node>
<StgValue><ssdm name="r_V_21_2_1"/></StgValue>
</operation>

<operation id="1330" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0514:4  %r_V_21_2_3 = mul i24 %lhs_V_21_2_3, %rhs_V_21_2_3

]]></Node>
<StgValue><ssdm name="r_V_21_2_3"/></StgValue>
</operation>

<operation id="1331" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0470:4  %r_V_21_2_4 = mul i24 %lhs_V_21_2_4, %rhs_V_21_2_4

]]></Node>
<StgValue><ssdm name="r_V_21_2_4"/></StgValue>
</operation>

<operation id="1332" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0426:4  %r_V_21_3 = mul i24 %lhs_V_21_3, %rhs_V_21_3

]]></Node>
<StgValue><ssdm name="r_V_21_3"/></StgValue>
</operation>

<operation id="1333" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0382:4  %r_V_21_3_1 = mul i24 %lhs_V_21_3_1, %rhs_V_21_3_1

]]></Node>
<StgValue><ssdm name="r_V_21_3_1"/></StgValue>
</operation>

<operation id="1334" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0338:4  %r_V_21_3_2 = mul i24 %lhs_V_21_3_2, %rhs_V_21_3_2

]]></Node>
<StgValue><ssdm name="r_V_21_3_2"/></StgValue>
</operation>

<operation id="1335" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0294:4  %r_V_21_3_3 = mul i24 %lhs_V_21_3_3, %rhs_V_21_3_3

]]></Node>
<StgValue><ssdm name="r_V_21_3_3"/></StgValue>
</operation>

<operation id="1336" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0250:4  %r_V_21_3_4 = mul i24 %lhs_V_21_3_4, %rhs_V_21_3_4

]]></Node>
<StgValue><ssdm name="r_V_21_3_4"/></StgValue>
</operation>

<operation id="1337" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0206:4  %r_V_21_4 = mul i24 %lhs_V_21_4, %rhs_V_21_4

]]></Node>
<StgValue><ssdm name="r_V_21_4"/></StgValue>
</operation>

<operation id="1338" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.0163:0  %A_V_load_4_1_phi = phi i12 [ %A_V_1164_load_8, %branch64 ], [ %A_V_3166_load_8, %branch66 ], [ %A_V_5168_load_8, %branch68 ], [ %A_V_7170_load_8, %branch70 ], [ %A_V_9_load_8, %branch72 ], [ %A_V_11_load_8, %branch74 ], [ %A_V_13_load_8, %branch76 ], [ %A_V_15_load_8, %branch78 ], [ %A_V_17_load_8, %branch80 ]

]]></Node>
<StgValue><ssdm name="A_V_load_4_1_phi"/></StgValue>
</operation>

<operation id="1339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0163:1  %lhs_V_21_4_1 = sext i12 %A_V_load_4_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_4_1"/></StgValue>
</operation>

<operation id="1340" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0163:3  %rhs_V_21_4_1 = sext i12 %B_V_1171_load_4 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_4_1"/></StgValue>
</operation>

<operation id="1341" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0163:4  %r_V_21_4_1 = mul i24 %lhs_V_21_4_1, %rhs_V_21_4_1

]]></Node>
<StgValue><ssdm name="r_V_21_4_1"/></StgValue>
</operation>

<operation id="1342" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0120:4  %r_V_21_4_2 = mul i24 %lhs_V_21_4_2, %rhs_V_21_4_2

]]></Node>
<StgValue><ssdm name="r_V_21_4_2"/></StgValue>
</operation>

<operation id="1343" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12" op_9_bw="0">
<![CDATA[
.preheader.preheader.077:0  %A_V_load_4_3_phi = phi i12 [ %A_V_1164_load_9, %branch22 ], [ %A_V_3166_load_9, %branch24 ], [ %A_V_5168_load_9, %branch26 ], [ %A_V_7170_load_9, %branch28 ], [ %A_V_9_load_9, %branch30 ], [ %A_V_11_load_9, %branch32 ], [ %A_V_13_load_9, %branch34 ], [ %A_V_15_load_9, %branch36 ], [ %A_V_17_load_9, %branch38 ], [ %A_V_19_load_4, %branch40 ]

]]></Node>
<StgValue><ssdm name="A_V_load_4_3_phi"/></StgValue>
</operation>

<operation id="1344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.077:1  %lhs_V_21_4_3 = sext i12 %A_V_load_4_3_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_4_3"/></StgValue>
</operation>

<operation id="1345" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.077:3  %rhs_V_21_4_3 = sext i12 %B_V_3173_load_4 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_4_3"/></StgValue>
</operation>

<operation id="1346" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.077:4  %r_V_21_4_3 = mul i24 %lhs_V_21_4_3, %rhs_V_21_4_3

]]></Node>
<StgValue><ssdm name="r_V_21_4_3"/></StgValue>
</operation>

<operation id="1347" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2829">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="9">
<![CDATA[
branch18:0  %A_V_18_load_9 = load i12* %A_V_18_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_9"/></StgValue>
</operation>

<operation id="1348" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2830">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="9">
<![CDATA[
branch16:0  %A_V_16_load_14 = load i12* %A_V_16_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_14"/></StgValue>
</operation>

<operation id="1349" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2831">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="9">
<![CDATA[
branch14:0  %A_V_14_load_14 = load i12* %A_V_14_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_14"/></StgValue>
</operation>

<operation id="1350" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2832">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="12" op_0_bw="9">
<![CDATA[
branch12:0  %A_V_12_load_14 = load i12* %A_V_12_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_14"/></StgValue>
</operation>

<operation id="1351" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2833">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="12" op_0_bw="9">
<![CDATA[
branch10:0  %A_V_10_load_14 = load i12* %A_V_10_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_14"/></StgValue>
</operation>

<operation id="1352" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2834">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="9">
<![CDATA[
branch8:0  %A_V_8_load_14 = load i12* %A_V_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_14"/></StgValue>
</operation>

<operation id="1353" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2835">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="9">
<![CDATA[
branch6:0  %A_V_6169_load_14 = load i12* %A_V_6169_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_14"/></StgValue>
</operation>

<operation id="1354" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2836">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="12" op_0_bw="9">
<![CDATA[
branch4:0  %A_V_4167_load_14 = load i12* %A_V_4167_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_14"/></StgValue>
</operation>

<operation id="1355" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2837">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="9">
<![CDATA[
branch20:0  %A_V_20_load_4 = load i12* %A_V_20_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_4"/></StgValue>
</operation>

<operation id="1356" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.034:2  %B_V_4174_load_4 = load i12* %B_V_4174_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_4"/></StgValue>
</operation>

<operation id="1357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:8  %tmp3_cast = sext i25 %tmp3 to i26

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="1358" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:11  %tmp5_cast = sext i25 %tmp5 to i26

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="1359" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.034:12  %tmp2 = add i26 %tmp5_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1360" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:14  %tmp9 = add i25 %tmp_278_1_2_cast, %tmp_278_1_3_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1361" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:15  %tmp8 = add i25 %tmp9, %tmp_278_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2669">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0690:5  %tmp_278_1_4_cast = sext i24 %r_V_21_1_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_1_4_cast"/></StgValue>
</operation>

<operation id="1363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2698">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0646:5  %tmp_278_2_cast = sext i24 %r_V_21_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_2_cast"/></StgValue>
</operation>

<operation id="1364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2699">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0602:5  %tmp_278_2_1_cast = sext i24 %r_V_21_2_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_2_1_cast"/></StgValue>
</operation>

<operation id="1365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2585">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0558:5  %tmp_278_2_2_cast = sext i24 %r_V_21_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_2_2_cast"/></StgValue>
</operation>

<operation id="1366" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2710">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0514:5  %tmp_278_2_3_cast = sext i24 %r_V_21_2_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_2_3_cast"/></StgValue>
</operation>

<operation id="1367" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2720">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0470:5  %tmp_278_2_4_cast = sext i24 %r_V_21_2_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_2_4_cast"/></StgValue>
</operation>

<operation id="1368" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0382:4  %r_V_21_3_1 = mul i24 %lhs_V_21_3_1, %rhs_V_21_3_1

]]></Node>
<StgValue><ssdm name="r_V_21_3_1"/></StgValue>
</operation>

<operation id="1369" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0294:4  %r_V_21_3_3 = mul i24 %lhs_V_21_3_3, %rhs_V_21_3_3

]]></Node>
<StgValue><ssdm name="r_V_21_3_3"/></StgValue>
</operation>

<operation id="1370" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0206:4  %r_V_21_4 = mul i24 %lhs_V_21_4, %rhs_V_21_4

]]></Node>
<StgValue><ssdm name="r_V_21_4"/></StgValue>
</operation>

<operation id="1371" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0163:4  %r_V_21_4_1 = mul i24 %lhs_V_21_4_1, %rhs_V_21_4_1

]]></Node>
<StgValue><ssdm name="r_V_21_4_1"/></StgValue>
</operation>

<operation id="1372" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0120:4  %r_V_21_4_2 = mul i24 %lhs_V_21_4_2, %rhs_V_21_4_2

]]></Node>
<StgValue><ssdm name="r_V_21_4_2"/></StgValue>
</operation>

<operation id="1373" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.077:4  %r_V_21_4_3 = mul i24 %lhs_V_21_4_3, %rhs_V_21_4_3

]]></Node>
<StgValue><ssdm name="r_V_21_4_3"/></StgValue>
</operation>

<operation id="1374" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2829">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="9">
<![CDATA[
branch18:0  %A_V_18_load_9 = load i12* %A_V_18_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load_9"/></StgValue>
</operation>

<operation id="1375" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2830">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="9">
<![CDATA[
branch16:0  %A_V_16_load_14 = load i12* %A_V_16_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load_14"/></StgValue>
</operation>

<operation id="1376" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2831">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="9">
<![CDATA[
branch14:0  %A_V_14_load_14 = load i12* %A_V_14_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load_14"/></StgValue>
</operation>

<operation id="1377" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2832">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="12" op_0_bw="9">
<![CDATA[
branch12:0  %A_V_12_load_14 = load i12* %A_V_12_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load_14"/></StgValue>
</operation>

<operation id="1378" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2833">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="12" op_0_bw="9">
<![CDATA[
branch10:0  %A_V_10_load_14 = load i12* %A_V_10_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load_14"/></StgValue>
</operation>

<operation id="1379" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2834">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="9">
<![CDATA[
branch8:0  %A_V_8_load_14 = load i12* %A_V_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load_14"/></StgValue>
</operation>

<operation id="1380" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2835">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="9">
<![CDATA[
branch6:0  %A_V_6169_load_14 = load i12* %A_V_6169_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_6169_load_14"/></StgValue>
</operation>

<operation id="1381" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2836">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="12" op_0_bw="9">
<![CDATA[
branch4:0  %A_V_4167_load_14 = load i12* %A_V_4167_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_4167_load_14"/></StgValue>
</operation>

<operation id="1382" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2837">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="9">
<![CDATA[
branch20:0  %A_V_20_load_4 = load i12* %A_V_20_addr_5, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load_4"/></StgValue>
</operation>

<operation id="1383" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="12">
<![CDATA[
.preheader.preheader.034:2  %B_V_4174_load_4 = load i12* %B_V_4174_addr_5, align 2

]]></Node>
<StgValue><ssdm name="B_V_4174_load_4"/></StgValue>
</operation>

<operation id="1384" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:17  %tmp11 = add i25 %tmp_278_2_cast, %tmp_278_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1385" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:18  %tmp10 = add i25 %tmp11, %tmp_278_1_4_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1386" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:24  %tmp15 = add i25 %tmp_278_2_3_cast, %tmp_278_2_4_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1387" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:25  %tmp14 = add i25 %tmp15, %tmp_278_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1388" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0426:5  %tmp_278_3_cast = sext i24 %r_V_21_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_3_cast"/></StgValue>
</operation>

<operation id="1389" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0382:5  %tmp_278_3_1_cast = sext i24 %r_V_21_3_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_3_1_cast"/></StgValue>
</operation>

<operation id="1390" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2586">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0338:5  %tmp_278_3_2_cast = sext i24 %r_V_21_3_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_3_2_cast"/></StgValue>
</operation>

<operation id="1391" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0294:5  %tmp_278_3_3_cast = sext i24 %r_V_21_3_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_3_3_cast"/></StgValue>
</operation>

<operation id="1392" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0250:5  %tmp_278_3_4_cast = sext i24 %r_V_21_3_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_3_4_cast"/></StgValue>
</operation>

<operation id="1393" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0206:5  %tmp_278_4_cast = sext i24 %r_V_21_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_4_cast"/></StgValue>
</operation>

<operation id="1394" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0163:4  %r_V_21_4_1 = mul i24 %lhs_V_21_4_1, %rhs_V_21_4_1

]]></Node>
<StgValue><ssdm name="r_V_21_4_1"/></StgValue>
</operation>

<operation id="1395" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.077:4  %r_V_21_4_3 = mul i24 %lhs_V_21_4_3, %rhs_V_21_4_3

]]></Node>
<StgValue><ssdm name="r_V_21_4_3"/></StgValue>
</operation>

<operation id="1396" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2829">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2830">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2831">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2832">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2833">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2834">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2835">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2836">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2837">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!6"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!10"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!14"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %.preheader.preheader.034

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
.preheader.preheader.034:0  %A_V_load_4_4_phi = phi i12 [ %A_V_4167_load_14, %branch4 ], [ %A_V_6169_load_14, %branch6 ], [ %A_V_8_load_14, %branch8 ], [ %A_V_10_load_14, %branch10 ], [ %A_V_12_load_14, %branch12 ], [ %A_V_14_load_14, %branch14 ], [ %A_V_16_load_14, %branch16 ], [ %A_V_18_load_9, %branch18 ], [ %A_V_20_load_4, %branch20 ]

]]></Node>
<StgValue><ssdm name="A_V_load_4_4_phi"/></StgValue>
</operation>

<operation id="1406" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.034:1  %lhs_V_21_4_4 = sext i12 %A_V_load_4_4_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_21_4_4"/></StgValue>
</operation>

<operation id="1407" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.034:3  %rhs_V_21_4_4 = sext i12 %B_V_4174_load_4 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_21_4_4"/></StgValue>
</operation>

<operation id="1408" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.034:4  %r_V_21_4_4 = mul i24 %lhs_V_21_4_4, %rhs_V_21_4_4

]]></Node>
<StgValue><ssdm name="r_V_21_4_4"/></StgValue>
</operation>

<operation id="1409" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:16  %tmp8_cast = sext i25 %tmp8 to i26

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="1410" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:19  %tmp10_cast = sext i25 %tmp10 to i26

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="1411" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.034:20  %tmp7 = add i26 %tmp10_cast, %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1412" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:27  %tmp17 = add i25 %tmp_278_3_1_cast, %tmp_278_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1413" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:28  %tmp16 = add i25 %tmp17, %tmp_278_3_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1414" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:32  %tmp20 = add i25 %tmp_278_3_4_cast, %tmp_278_4_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1415" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:33  %tmp19 = add i25 %tmp20, %tmp_278_3_3_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0163:5  %tmp_278_4_1_cast = sext i24 %r_V_21_4_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_4_1_cast"/></StgValue>
</operation>

<operation id="1417" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2587">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0120:5  %tmp_278_4_2_cast = sext i24 %r_V_21_4_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_4_2_cast"/></StgValue>
</operation>

<operation id="1418" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.034:4  %r_V_21_4_4 = mul i24 %lhs_V_21_4_4, %rhs_V_21_4_4

]]></Node>
<StgValue><ssdm name="r_V_21_4_4"/></StgValue>
</operation>

<operation id="1419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.034:13  %tmp2_cast = sext i26 %tmp2 to i27

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="1420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.034:21  %tmp7_cast = sext i26 %tmp7 to i27

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="1421" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.preheader.034:22  %tmp1 = add i27 %tmp7_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:26  %tmp14_cast = sext i25 %tmp14 to i26

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="1423" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:29  %tmp16_cast = sext i25 %tmp16 to i26

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="1424" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.034:30  %tmp13 = add i26 %tmp16_cast, %tmp14_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1425" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:35  %tmp22 = add i25 %tmp_278_4_1_cast, %tmp_278_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1426" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader482.loopexit:33  %p_8_mid2 = select i1 %tmp_133, i32 0, i32 %p_8

]]></Node>
<StgValue><ssdm name="p_8_mid2"/></StgValue>
</operation>

<operation id="1427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.077:5  %tmp_278_4_3_cast = sext i24 %r_V_21_4_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_4_3_cast"/></StgValue>
</operation>

<operation id="1428" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.034:4  %r_V_21_4_4 = mul i24 %lhs_V_21_4_4, %rhs_V_21_4_4

]]></Node>
<StgValue><ssdm name="r_V_21_4_4"/></StgValue>
</operation>

<operation id="1429" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.034:5  %tmp_278_4_4_cast = sext i24 %r_V_21_4_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_278_4_4_cast"/></StgValue>
</operation>

<operation id="1430" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.034:37  %tmp23 = add i25 %tmp_278_4_3_cast, %tmp_278_4_4_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1431" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:34  %tmp19_cast = sext i25 %tmp19 to i26

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="1432" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:36  %tmp22_cast = sext i25 %tmp22 to i26

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="1433" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.034:38  %tmp23_cast = sext i25 %tmp23 to i26

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="1434" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.034:39  %tmp21 = add i26 %tmp23_cast, %tmp22_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1435" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.034:40  %tmp18 = add i26 %tmp21, %tmp19_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1436" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.034:31  %tmp13_cast = sext i26 %tmp13 to i27

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="1437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.034:41  %tmp18_cast = sext i26 %tmp18 to i27

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="1438" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.preheader.034:42  %tmp12 = add i27 %tmp18_cast, %tmp13_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="6">
<![CDATA[
.preheader482.loopexit:36  %tmp_204_mid2_cast = zext i6 %tmp_204_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_mid2_cast"/></StgValue>
</operation>

<operation id="1440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader482.loopexit:40  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="28" op_0_bw="27">
<![CDATA[
.preheader.preheader.034:23  %tmp1_cast = sext i27 %tmp1 to i28

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="1442" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="28" op_0_bw="27">
<![CDATA[
.preheader.preheader.034:43  %tmp12_cast = sext i27 %tmp12 to i28

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="1443" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader.034:44  %tmp_149 = add i28 %tmp12_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1444" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %bias_V_addr_1 = getelementptr [32 x i12]* @bias_V, i64 0, i64 %tmp_204_mid2_cast

]]></Node>
<StgValue><ssdm name="bias_V_addr_1"/></StgValue>
</operation>

<operation id="1445" st_id="46" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="5">
<![CDATA[
ifTrue:1  %bias_V_load = load i12* %bias_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1446" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="28">
<![CDATA[
.preheader.preheader.034:45  %p_cast = sext i28 %tmp_149 to i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1447" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.034:46  %buf_V_8_4_4 = add nsw i32 %p_8_mid2, %p_cast

]]></Node>
<StgValue><ssdm name="buf_V_8_4_4"/></StgValue>
</operation>

<operation id="1448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_flatten11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.034:47  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_128)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1449" st_id="47" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="5">
<![CDATA[
ifTrue:1  %bias_V_load = load i12* %bias_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="12">
<![CDATA[
ifTrue:2  %rhs_V_7_cast = sext i12 %bias_V_load to i32

]]></Node>
<StgValue><ssdm name="rhs_V_7_cast"/></StgValue>
</operation>

<operation id="1451" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %r_V = add i32 %rhs_V_7_cast, %buf_V_8_4_4

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1452" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:4  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:10  %tmp_153 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %r_V, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1454" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3953">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %p_neg = sub i32 0, %r_V

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="1455" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3952">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:6  %tmp_151 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %p_neg, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3951">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="21" op_0_bw="20">
<![CDATA[
ifTrue:7  %tmp_152 = sext i20 %tmp_151 to i21

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1457" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3950">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:8  %p_lshr_cast = zext i21 %tmp_152 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="1458" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3949">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ifTrue:9  %p_neg_t = sub i22 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="1459" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3955">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="21" op_0_bw="20">
<![CDATA[
ifTrue:11  %tmp_154 = sext i20 %tmp_153 to i21

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1460" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3954">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:12  %p_lshr_f_cast = zext i21 %tmp_154 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="1461" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
ifTrue:13  %tmp_155 = select i1 %tmp_150, i22 %p_neg_t, i22 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">
</state>

<state id="52" st_id="52">
</state>

<state id="53" st_id="53">

<operation id="1462" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="33" op_0_bw="22">
<![CDATA[
ifTrue:14  %tmp_211_cast = sext i22 %tmp_155 to i33

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="1463" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="12" op_0_bw="12">
<![CDATA[
ifTrue:15  %multiple_V_load = load i12* @multiple_V, align 2

]]></Node>
<StgValue><ssdm name="multiple_V_load"/></StgValue>
</operation>

<operation id="1464" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="33" op_0_bw="12">
<![CDATA[
ifTrue:16  %rhs_V_s = sext i12 %multiple_V_load to i33

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="1465" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_211_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1466" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_211_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1467" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:17  %r_V_s = mul i33 %rhs_V_s, %tmp_211_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="1468" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:21  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1469" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="67" op_0_bw="33">
<![CDATA[
ifTrue:18  %sext_cast = sext i33 %r_V_s to i67

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="1470" st_id="56" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1471" st_id="57" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1472" st_id="58" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1473" st_id="59" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1474" st_id="60" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1475" st_id="61" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1476" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:24  %tmp_159 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1477" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3963">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:20  %neg_mul = sub i67 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1478" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3962">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:22  %tmp_157 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1479" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3961">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:23  %tmp_158 = sext i29 %tmp_157 to i33

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1480" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:25  %tmp_160 = sext i29 %tmp_159 to i33

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1481" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3960">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:26  %tmp_161 = select i1 %tmp_156, i33 %tmp_158, i33 %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1482" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3959">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:27  %neg_ti = sub i33 0, %tmp_161

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="1483" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:28  %tmp_162 = select i1 %tmp_156, i33 %neg_ti, i33 %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1484" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:29  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_162, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1485" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="33">
<![CDATA[
ifTrue:30  %tmp_164 = trunc i33 %tmp_162 to i16

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1486" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:31  %Outbuf_V = select i1 %tmp_163, i16 0, i16 %tmp_164

]]></Node>
<StgValue><ssdm name="Outbuf_V"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1487" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:32  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2838">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:33  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1489" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_113)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1490" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1491" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader489:0  %indvar_flatten9 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="1492" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader489:1  %ka = phi i4 [ 4, %0 ], [ %tmp_184_mid2_v_v, %1 ]

]]></Node>
<StgValue><ssdm name="ka"/></StgValue>
</operation>

<operation id="1493" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader489:2  %indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next9, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="1494" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader489:3  %kb = phi i4 [ 4, %0 ], [ %kb_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="kb"/></StgValue>
</operation>

<operation id="1495" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader489:4  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="1496" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader489:5  %j = phi i5 [ 0, %0 ], [ %tmp_193_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1497" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader489:6  %i16 = phi i6 [ 0, %0 ], [ %i_18, %1 ]

]]></Node>
<StgValue><ssdm name="i16"/></StgValue>
</operation>

<operation id="1498" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader489:7  %exitcond_flatten = icmp eq i14 %indvar_flatten9, -3584

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="1499" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader489:8  %indvar_flatten_next1 = add i14 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="1500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:9  br i1 %exitcond_flatten, label %.preheader487.preheader, label %.preheader491.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader491.preheader:1  %exitcond_flatten7 = icmp eq i13 %indvar_flatten1, 2560

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="1502" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader491.preheader:27  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1503" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %indvar_flatten13_op = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="1504" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:6  %indvar_flatten_next9 = select i1 %exitcond_flatten7, i13 1, i13 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1505" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader491.preheader:2  %kb_mid = select i1 %exitcond_flatten7, i4 4, i4 %kb

]]></Node>
<StgValue><ssdm name="kb_mid"/></StgValue>
</operation>

<operation id="1506" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3964">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="3" op_0_bw="4">
<![CDATA[
.preheader491.preheader:5  %tmp_121 = trunc i4 %kb to i3

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1507" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader491.preheader:6  %kb_t_mid = select i1 %exitcond_flatten7, i3 -4, i3 %tmp_121

]]></Node>
<StgValue><ssdm name="kb_t_mid"/></StgValue>
</operation>

<operation id="1508" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:7  %not_exitcond_flatten = xor i1 %exitcond_flatten7, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="1509" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader491.preheader:10  %exitcond_flatten8 = icmp eq i11 %indvar_flatten, 512

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="1510" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:11  %exitcond_flatten_mid = and i1 %exitcond_flatten8, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="1511" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader491.preheader:12  %kb_2 = add i4 -1, %kb_mid

]]></Node>
<StgValue><ssdm name="kb_2"/></StgValue>
</operation>

<operation id="1512" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:13  %tmp_105 = or i1 %exitcond_flatten_mid, %exitcond_flatten7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1513" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="3" op_0_bw="4">
<![CDATA[
.preheader491.preheader:15  %tmp_124 = trunc i4 %kb_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1514" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader491.preheader:16  %kb_t_mid2 = select i1 %exitcond_flatten_mid, i3 %tmp_124, i3 %kb_t_mid

]]></Node>
<StgValue><ssdm name="kb_t_mid2"/></StgValue>
</operation>

<operation id="1515" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader491.preheader:20  %kb_mid2 = select i1 %exitcond_flatten_mid, i4 %kb_2, i4 %kb_mid

]]></Node>
<StgValue><ssdm name="kb_mid2"/></StgValue>
</operation>

<operation id="1516" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %indvar_flatten_op = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1517" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3965">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader491.preheader:0  %ka_3 = add i4 -1, %ka

]]></Node>
<StgValue><ssdm name="ka_3"/></StgValue>
</operation>

<operation id="1518" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader491.preheader:3  %tmp_184_mid2_v_v = select i1 %exitcond_flatten7, i4 %ka_3, i4 %ka

]]></Node>
<StgValue><ssdm name="tmp_184_mid2_v_v"/></StgValue>
</operation>

<operation id="1519" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader491.preheader:8  %exitcond9 = icmp eq i6 %i16, -32

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="1520" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:9  %exitcond14_mid = and i1 %exitcond9, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond14_mid"/></StgValue>
</operation>

<operation id="1521" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader491.preheader:14  %j_mid = select i1 %tmp_105, i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="1522" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:17  %exitcond_flatten_not = xor i1 %exitcond_flatten8, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="1523" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:18  %not_exitcond_flatten_8 = or i1 %exitcond_flatten7, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_8"/></StgValue>
</operation>

<operation id="1524" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:19  %exitcond14_mid1 = and i1 %exitcond14_mid, %not_exitcond_flatten_8

]]></Node>
<StgValue><ssdm name="exitcond14_mid1"/></StgValue>
</operation>

<operation id="1525" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader491.preheader:21  %j_7 = add i5 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="1526" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:22  %tmp_108 = or i1 %exitcond14_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1527" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader491.preheader:23  %tmp_127 = or i1 %tmp_108, %exitcond_flatten7

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1528" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader491.preheader:24  %i33_mid2 = select i1 %tmp_127, i6 0, i6 %i16

]]></Node>
<StgValue><ssdm name="i33_mid2"/></StgValue>
</operation>

<operation id="1529" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader491.preheader:25  %tmp_193_mid2 = select i1 %exitcond14_mid1, i5 %j_7, i5 %j_mid

]]></Node>
<StgValue><ssdm name="tmp_193_mid2"/></StgValue>
</operation>

<operation id="1530" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader491.preheader:44  switch i3 %kb_t_mid2, label %branch550 [
    i3 0, label %branch546
    i3 1, label %branch547
    i3 2, label %branch548
    i3 3, label %branch549
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %i_18 = add i6 %i33_mid2, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="1532" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4  %indvar_flatten_next = select i1 %tmp_105, i11 1, i11 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1533" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="5">
<![CDATA[
.preheader491.preheader:26  %tmp_193_mid2_cast = zext i5 %tmp_193_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_193_mid2_cast"/></StgValue>
</operation>

<operation id="1534" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader491.preheader:30  %tmp_109 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i33_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1535" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="11" op_0_bw="10">
<![CDATA[
.preheader491.preheader:31  %tmp_112_cast = zext i10 %tmp_109 to i11

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="1536" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader491.preheader:32  %tmp_110 = add i11 %tmp_193_mid2_cast, %tmp_112_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1537" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="13" op_0_bw="4">
<![CDATA[
.preheader491.preheader:4  %tmp_184_mid2_cast = sext i4 %tmp_184_mid2_v_v to i13

]]></Node>
<StgValue><ssdm name="tmp_184_mid2_cast"/></StgValue>
</operation>

<operation id="1538" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader491.preheader:29  %tmp_V_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="1539" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="13" op_0_bw="11">
<![CDATA[
.preheader491.preheader:33  %tmp_113_cast = zext i11 %tmp_110 to i13

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="1540" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader491.preheader:34  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_110, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="1541" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader491.preheader:35  %tmp_111 = add i13 %p_shl_cast, %tmp_113_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1542" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader491.preheader:36  %tmp_112 = add i13 %tmp_184_mid2_cast, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1543" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="16">
<![CDATA[
.preheader491.preheader:43  %tmp_129 = trunc i16 %tmp_V_108 to i12

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1544" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_108)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_104)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1546" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1547" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader491.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="13">
<![CDATA[
.preheader491.preheader:37  %tmp_116_cast = zext i13 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="1549" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader491.preheader:38  %B_V_0_addr = getelementptr [2560 x i12]* @B_V_0, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr"/></StgValue>
</operation>

<operation id="1550" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader491.preheader:39  %B_V_1171_addr = getelementptr [2560 x i12]* @B_V_1171, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="B_V_1171_addr"/></StgValue>
</operation>

<operation id="1551" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader491.preheader:40  %B_V_2172_addr = getelementptr [2560 x i12]* @B_V_2172, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="B_V_2172_addr"/></StgValue>
</operation>

<operation id="1552" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader491.preheader:41  %B_V_3173_addr = getelementptr [2560 x i12]* @B_V_3173, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="B_V_3173_addr"/></StgValue>
</operation>

<operation id="1553" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader491.preheader:42  %B_V_4174_addr = getelementptr [2560 x i12]* @B_V_4174, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="B_V_4174_addr"/></StgValue>
</operation>

<operation id="1554" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="kb_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch549:0  store i12 %tmp_129, i12* %B_V_3173_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="kb_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0">
<![CDATA[
branch549:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1556" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="kb_t_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch548:0  store i12 %tmp_129, i12* %B_V_2172_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="kb_t_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
branch548:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch547:0  store i12 %tmp_129, i12* %B_V_1171_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0">
<![CDATA[
branch547:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch546:0  store i12 %tmp_129, i12* %B_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
branch546:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
<literal name="kb_t_mid2" val="!2"/>
<literal name="kb_t_mid2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch550:0  store i12 %tmp_129, i12* %B_V_4174_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
<literal name="kb_t_mid2" val="!2"/>
<literal name="kb_t_mid2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
branch550:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1564" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.preheader:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1565" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader487:0  %i1 = phi i6 [ %i_17, %2 ], [ 0, %.preheader487.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="1566" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader487:1  %exitcond = icmp eq i6 %i1, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1567" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader487:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader487:3  %i_17 = add i6 %i1, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="1569" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:4  br i1 %exitcond, label %.loopexit488.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1570" st_id="74" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>

<operation id="1571" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="16">
<![CDATA[
:4  %tmp_130 = trunc i16 %tmp_V_107 to i12

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1572" st_id="74" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_107)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1573" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1574" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_115 = zext i6 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1576" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_V_addr = getelementptr [32 x i12]* @bias_V, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="1577" st_id="75" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:6  store i12 %tmp_130, i12* %bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1579" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1580" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0">
<![CDATA[
.loopexit488.loopexit:0  br label %.loopexit488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
