# compile vhdl design source files
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd"
vhdl xbip_utils_v3_0_5  "../../../redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_1  "../../../redpitaya.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd"
vhdl mult_gen_v12_0_10  "../../../redpitaya.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_10  "../../../redpitaya.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../redpitaya.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_dsp48_multadd_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_multadd_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd"
vhdl dds_compiler_v6_0_11  "../../../redpitaya.ip_user_files/ipstatic/dds_compiler_v6_0_11/hdl/dds_compiler_v6_0_vh_rfs.vhd"
vhdl dds_compiler_v6_0_11  "../../../redpitaya.ip_user_files/ipstatic/dds_compiler_v6_0_11/hdl/dds_compiler_v6_0.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/ip/Ref_generator_DDS_2/sim/Ref_generator_DDS_2.vhd"
vhdl xil_defaultlib  "../../../redpitaya.srcs/sources_1/ip/input_multiplier/sim/input_multiplier.vhd"
vhdl cmpy_v6_0_10  "../../../redpitaya.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd"
vhdl cmpy_v6_0_10  "../../../redpitaya.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/ip/complex_mult_16x16/sim/complex_mult_16x16.vhd"
vhdl c_reg_fd_v12_0_1  "../../../redpitaya.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0_1  "../../../redpitaya.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd"
vhdl xbip_addsub_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_addsub_v3_0_1  "../../../redpitaya.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd"
vhdl c_addsub_v12_0_8  "../../../redpitaya.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd"
vhdl c_addsub_v12_0_8  "../../../redpitaya.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd"
vhdl cordic_v6_0_9  "../../../redpitaya.ip_user_files/ipstatic/cordic_v6_0_9/hdl/cordic_v6_0_vh_rfs.vhd"
vhdl cordic_v6_0_9  "../../../redpitaya.ip_user_files/ipstatic/cordic_v6_0_9/hdl/cordic_v6_0.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/ip/angle_CORDIC_14bits/sim/angle_CORDIC_14bits.vhd"
vhdl xil_defaultlib  "../../../redpitaya.ip_user_files/ip/LO_DDS/sim/LO_DDS.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/ddc_frontend_lowpass_filter_no_fir.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/first_order_IIR_highpass_filter.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/DDC_external_ref_generator.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/DDC_external_ref_generator_testbench.vhd"

# Do not sort compile order
nosort
