# system info demo on 2017.02.06.19:24:59
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1486409092
#
#
# Files generated for demo on 2017.02.06.19:24:59
files:
filepath,kind,attributes,module,is_top
simulation/demo.v,VERILOG,,demo,true
simulation/submodules/demo_streaming_0.v,VERILOG,,demo_streaming_0,false
simulation/submodules/demo_streaming_0_cpu.v,VERILOG,,demo_streaming_0_cpu,false
simulation/submodules/demo_streaming_0_fifo_in.v,VERILOG,,demo_streaming_0_fifo_in,false
simulation/submodules/demo_streaming_0_fifo_out.v,VERILOG,,demo_streaming_0_fifo_out,false
simulation/submodules/demo_streaming_0_jtag_uart.v,VERILOG,,demo_streaming_0_jtag_uart,false
simulation/submodules/demo_streaming_0_mem.hex,HEX,,demo_streaming_0_mem,false
simulation/submodules/demo_streaming_0_mem.v,VERILOG,,demo_streaming_0_mem,false
simulation/submodules/demo_streaming_0_timer.v,VERILOG,,demo_streaming_0_timer,false
simulation/submodules/demo_streaming_0_mm_interconnect_0.v,VERILOG,,demo_streaming_0_mm_interconnect_0,false
simulation/submodules/demo_streaming_0_irq_mapper.sv,SYSTEM_VERILOG,,demo_streaming_0_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/demo_streaming_0_cpu_cpu_debug_slave_sysclk.v,VERILOG,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_ociram_default_contents.hex,HEX,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_test_bench.v,VERILOG,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_debug_slave_wrapper.v,VERILOG,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_ociram_default_contents.dat,DAT,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_rf_ram_b.mif,MIF,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_rf_ram_b.dat,DAT,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_rf_ram_a.mif,MIF,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_debug_slave_tck.v,VERILOG,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu.v,VERILOG,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_rf_ram_a.hex,HEX,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_nios2_waves.do,OTHER,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu.sdc,SDC,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_rf_ram_b.hex,HEX,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_ociram_default_contents.mif,MIF,,demo_streaming_0_cpu_cpu,false
simulation/submodules/demo_streaming_0_cpu_cpu_rf_ram_a.dat,DAT,,demo_streaming_0_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_router,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_router_001,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_router_002,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_router_003,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_cmd_demux,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_cmd_mux,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_rsp_demux,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_rsp_mux,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,demo_streaming_0_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
demo.streaming_0,demo_streaming_0
demo.streaming_0.cpu,demo_streaming_0_cpu
demo.streaming_0.cpu.cpu,demo_streaming_0_cpu_cpu
demo.streaming_0.fifo_in,demo_streaming_0_fifo_in
demo.streaming_0.fifo_out,demo_streaming_0_fifo_out
demo.streaming_0.jtag_uart,demo_streaming_0_jtag_uart
demo.streaming_0.mem,demo_streaming_0_mem
demo.streaming_0.timer,demo_streaming_0_timer
demo.streaming_0.mm_interconnect_0,demo_streaming_0_mm_interconnect_0
demo.streaming_0.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
demo.streaming_0.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
demo.streaming_0.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.fifo_out_in_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.fifo_out_in_csr_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.fifo_in_in_csr_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.fifo_in_out_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.mem_s1_translator,altera_merlin_slave_translator
demo.streaming_0.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
demo.streaming_0.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
demo.streaming_0.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.fifo_out_in_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.fifo_out_in_csr_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.fifo_in_in_csr_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.fifo_in_out_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.mem_s1_agent,altera_merlin_slave_agent
demo.streaming_0.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.fifo_out_in_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.fifo_out_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.fifo_in_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.fifo_in_out_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
demo.streaming_0.mm_interconnect_0.router,demo_streaming_0_mm_interconnect_0_router
demo.streaming_0.mm_interconnect_0.router_001,demo_streaming_0_mm_interconnect_0_router_001
demo.streaming_0.mm_interconnect_0.router_002,demo_streaming_0_mm_interconnect_0_router_002
demo.streaming_0.mm_interconnect_0.router_004,demo_streaming_0_mm_interconnect_0_router_002
demo.streaming_0.mm_interconnect_0.router_005,demo_streaming_0_mm_interconnect_0_router_002
demo.streaming_0.mm_interconnect_0.router_006,demo_streaming_0_mm_interconnect_0_router_002
demo.streaming_0.mm_interconnect_0.router_007,demo_streaming_0_mm_interconnect_0_router_002
demo.streaming_0.mm_interconnect_0.router_008,demo_streaming_0_mm_interconnect_0_router_002
demo.streaming_0.mm_interconnect_0.router_003,demo_streaming_0_mm_interconnect_0_router_003
demo.streaming_0.mm_interconnect_0.router_009,demo_streaming_0_mm_interconnect_0_router_003
demo.streaming_0.mm_interconnect_0.cmd_demux,demo_streaming_0_mm_interconnect_0_cmd_demux
demo.streaming_0.mm_interconnect_0.cmd_demux_001,demo_streaming_0_mm_interconnect_0_cmd_demux_001
demo.streaming_0.mm_interconnect_0.rsp_demux_001,demo_streaming_0_mm_interconnect_0_cmd_demux_001
demo.streaming_0.mm_interconnect_0.rsp_demux_007,demo_streaming_0_mm_interconnect_0_cmd_demux_001
demo.streaming_0.mm_interconnect_0.cmd_mux,demo_streaming_0_mm_interconnect_0_cmd_mux
demo.streaming_0.mm_interconnect_0.cmd_mux_002,demo_streaming_0_mm_interconnect_0_cmd_mux
demo.streaming_0.mm_interconnect_0.cmd_mux_003,demo_streaming_0_mm_interconnect_0_cmd_mux
demo.streaming_0.mm_interconnect_0.cmd_mux_004,demo_streaming_0_mm_interconnect_0_cmd_mux
demo.streaming_0.mm_interconnect_0.cmd_mux_005,demo_streaming_0_mm_interconnect_0_cmd_mux
demo.streaming_0.mm_interconnect_0.cmd_mux_006,demo_streaming_0_mm_interconnect_0_cmd_mux
demo.streaming_0.mm_interconnect_0.cmd_mux_001,demo_streaming_0_mm_interconnect_0_cmd_mux_001
demo.streaming_0.mm_interconnect_0.cmd_mux_007,demo_streaming_0_mm_interconnect_0_cmd_mux_001
demo.streaming_0.mm_interconnect_0.rsp_demux,demo_streaming_0_mm_interconnect_0_rsp_demux
demo.streaming_0.mm_interconnect_0.rsp_demux_002,demo_streaming_0_mm_interconnect_0_rsp_demux
demo.streaming_0.mm_interconnect_0.rsp_demux_003,demo_streaming_0_mm_interconnect_0_rsp_demux
demo.streaming_0.mm_interconnect_0.rsp_demux_004,demo_streaming_0_mm_interconnect_0_rsp_demux
demo.streaming_0.mm_interconnect_0.rsp_demux_005,demo_streaming_0_mm_interconnect_0_rsp_demux
demo.streaming_0.mm_interconnect_0.rsp_demux_006,demo_streaming_0_mm_interconnect_0_rsp_demux
demo.streaming_0.mm_interconnect_0.rsp_mux,demo_streaming_0_mm_interconnect_0_rsp_mux
demo.streaming_0.mm_interconnect_0.rsp_mux_001,demo_streaming_0_mm_interconnect_0_rsp_mux_001
demo.streaming_0.mm_interconnect_0.avalon_st_adapter,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_001,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_002,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_003,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_004,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_005,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_006,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_007,demo_streaming_0_mm_interconnect_0_avalon_st_adapter
demo.streaming_0.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,demo_streaming_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
demo.streaming_0.irq_mapper,demo_streaming_0_irq_mapper
demo.streaming_0.rst_controller,altera_reset_controller
