<h1 align="center">ðŸ‘‹ Hi, I'm <strong>Anitha Takkellapati</strong></h1>
<h3 align="center">Embedded Performance & Power Optimization Engineer</h3>

<p align="center">
  <a href="mailto:anitha@mywebemails.com"><img src="https://img.shields.io/badge/Email-anitha%40mywebemails.com-red"></a>
  <img src="https://img.shields.io/badge/Location-USA-blue">
  <img src="https://img.shields.io/badge/Experience-3%2B%20Years-green">
</p>

---

## ðŸ§¾ **Professional Summary**

Highly skilled **Embedded Systems Engineer** with 3+ years of experience specializing in **performance profiling**, **power optimization**, and **low-level firmware development** on Qualcomm Snapdragon and automotive SoCs.  
Expert at CPU/GPU/DDR workload analysis, DVFS algorithm design, thermal-aware kernel tuning, and embedded software debugging.  
Improved system power efficiency by **up to 30%**, reduced ISR latency by **18%**, and optimized boot-time by **15%** across multiple platforms.  
Collaborative engineer experienced with cross-functional silicon, firmware, and validation teams delivering measurable improvements in system efficiency.

---

## ðŸ’¼ **Experience**

### ðŸ”¹ **Embedded Performance & Power Optimization Engineer â€“ Qualcomm Technologies, USA**  
ðŸ“… *Feb 2025 â€“ Present*

- Reduced system-wide power by **28%** using Perf, LTTng, and OProfile workload analysis.  
- Designed **DVFS algorithms** improving battery life by **30+ minutes per cycle**.  
- Enhanced UI responsiveness by **20%** with thermal-aware AOSP CPUfreq scheduler tuning.  
- Diagnosed cache-miss & ISR latency bottlenecks â†’ **18% reduction** in interrupt delays.  
- Achieved **<5% correlation** between pre-silicon power models & post-silicon measurements.  
- Automated power/thermal profiling across 200+ builds â†’ **45% faster validation cycles**.  
- Optimized U-Boot + PMIC drivers â†’ **15% faster boot** with reduced transient currents.  
- Authored global SoC power-tuning guidelines used by **5+ Qualcomm engineering teams**.

---

### ðŸ”¹ **Embedded Software Engineer â€“ Tata Elxsi, India**  
ðŸ“… *Sept 2021 â€“ July 2023*

- Optimized ADAS & ECU firmware improving real-time determinism by **22%**.  
- Reduced CAN/Ethernet communication latency by **19%** with OProfile and Tracealyzer.  
- Implemented FreeRTOS optimizations to reduce jitter and boost system throughput.  
- Reduced standby power by **26%** by refining PMIC sleep-mode transitions.  
- Automated **70+ performance test cases**, cutting validation cycles by **35%**.  
- Re-engineered DMA transfer routines improving SPI/I2C/UART driver stability.  
- Customized Yocto/Buildroot BSPs enabling CI-based regression testing with Jenkins.  
- Supported ISO 26262 compliance through detailed documentation & root-cause analysis.

---

## ðŸ›  **Technical Skills**

### **Programming**
`C` Â· `C++` Â· `Python` Â· `Bash` Â· `Perl`

### **Embedded Platforms**
`Qualcomm Snapdragon` Â· `NXP i.MX` Â· `NVIDIA Jetson` Â· `TI Sitara` Â· `ARM Cortex A/M/R`

### **OS & Firmware**
`Embedded Linux` Â· `Android Kernel` Â· `FreeRTOS` Â· `QNX` Â· `ThreadX` Â· `U-Boot`  
`Device Tree Optimization` Â· `PMIC Drivers` Â· `BSP Development`

### **Performance Profiling**
`Perf` Â· `LTTng` Â· `OProfile` Â· `VTune` Â· `SystemTap` Â· `Trace32`

### **Power/Thermal Tools**
`RAPL` Â· `PTM Trace` Â· `Trepn` Â· `Power Analyzer` Â· `EnergyTrace`

### **Debugging**
`Lauterbach` Â· `GDB` Â· `JTAG` Â· `Valgrind` Â· `Tracealyzer` Â· `Segger Ozone`

### **Build Systems**
`Yocto` Â· `Buildroot` Â· `CMake` Â· `Make` Â· `BitBake`

### **Interfaces**
`SPI` Â· `UART` Â· `I2C` Â· `CAN` Â· `PCIe` Â· `GPIO` Â· `Ethernet`

### **CI/CD & Tools**
`Git` Â· `Gerrit` Â· `Jenkins` Â· `GitLab CI` Â· `Jira` Â· `Confluence` Â· `MS Project`

---

## ðŸŽ“ **Education**

ðŸŽ“
