Source Block: hdl/library/axi_ad9162/axi_ad9162.v@107:117@HdlStmAssign
    wire    [ 31:0]   up_rdata_s;
    wire              up_rack_s;
    
    // signal name changes
    
    assign up_clk = s_axi_aclk;
    assign up_rstn = s_axi_aresetn;

    // defaults

    assign tx_valid = 1'b1;

Diff Content:
- 112     assign up_clk = s_axi_aclk;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9144/axi_ad9144.v@126:136
  wire    [ 31:0]                         up_rdata_s;
  wire                                    up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // dual/quad cores

  assign tx_valid = 1'b1;

Clone Blocks 2:
hdl/library/axi_ad9152/axi_ad9152.v@110:120
  wire    [ 31:0]   up_rdata_s;
  wire              up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign tx_valid = 1'b1;

  // device interface


Clone Blocks 3:
hdl/library/axi_ad9152/axi_ad9152.v@111:121
  wire              up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign tx_valid = 1'b1;

  // device interface

  axi_ad9152_if i_if (

Clone Blocks 4:
hdl/library/axi_ad9671/axi_ad9671.v@123:133
  wire    [ 31:0]                       adc_start_code;
  wire                                  adc_sync;

  // signal name changes

  assign rx_ready = 1'b1;
  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // processor read interface


Clone Blocks 5:
hdl/library/axi_ad9371/axi_ad9371.v@158:168
  wire    [ 31:0]   up_rdata_s[0:2];
  wire    [  2:0]   up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // defaults

  assign dac_tx_valid = 1'b1;

Clone Blocks 6:
hdl/library/axi_ad9467/axi_ad9467.v@122:132
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  //defaults

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign adc_valid = 1'b1;

  // processor read interface


Clone Blocks 7:
hdl/library/axi_ad9684/axi_ad9684.v@141:151
  wire            up_drp_locked_s;
  wire            rst_s;

  //defaults

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign adc_valid = 1'b1;

  // processor read interface


Clone Blocks 8:
hdl/library/altera/axi_adxcvr/axi_adxcvr.v@84:94
  wire    [31:0]                up_rdata;
  wire                          up_rack;

  // clk & rst

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;

  // instantiations

  axi_adxcvr_up #(

Clone Blocks 9:
hdl/library/axi_ad9162/axi_ad9162.v@108:118
    wire              up_rack_s;
    
    // signal name changes
    
    assign up_clk = s_axi_aclk;
    assign up_rstn = s_axi_aresetn;

    // defaults

    assign tx_valid = 1'b1;
    

Clone Blocks 10:
hdl/library/axi_ad9144/axi_ad9144.v@127:137
  wire                                    up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // dual/quad cores

  assign tx_valid = 1'b1;
  assign tx_data = tx_data_s[(128*QUAD_OR_DUAL_N)+127:0];

Clone Blocks 11:
hdl/library/axi_ad9379/axi_ad9379.v@158:168
  wire    [ 31:0]   up_rdata_s[0:2];
  wire    [  2:0]   up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // defaults

  assign dac_tx_valid = 1'b1;

Clone Blocks 12:
hdl/library/axi_ad9739a/axi_ad9739a.v@123:133
  wire    [ 31:0]   up_rdata_s;
  wire              up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // device interface

  axi_ad9739a_if #(.DEVICE_TYPE (DEVICE_TYPE)) i_if (

Clone Blocks 13:
hdl/library/axi_ad9122/axi_ad9122.v@144:154
  wire    [31:0]  up_rdata_s;
  wire            up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // device interface

  axi_ad9122_if #(

Clone Blocks 14:
hdl/library/axi_clkgen/axi_clkgen.v@104:114
  wire    [31:0]  up_rdata_s;
  wire            up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // up bus interface

  up_axi i_up_axi (

