// Seed: 2392422043
module module_0 (
    input wire id_0,
    input wor  id_1
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3
    , id_12,
    output wor id_4,
    input uwire id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri1 id_10
);
  assign id_7 = 1 ? {id_3, id_3, -1} : id_10;
  logic id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign id_13 = 1 ^ 1;
endmodule
