; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mcpu=kv3-1 -O2 -o - %s | FileCheck %s --check-prefixes=ALL,CV1
; RUN: llc -mcpu=kv3-2 -O2 -o - %s | FileCheck %s --check-prefixes=ALL,CV2
; RUN: clang -O2 -c -o /dev/null %s
; RUN: clang -O2 -march=kv3-2 -c -o /dev/null %s

target triple = "kvx-kalray-cos"

define <4 x i8> @test_ret_const() #0 {
; ALL-LABEL: test_ret_const:
; ALL:       # %bb.0:
; ALL-NEXT:    make $r0 = 0x2010201
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  ret <4 x i8> <i8 1, i8 2, i8 1, i8 2>
}

define i8 @test_extract_0(<4 x i8> %a) #0 {
; ALL-LABEL: test_extract_0:
; ALL:       # %bb.0:
; ALL-NEXT:    zxbd $r0 = $r0
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %e = extractelement <4 x i8> %a, i8 0
  ret i8 %e
}

define i8 @test_extract_1(<4 x i8> %a) #0 {
; ALL-LABEL: test_extract_1:
; ALL:       # %bb.0:
; ALL-NEXT:    extfz $r0 = $r0, 15, 8
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %e = extractelement <4 x i8> %a, i8 1
  ret i8 %e
}

define i8 @test_extract_2(<4 x i8> %a) #0 {
; ALL-LABEL: test_extract_2:
; ALL:       # %bb.0:
; ALL-NEXT:    extfz $r0 = $r0, 23, 16
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %e = extractelement <4 x i8> %a, i8 2
  ret i8 %e
}

define i8 @test_extract_3(<4 x i8> %a) #0 {
; ALL-LABEL: test_extract_3:
; ALL:       # %bb.0:
; ALL-NEXT:    srlw $r0 = $r0, 24
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %e = extractelement <4 x i8> %a, i8 3
  ret i8 %e
}

define <4 x i8> @test_fma(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c) #0 {
; CV1-LABEL: test_fma:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    sxlbhq $r2 = $r2
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    maddhq $r0 = $r1, $r2
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: test_fma:
; CV2:       # %bb.0:
; CV2-NEXT:    sxlbhq $r1 = $r1
; CV2-NEXT:    sxlbhq $r2 = $r2
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    mulhq $r1 = $r1, $r2
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    addbo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 4)
  %m = mul <4 x i8> %b, %c
  %ad = add <4 x i8> %a, %m
  ret <4 x i8> %ad
}

define <4 x i8> @test_fma_imm(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_fma_imm:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    maddhq $r0 = $r1, 0x3000100020007
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 3)
;
; CV2-LABEL: test_fma_imm:
; CV2:       # %bb.0:
; CV2-NEXT:    sxlbhq $r1 = $r1
; CV2-NEXT:    make $r2 = 0x3000100020007
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    mulhq $r1 = $r1, $r2
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    addbo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 4)
  %m = mul <4 x i8> <i8 7, i8 2, i8 1, i8 3>, %b
  %ad = add <4 x i8> %a, %m
  ret <4 x i8> %ad
}


define <4 x i8> @test_fma_imm_2(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_fma_imm_2:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    maddhq $r0 = $r1, 0x2000100020001
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 3)
;
; CV2-LABEL: test_fma_imm_2:
; CV2:       # %bb.0:
; CV2-NEXT:    sxlbhq $r1 = $r1
; CV2-NEXT:    make $r2 = 0x2000100020001
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    mulhq $r1 = $r1, $r2
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    addbo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 4)
  %m = mul <4 x i8> <i8 1, i8 2, i8 1, i8 2>, %b
  %ad = add <4 x i8> %a, %m
  ret <4 x i8> %ad
}

define i8 @test_extract_i(<4 x i8> %a, i64 %idx) #0 {
; ALL-LABEL: test_extract_i:
; ALL:       # %bb.0:
; ALL-NEXT:    sllw $r1 = $r1, 3
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    srlw $r0 = $r0, $r1
; ALL-NEXT:    ;; # (end cycle 1)
; ALL-NEXT:    zxbd $r0 = $r0
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 2)
  %e = extractelement <4 x i8> %a, i64 %idx
  ret i8 %e
}

define <4 x i8> @test_add(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_add:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    addhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_add:
; CV2:       # %bb.0:
; CV2-NEXT:    addbo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = add <4 x i8> %a, %b
  ret <4 x i8> %r
}

define <4 x i8> @test_add_imm_0(<4 x i8> %a) #0 {
; CV1-LABEL: test_add_imm_0:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    addhq $r0 = $r0, 0x20001.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_add_imm_0:
; CV2:       # %bb.0:
; CV2-NEXT:    addbo $r0 = $r0, 0x2010201
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = add <4 x i8> <i8 1, i8 2, i8 1, i8 2>, %a
  ret <4 x i8> %r
}

define <4 x i8> @test_add_imm_1(<4 x i8> %a) #0 {
; CV1-LABEL: test_add_imm_1:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    addhq $r0 = $r0, 0x20001.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_add_imm_1:
; CV2:       # %bb.0:
; CV2-NEXT:    addbo $r0 = $r0, 0x2010201
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = add <4 x i8> %a, <i8 1, i8 2, i8 1, i8 2>
  ret <4 x i8> %r
}

define <4 x i8> @test_sub(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_sub:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbfhq $r0 = $r1, $r0
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_sub:
; CV2:       # %bb.0:
; CV2-NEXT:    sbfbo $r0 = $r1, $r0
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = sub <4 x i8> %a, %b
  ret <4 x i8> %r
}

define <4 x i8> @test_sub_imm(<4 x i8> %a) #0 {
; CV1-LABEL: test_sub_imm:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    addhq $r0 = $r0, 0xfffeffff.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_sub_imm:
; CV2:       # %bb.0:
; CV2-NEXT:    addbo $r0 = $r0, 0xfefffeff
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = sub <4 x i8> %a, <i8 1, i8 2, i8 1, i8 2>
  ret <4 x i8> %r
}

define <4 x i8> @test_sub_fromimm(<4 x i8> %a) #0 {
; CV1-LABEL: test_sub_fromimm:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbfhq $r0 = $r0, 0x20001.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_sub_fromimm:
; CV2:       # %bb.0:
; CV2-NEXT:    sbfbo $r0 = $r0, 0x2010201
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = sub <4 x i8> <i8 1, i8 2, i8 1, i8 2>, %a
  ret <4 x i8> %r
}

define <4 x i8> @test_neg(<4 x i8> %a) #0 {
; CV1-LABEL: test_neg:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    neghq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_neg:
; CV2:       # %bb.0:
; CV2-NEXT:    negbo $r0 = $r0
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = sub <4 x i8> <i8 0, i8 0, i8 0, i8 0>, %a
  ret <4 x i8> %r
}

define <4 x i8> @test_mul(<4 x i8> %a, <4 x i8> %b) #0 {
; ALL-LABEL: test_mul:
; ALL:       # %bb.0:
; ALL-NEXT:    sxlbhq $r0 = $r0
; ALL-NEXT:    sxlbhq $r1 = $r1
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    mulhq $r0 = $r0, $r1
; ALL-NEXT:    ;; # (end cycle 1)
; ALL-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 3)
  %r = mul <4 x i8> %a, %b
  ret <4 x i8> %r
}

define <4 x i8> @test_mul_2(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c) #0 {
; ALL-LABEL: test_mul_2:
; ALL:       # %bb.0:
; ALL-NEXT:    sxlbhq $r0 = $r0
; ALL-NEXT:    sxlbhq $r1 = $r1
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    mulhq $r0 = $r0, $r1
; ALL-NEXT:    sxlbhq $r1 = $r2
; ALL-NEXT:    ;; # (end cycle 1)
; ALL-NEXT:    mulhq $r0 = $r0, $r1
; ALL-NEXT:    ;; # (end cycle 3)
; ALL-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 5)
  %r = mul <4 x i8> %a, %b
  %r1 = mul <4 x i8> %r, %c
  ret <4 x i8> %r1
}

define <4 x i8> @test_div(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_div:
; CV1:       # %bb.0:
; CV1-NEXT:    addd $r12 = $r12, -64
; CV1-NEXT:    get $r16 = $ra
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sd 56[$r12] = $r16
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sq 40[$r12] = $r20r21
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sq 24[$r12] = $r18r19
; CV1-NEXT:    copyd $r18 = $r1
; CV1-NEXT:    copyd $r19 = $r0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    srlw $r0 = $r19, 24
; CV1-NEXT:    srlw $r1 = $r18, 24
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    call __divsi3
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    extfz $r0 = $r19, 23, 16
; CV1-NEXT:    extfz $r1 = $r18, 23, 16
; CV1-NEXT:    copyd $r20 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    call __divsi3
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    extfz $r0 = $r19, 15, 8
; CV1-NEXT:    extfz $r1 = $r18, 15, 8
; CV1-NEXT:    copyd $r21 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    insf $r21 = $r20, 15, 8
; CV1-NEXT:    call __divsi3
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    zxbd $r0 = $r19
; CV1-NEXT:    zxbd $r1 = $r18
; CV1-NEXT:    copyd $r20 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    call __divsi3
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    lq $r18r19 = 24[$r12]
; CV1-NEXT:    insf $r0 = $r20, 15, 8
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lq $r20r21 = 40[$r12]
; CV1-NEXT:    insf $r0 = $r21, 31, 16
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    ld $r16 = 56[$r12]
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    set $ra = $r16
; CV1-NEXT:    addd $r12 = $r12, 64
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    ret
; CV1-NEXT:    ;;
;
; CV2-LABEL: test_div:
; CV2:       # %bb.0:
; CV2-NEXT:    addd $r12 = $r12, -64
; CV2-NEXT:    get $r16 = $ra
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sd 56[$r12] = $r16
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sq 40[$r12] = $r20r21
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    sq 24[$r12] = $r18r19
; CV2-NEXT:    copyd $r18 = $r1
; CV2-NEXT:    copyd $r19 = $r0
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    srlw $r0 = $r19, 24
; CV2-NEXT:    srlw $r1 = $r18, 24
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    call __divsi3
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    extfz $r0 = $r19, 23, 16
; CV2-NEXT:    extfz $r1 = $r18, 23, 16
; CV2-NEXT:    copyd $r20 = $r0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    call __divsi3
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    extfz $r0 = $r19, 15, 8
; CV2-NEXT:    extfz $r1 = $r18, 15, 8
; CV2-NEXT:    copyd $r21 = $r0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    insf $r21 = $r20, 15, 8
; CV2-NEXT:    call __divsi3
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    zxbd $r0 = $r19
; CV2-NEXT:    zxbd $r1 = $r18
; CV2-NEXT:    copyd $r20 = $r0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    call __divsi3
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    lq $r18r19 = 24[$r12]
; CV2-NEXT:    insf $r0 = $r20, 15, 8
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lq $r20r21 = 40[$r12]
; CV2-NEXT:    insf $r0 = $r21, 31, 16
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    ld $r16 = 56[$r12]
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    set $ra = $r16
; CV2-NEXT:    addd $r12 = $r12, 64
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    ret
; CV2-NEXT:    ;;
  %r = sdiv <4 x i8> %a, %b
  ret <4 x i8> %r
}

; TODO: Eliminate duplicate sxwd after a sxbd
define <4 x i8> @test_rem(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_rem:
; CV1:       # %bb.0:
; CV1-NEXT:    addd $r12 = $r12, -64
; CV1-NEXT:    get $r16 = $ra
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sd 56[$r12] = $r16
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sq 40[$r12] = $r20r21
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sq 24[$r12] = $r18r19
; CV1-NEXT:    copyd $r18 = $r1
; CV1-NEXT:    copyd $r19 = $r0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    srlw $r0 = $r19, 24
; CV1-NEXT:    srlw $r1 = $r18, 24
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    call __modsi3
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    extfz $r0 = $r19, 23, 16
; CV1-NEXT:    extfz $r1 = $r18, 23, 16
; CV1-NEXT:    copyd $r20 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    call __modsi3
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    extfz $r0 = $r19, 15, 8
; CV1-NEXT:    extfz $r1 = $r18, 15, 8
; CV1-NEXT:    copyd $r21 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    insf $r21 = $r20, 15, 8
; CV1-NEXT:    call __modsi3
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    zxbd $r0 = $r19
; CV1-NEXT:    zxbd $r1 = $r18
; CV1-NEXT:    copyd $r20 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r0
; CV1-NEXT:    sxbd $r1 = $r1
; CV1-NEXT:    call __modsi3
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    lq $r18r19 = 24[$r12]
; CV1-NEXT:    insf $r0 = $r20, 15, 8
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lq $r20r21 = 40[$r12]
; CV1-NEXT:    insf $r0 = $r21, 31, 16
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    ld $r16 = 56[$r12]
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    set $ra = $r16
; CV1-NEXT:    addd $r12 = $r12, 64
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    ret
; CV1-NEXT:    ;;
;
; CV2-LABEL: test_rem:
; CV2:       # %bb.0:
; CV2-NEXT:    addd $r12 = $r12, -64
; CV2-NEXT:    get $r16 = $ra
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sd 56[$r12] = $r16
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sq 40[$r12] = $r20r21
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    sq 24[$r12] = $r18r19
; CV2-NEXT:    copyd $r18 = $r1
; CV2-NEXT:    copyd $r19 = $r0
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    srlw $r0 = $r19, 24
; CV2-NEXT:    srlw $r1 = $r18, 24
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    call __modsi3
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    extfz $r0 = $r19, 23, 16
; CV2-NEXT:    extfz $r1 = $r18, 23, 16
; CV2-NEXT:    copyd $r20 = $r0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    call __modsi3
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    extfz $r0 = $r19, 15, 8
; CV2-NEXT:    extfz $r1 = $r18, 15, 8
; CV2-NEXT:    copyd $r21 = $r0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    insf $r21 = $r20, 15, 8
; CV2-NEXT:    call __modsi3
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    zxbd $r0 = $r19
; CV2-NEXT:    zxbd $r1 = $r18
; CV2-NEXT:    copyd $r20 = $r0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r0
; CV2-NEXT:    sxbd $r1 = $r1
; CV2-NEXT:    call __modsi3
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    lq $r18r19 = 24[$r12]
; CV2-NEXT:    insf $r0 = $r20, 15, 8
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lq $r20r21 = 40[$r12]
; CV2-NEXT:    insf $r0 = $r21, 31, 16
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    ld $r16 = 56[$r12]
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    set $ra = $r16
; CV2-NEXT:    addd $r12 = $r12, 64
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    ret
; CV2-NEXT:    ;;
  %r = srem <4 x i8> %a, %b
  ret <4 x i8> %r
}

define void @test_ldst_v4i8(ptr %a, ptr %b) {
; ALL-LABEL: test_ldst_v4i8:
; ALL:       # %bb.0:
; ALL-NEXT:    lwz $r0 = 0[$r0]
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    sw 0[$r1] = $r0
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 2)
  %t1 = load <4 x i8>, ptr %a
  store <4 x i8> %t1, ptr %b, align 16
  ret void
}

declare <4 x i8> @test_callee(<4 x i8> %a, <4 x i8> %b) #0

define <4 x i8> @test_call(<4 x i8> %a, <4 x i8> %b) #0 {
; ALL-LABEL: test_call:
; ALL:       # %bb.0:
; ALL-NEXT:    addd $r12 = $r12, -32
; ALL-NEXT:    get $r16 = $ra
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    sd 24[$r12] = $r16
; ALL-NEXT:    call test_callee
; ALL-NEXT:    ;; # (end cycle 1)
; ALL-NEXT:    ld $r16 = 24[$r12]
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    set $ra = $r16
; ALL-NEXT:    addd $r12 = $r12, 32
; ALL-NEXT:    ;; # (end cycle 5)
; ALL-NEXT:    ret
; ALL-NEXT:    ;;
  %r = call <4 x i8> @test_callee(<4 x i8> %a, <4 x i8> %b)
  ret <4 x i8> %r
}

define <4 x i8> @test_call_flipped(<4 x i8> %a, <4 x i8> %b) #0 {
; ALL-LABEL: test_call_flipped:
; ALL:       # %bb.0:
; ALL-NEXT:    addd $r12 = $r12, -32
; ALL-NEXT:    get $r16 = $ra
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    sd 24[$r12] = $r16
; ALL-NEXT:    copyd $r0 = $r1
; ALL-NEXT:    copyd $r1 = $r0
; ALL-NEXT:    call test_callee
; ALL-NEXT:    ;; # (end cycle 1)
; ALL-NEXT:    ld $r16 = 24[$r12]
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    set $ra = $r16
; ALL-NEXT:    addd $r12 = $r12, 32
; ALL-NEXT:    ;; # (end cycle 5)
; ALL-NEXT:    ret
; ALL-NEXT:    ;;
  %r = call <4 x i8> @test_callee(<4 x i8> %b, <4 x i8> %a)
  ret <4 x i8> %r
}

; Can perform swap in a single bundle
define <4 x i8> @test_tailcall_flipped(<4 x i8> %a, <4 x i8> %b) #0 {
; ALL-LABEL: test_tailcall_flipped:
; ALL:       # %bb.0:
; ALL-NEXT:    copyd $r0 = $r1
; ALL-NEXT:    copyd $r1 = $r0
; ALL-NEXT:    goto test_callee
; ALL-NEXT:    ;; # (end cycle 0)
  %r = tail call <4 x i8> @test_callee(<4 x i8> %b, <4 x i8> %a)
  ret <4 x i8> %r
}

define <4 x i8> @test_select(<4 x i8> %a, <4 x i8> %b, i1 zeroext %c) #0 {
; ALL-LABEL: test_select:
; ALL:       # %bb.0:
; ALL-NEXT:    cmoved.even $r2 ? $r0 = $r1
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %r = select i1 %c, <4 x i8> %a, <4 x i8> %b
  ret <4 x i8> %r
}

define <4 x i8> @test_select_cc(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c, <4 x i8> %d) #0 {
; CV1-LABEL: test_select_cc:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r2 = $r2
; CV1-NEXT:    sxlbhq $r3 = $r3
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    compnhq.lt $r2 = $r2, $r3
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    andd $r2 = $r2, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    cmovehq.even $r2 ? $r0 = $r1
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: test_select_cc:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.lt $r2 = $r2, $r3
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    cmovebo.even $r2 ? $r0 = $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %cc = icmp slt <4 x i8> %c, %d
  %r = select <4 x i1> %cc, <4 x i8> %a, <4 x i8> %b
  ret <4 x i8> %r
}

define <4 x i64> @test_select_cc_f32_f32(<4 x i64> %a, <4 x i64> %b, <4 x i8> %c, <4 x i8> %d) #0 {
; CV1-LABEL: test_select_cc_f32_f32:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r8 = $r8
; CV1-NEXT:    sxlbhq $r9 = $r9
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.ltu $r8 = $r8, $r9
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    srlw $r8 = $r8, 16
; CV1-NEXT:    srld $r9 = $r8, 48
; CV1-NEXT:    extfz $r10 = $r8, 47, 32
; CV1-NEXT:    zxhd $r11 = $r8
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sxhd $r9 = $r9
; CV1-NEXT:    sxhd $r10 = $r10
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sxhd $r8 = $r8
; CV1-NEXT:    sxhd $r11 = $r11
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    cmoved.dnez $r11 ? $r4 = $r0
; CV1-NEXT:    cmoved.dnez $r8 ? $r5 = $r1
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    copyd $r0 = $r4
; CV1-NEXT:    copyd $r1 = $r5
; CV1-NEXT:    cmoved.dnez $r10 ? $r6 = $r2
; CV1-NEXT:    cmoved.dnez $r9 ? $r7 = $r3
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    copyd $r2 = $r6
; CV1-NEXT:    copyd $r3 = $r7
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 7)
;
; CV2-LABEL: test_select_cc_f32_f32:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.ltu $r8 = $r8, $r9
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    extfz $r8 = $r8, 15, 8
; CV2-NEXT:    srlw $r9 = $r8, 24
; CV2-NEXT:    extfz $r10 = $r8, 23, 16
; CV2-NEXT:    zxbd $r11 = $r8
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sxbd $r8 = $r8
; CV2-NEXT:    sxbd $r9 = $r9
; CV2-NEXT:    sxbd $r10 = $r10
; CV2-NEXT:    sxbd $r11 = $r11
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    cmoved.dnez $r11 ? $r4 = $r0
; CV2-NEXT:    cmoved.dnez $r8 ? $r5 = $r1
; CV2-NEXT:    cmoved.dnez $r10 ? $r6 = $r2
; CV2-NEXT:    cmoved.dnez $r9 ? $r7 = $r3
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    copyd $r0 = $r4
; CV2-NEXT:    copyd $r1 = $r5
; CV2-NEXT:    copyd $r2 = $r6
; CV2-NEXT:    copyd $r3 = $r7
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 4)
  %cc = icmp ult <4 x i8> %c, %d
  %r = select <4 x i1> %cc, <4 x i64> %a, <4 x i64> %b
  ret <4 x i64> %r
}

define <4 x i1> @test_icmp_ule(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_icmp_ule:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.leu $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_icmp_ule:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.leu $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = icmp ule <4 x i8> %a, %b
  ret <4 x i1> %r
}

define <4 x i1> @test_icmp_slt(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_icmp_slt:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.lt $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_icmp_slt:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.lt $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = icmp slt <4 x i8> %a, %b
  ret <4 x i1> %r
}

define <4 x i1> @test_icmp_ugt(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_icmp_ugt:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.gtu $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_icmp_ugt:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.gtu $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = icmp ugt <4 x i8> %a, %b
  ret <4 x i1> %r
}

define <4 x i1> @test_icmp_uge(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_icmp_uge:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.geu $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_icmp_uge:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.geu $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = icmp uge <4 x i8> %a, %b
  ret <4 x i1> %r
}

define <4 x i1> @test_icmp_ult(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_icmp_ult:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.ltu $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_icmp_ult:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.ltu $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = icmp ult <4 x i8> %a, %b
  ret <4 x i1> %r
}

define <4 x i64> @test_sext_2xi64(<4 x i8> %a) #0 {
; CV1-LABEL: test_sext_2xi64:
; CV1:       # %bb.0:
; CV1-NEXT:    zxbd $r1 = $r0
; CV1-NEXT:    extfz $r2 = $r0, 15, 8
; CV1-NEXT:    extfz $r3 = $r0, 23, 16
; CV1-NEXT:    srlw $r4 = $r0, 24
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxbd $r0 = $r1
; CV1-NEXT:    sxbd $r1 = $r2
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sxbd $r2 = $r3
; CV1-NEXT:    sxbd $r3 = $r4
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_sext_2xi64:
; CV2:       # %bb.0:
; CV2-NEXT:    zxbd $r1 = $r0
; CV2-NEXT:    extfz $r2 = $r0, 15, 8
; CV2-NEXT:    extfz $r3 = $r0, 23, 16
; CV2-NEXT:    srlw $r4 = $r0, 24
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sxbd $r0 = $r1
; CV2-NEXT:    sxbd $r1 = $r2
; CV2-NEXT:    sxbd $r2 = $r3
; CV2-NEXT:    sxbd $r3 = $r4
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %r = sext <4 x i8> %a to <4 x i64>
  ret <4 x i64> %r
}

declare <4 x i8> @llvm.abs.v4i8(<4 x i8>, i1) #0

define <4 x i8> @test_abs(<4 x i8> %a) #0 {
; CV1-LABEL: test_abs:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    abshq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: test_abs:
; CV2:       # %bb.0:
; CV2-NEXT:    absbo $r0 = $r0
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = call <4 x i8> @llvm.abs.v4i8(<4 x i8> %a, i1 false)
  ret <4 x i8> %r
}

define <4 x i8> @test_insertelement0(<4 x i8> %a, i8 %x) #0 {
; ALL-LABEL: test_insertelement0:
; ALL:       # %bb.0:
; ALL-NEXT:    insf $r0 = $r1, 7, 0
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %i = insertelement <4 x i8> %a, i8 %x, i64 0
  ret <4 x i8> %i
}

define <4 x i8> @test_insertelement1(<4 x i8> %a, i8 %x) #0 {
; ALL-LABEL: test_insertelement1:
; ALL:       # %bb.0:
; ALL-NEXT:    insf $r0 = $r1, 15, 8
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %i = insertelement <4 x i8> %a, i8 %x, i64 1
  ret <4 x i8> %i
}

define <4 x i8> @test_insertelement2(<4 x i8> %a, i8 %x) #0 {
; ALL-LABEL: test_insertelement2:
; ALL:       # %bb.0:
; ALL-NEXT:    insf $r0 = $r1, 23, 16
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %i = insertelement <4 x i8> %a, i8 %x, i64 2
  ret <4 x i8> %i
}

define <4 x i8> @test_insertelement3(<4 x i8> %a, i8 %x) #0 {
; ALL-LABEL: test_insertelement3:
; ALL:       # %bb.0:
; ALL-NEXT:    insf $r0 = $r1, 31, 24
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %i = insertelement <4 x i8> %a, i8 %x, i64 3
  ret <4 x i8> %i
}

define <4 x i8> @test_insertelement(<4 x i8> %a, i8 %x, i64 %p) #0 {
; ALL-LABEL: test_insertelement:
; ALL:       # %bb.0:
; ALL-NEXT:    sllw $r2 = $r2, 3
; ALL-NEXT:    ;; # (end cycle 0)
; ALL-NEXT:    rorw $r0 = $r0, $r2
; ALL-NEXT:    ;; # (end cycle 1)
; ALL-NEXT:    insf $r0 = $r1, 7, 0
; ALL-NEXT:    ;; # (end cycle 2)
; ALL-NEXT:    rolw $r0 = $r0, $r2
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 3)
  %i = insertelement <4 x i8> %a, i8 %x, i64 %p
  ret <4 x i8> %i
}

define <4 x i8> @mulsub(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c) #0 {
; CV1-LABEL: mulsub:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    sxlbhq $r2 = $r2
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    msbfhq $r0 = $r1, $r2
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: mulsub:
; CV2:       # %bb.0:
; CV2-NEXT:    sxlbhq $r1 = $r1
; CV2-NEXT:    sxlbhq $r2 = $r2
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    mulhq $r1 = $r1, $r2
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    sbfbo $r0 = $r1, $r0
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 4)
  %mul = mul <4 x i8> %b, %c
  %sub = sub <4 x i8> %a, %mul
  ret <4 x i8> %sub
}

define <4 x i8> @vnot(<4 x i8> %a) #0 {
; ALL-LABEL: vnot:
; ALL:       # %bb.0:
; ALL-NEXT:    notw $r0 = $r0
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %vnot = xor <4 x i8> %a, <i8 -1, i8 -1, i8 -1, i8 -1>
  ret <4 x i8> %vnot
}

define <4 x i8> @nandw_v2i8_rr(<4 x i8> %0, <4 x i8> %1) {
; ALL-LABEL: nandw_v2i8_rr:
; ALL:       # %bb.0:
; ALL-NEXT:    nandw $r0 = $r1, $r0
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %3 = and <4 x i8> %1, %0
  %4 = xor <4 x i8> %3, <i8 -1, i8 -1, i8 -1, i8 -1>
  ret <4 x i8> %4
}

define <4 x i8> @nandw_v2i8_ri10(<4 x i8> %0) {
; ALL-LABEL: nandw_v2i8_ri10:
; ALL:       # %bb.0:
; ALL-NEXT:    nandw $r0 = $r0, 0xff00ff
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %2 = and <4 x i8> %0, <i8 1023, i8 0, i8 1023, i8 0>
  %3 = xor <4 x i8> %2, <i8 -1, i8 -1, i8 -1, i8 -1>
  ret <4 x i8> %3
}

define <4 x i8> @nandw_v2i8_ri37(<4 x i8> %0) {
; ALL-LABEL: nandw_v2i8_ri37:
; ALL:       # %bb.0:
; ALL-NEXT:    nandw $r0 = $r0, 0xfc00fc
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %2 = and <4 x i8> %0, <i8 252, i8 0, i8 252, i8 0>
  %3 = xor <4 x i8> %2, <i8 -1, i8 -1, i8 -1, i8 -1>
  ret <4 x i8> %3
}

define <4 x i8> @nandw_v2i8_ri37_2(<4 x i8> %0) {
; ALL-LABEL: nandw_v2i8_ri37_2:
; ALL:       # %bb.0:
; ALL-NEXT:    nandw $r0 = $r0, 0xd0d0d0d
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %2 = and <4 x i8> %0, <i8 13, i8 13, i8 13, i8 13>
  %3 = xor <4 x i8> %2, <i8 -1, i8 -1, i8 -1, i8 -1>
  ret <4 x i8> %3
}

define <4 x i8> @concat(<2 x i8> %a, <2 x i8> %b){
; ALL-LABEL: concat:
; ALL:       # %bb.0:
; ALL-NEXT:    insf $r0 = $r1, 31, 16
; ALL-NEXT:    ret
; ALL-NEXT:    ;; # (end cycle 0)
  %v = shufflevector <2 x i8> %a, <2 x i8> %b, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  ret <4 x i8> %v
}

define  <4 x i8> @v4_maxbo_rr_i8(<4 x i8> %a, <4 x i8> %b) {
; CV1-LABEL: v4_maxbo_rr_i8:
; CV1:       # %bb.0: # %entry
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    maxhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: v4_maxbo_rr_i8:
; CV2:       # %bb.0: # %entry
; CV2-NEXT:    maxbo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
entry:
  %0 = call <4 x i8> @llvm.smax.v4i8(<4 x i8> %a, <4 x i8> %b)
  ret <4 x i8> %0
}

define  <4 x i8> @v4_minbo_rr_i8(<4 x i8> %a, <4 x i8> %b) {
; CV1-LABEL: v4_minbo_rr_i8:
; CV1:       # %bb.0: # %entry
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    minhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: v4_minbo_rr_i8:
; CV2:       # %bb.0: # %entry
; CV2-NEXT:    minbo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
entry:
  %0 = call <4 x i8> @llvm.smin.v4i8(<4 x i8> %a, <4 x i8> %b)
  ret <4 x i8> %0
}

define  <4 x i8> @v4_umaxbo_rr_i8(<4 x i8> %a, <4 x i8> %b) {
; CV1-LABEL: v4_umaxbo_rr_i8:
; CV1:       # %bb.0: # %entry
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x8000400020001
; CV1-NEXT:    sbmm8 $r1 = $r1, 0x8000400020001
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    maxuhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: v4_umaxbo_rr_i8:
; CV2:       # %bb.0: # %entry
; CV2-NEXT:    maxubo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
entry:
  %0 = call <4 x i8> @llvm.umax.v4i8(<4 x i8> %a, <4 x i8> %b)
  ret <4 x i8> %0
}

define  <4 x i8> @v4_uminbo_rr_i8(<4 x i8> %a, <4 x i8> %b) {
; CV1-LABEL: v4_uminbo_rr_i8:
; CV1:       # %bb.0: # %entry
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x8000400020001
; CV1-NEXT:    sbmm8 $r1 = $r1, 0x8000400020001
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    minuhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: v4_uminbo_rr_i8:
; CV2:       # %bb.0: # %entry
; CV2-NEXT:    minubo $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
entry:
  %0 = call <4 x i8> @llvm.umin.v4i8(<4 x i8> %a, <4 x i8> %b)
  ret <4 x i8> %0
}

define <4 x i8> @abdbo_rr(<4 x i8> %a, <4 x i8> %b) {
; CV1-LABEL: abdbo_rr:
; CV1:       # %bb.0: # %entry
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbfhq $r0 = $r1, $r0
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    abshq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 5)
;
; CV2-LABEL: abdbo_rr:
; CV2:       # %bb.0: # %entry
; CV2-NEXT:    abdbo $r0 = $r1, $r0
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
entry:
  %sub = sub nsw <4 x i8> %a, %b
  %0 = tail call <4 x i8> @llvm.abs.v4i8(<4 x i8> %sub, i1 true)
  ret <4 x i8> %0
}

define <4 x i8> @abdbo_ri(<4 x i8> %0) {
; CV1-LABEL: abdbo_ri:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbfhq $r0 = $r0, 0x10000f.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    abshq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 5)
;
; CV2-LABEL: abdbo_ri:
; CV2:       # %bb.0:
; CV2-NEXT:    abdbo $r0 = $r0, 0x100f100f
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %2 = sub nsw <4 x i8> <i8 15, i8 16, i8 15, i8 16>, %0
  %3 = tail call <4 x i8> @llvm.abs.v4i8(<4 x i8> %2, i1 true)
  ret <4 x i8> %3
}

define <4 x i8> @add_splat_const_op1(<4 x i8> %vx) #0 {
; CV1-LABEL: add_splat_const_op1:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    addhq $r0 = $r0, 0x2a002a.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x1010101
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 3)
;
; CV2-LABEL: add_splat_const_op1:
; CV2:       # %bb.0:
; CV2-NEXT:    addbo $r0 = $r0, 0x2a2a2a2a
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x1010101
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %splatx = shufflevector <4 x i8> %vx, <4 x i8> undef, <4 x i32> zeroinitializer
  %r = add <4 x i8> %splatx, <i8 42, i8 42, i8 42, i8 42>
  ret <4 x i8> %r
}

define <4 x i8> @add_splat_splat(<4 x i8> %vx, <4 x i8> %vy) #0 {
; CV1-LABEL: add_splat_splat:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    sxlbhq $r1 = $r1
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    addhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x1010101
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 3)
;
; CV2-LABEL: add_splat_splat:
; CV2:       # %bb.0:
; CV2-NEXT:    addbo $r0 = $r0, $r1
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x1010101
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %splatx = shufflevector <4 x i8> %vx, <4 x i8> undef, <4 x i32> zeroinitializer
  %splaty = shufflevector <4 x i8> %vy, <4 x i8> undef, <4 x i32> zeroinitializer
  %r = add <4 x i8> %splatx, %splaty
  ret <4 x i8> %r
}
declare <4 x i8> @llvm.smax.v4i8(<4 x i8> %a, <4 x i8> %b)
declare <4 x i8> @llvm.smin.v4i8(<4 x i8> %a, <4 x i8> %b)
declare <4 x i8> @llvm.umax.v4i8(<4 x i8> %a, <4 x i8> %b)
declare <4 x i8> @llvm.umin.v4i8(<4 x i8> %a, <4 x i8> %b)

attributes #0 = { nounwind }

define <4 x i8> @test_div_4(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_div_4:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    srahqs $r1 = $r0, 7
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    andd $r1 = $r1, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    srlhqs $r1 = $r1, 6
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    addhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    srahqs $r0 = $r0, 2
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: test_div_4:
; CV2:       # %bb.0:
; CV2-NEXT:    srsbos $r0 = $r0, 2
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = sdiv <4 x i8> %a, <i8 4, i8 4, i8 4, i8 4>
  ret <4 x i8> %r
}

define <4 x i8> @test_div_32(<4 x i8> %a, <4 x i8> %b) #0 {
; CV1-LABEL: test_div_32:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    srahqs $r1 = $r0, 7
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    andd $r1 = $r1, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    srlhqs $r1 = $r1, 3
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    addhq $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sxlbhq $r0 = $r0
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    srahqs $r0 = $r0, 5
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: test_div_32:
; CV2:       # %bb.0:
; CV2-NEXT:    srsbos $r0 = $r0, 5
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = sdiv <4 x i8> %a, <i8 32, i8 32, i8 32, i8 32>
  ret <4 x i8> %r
}

define <4 x i8> @lshr_cst_splat_w_undefs(<4 x i8> %lhs ) {
; CV1-LABEL: lshr_cst_splat_w_undefs:
; CV1:       # %bb.0:
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x8000400020001
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    srlhqs $r0 = $r0, 2
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: lshr_cst_splat_w_undefs:
; CV2:       # %bb.0:
; CV2-NEXT:    srlbos $r0 = $r0, 2
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %r = lshr <4 x i8> %lhs, <i8 2, i8 undef, i8 2, i8 undef>
  ret <4 x i8> %r
}

define <4 x i8> @lshr_val_splat_w_undefs(<4 x i8> %lhs, i32 %s ) {
; CV1-LABEL: lshr_val_splat_w_undefs:
; CV1:       # %bb.0:
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x8000400020001
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    srlhqs $r0 = $r0, $r1
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: lshr_val_splat_w_undefs:
; CV2:       # %bb.0:
; CV2-NEXT:    srlbos $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 0)
  %conv = trunc i32 %s to i8
  %vecinit = insertelement <4 x i8> undef, i8 %conv, i32 0
  %rhs = insertelement <4 x i8> %vecinit, i8 %conv, i32 2

  %r = lshr <4 x i8> %lhs, %rhs
  ret <4 x i8> %r
}

define <4 x i8> @test_select_cmp(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c, <4 x i8> %d) #0 {
; CV1-LABEL: test_select_cmp:
; CV1:       # %bb.0:
; CV1-NEXT:    sxlbhq $r2 = $r2
; CV1-NEXT:    sxlbhq $r3 = $r3
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    compnhq.ne $r2 = $r2, $r3
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    compd.eq $r2 = $r2, -1
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    cmoved.even $r2 ? $r0 = $r1
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 3)
;
; CV2-LABEL: test_select_cmp:
; CV2:       # %bb.0:
; CV2-NEXT:    compnbo.ne $r2 = $r2, $r3
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    compw.eq $r2 = $r2, -1
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    cmoved.even $r2 ? $r0 = $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 2)
  %cc = icmp ne <4 x i8> %c, %d
  %bc = bitcast <4 x i1> %cc to i4
  %cmp = icmp eq i4 %bc, -1
  %r = select i1 %cmp, <4 x i8> %a, <4 x i8> %b
  ret <4 x i8> %r
}

define <4 x i8> @fshl_rr(<4 x i8> %a, <4 x i8> %b, i8 %c) {
; CV1-LABEL: fshl_rr:
; CV1:       # %bb.0:
; CV1-NEXT:    srlw $r3 = $r1, 24
; CV1-NEXT:    srlw $r4 = $r0, 24
; CV1-NEXT:    extfz $r5 = $r1, 23, 16
; CV1-NEXT:    extfz $r6 = $r0, 23, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    zxbd $r0 = $r0
; CV1-NEXT:    zxbd $r3 = $r3
; CV1-NEXT:    sllw $r4 = $r4, 8
; CV1-NEXT:    extfz $r7 = $r0, 15, 8
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    iorw $r3 = $r4, $r3
; CV1-NEXT:    extfz $r4 = $r1, 15, 8
; CV1-NEXT:    zxbd $r5 = $r5
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    zxbd $r4 = $r4
; CV1-NEXT:    sllw $r6 = $r6, 8
; CV1-NEXT:    sllw $r7 = $r7, 8
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sllw $r0 = $r0, 8
; CV1-NEXT:    andw $r2 = $r2, 7
; CV1-NEXT:    iorw $r4 = $r7, $r4
; CV1-NEXT:    iorw $r5 = $r6, $r5
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    iorw $r0 = $r0, $r1
; CV1-NEXT:    sllw $r1 = $r3, $r2
; CV1-NEXT:    sllw $r3 = $r5, $r2
; CV1-NEXT:    sllw $r4 = $r4, $r2
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sllw $r0 = $r0, $r2
; CV1-NEXT:    srlw $r1 = $r1, 8
; CV1-NEXT:    srlw $r2 = $r3, 8
; CV1-NEXT:    srlw $r3 = $r4, 8
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    srlw $r0 = $r0, 8
; CV1-NEXT:    insf $r2 = $r1, 15, 8
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r0 = $r3, 15, 8
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    insf $r0 = $r2, 31, 16
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 9)
;
; CV2-LABEL: fshl_rr:
; CV2:       # %bb.0:
; CV2-NEXT:    srlbos $r1 = $r1, 1
; CV2-NEXT:    sbmm8 $r2 = $r2, 0x1010101
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    andw $r2 = $r2, 0x7070707
; CV2-NEXT:    andnw $r3 = $r2, 0x7070707
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    extfz $r4 = $r3, 10, 8
; CV2-NEXT:    extfz $r5 = $r2, 10, 8
; CV2-NEXT:    srlbos $r6 = $r1, $r3
; CV2-NEXT:    sllbos $r7 = $r0, $r2
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    srlbos $r4 = $r1, $r4
; CV2-NEXT:    sllbos $r5 = $r0, $r5
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    insf $r4 = $r6, 7, 0
; CV2-NEXT:    insf $r5 = $r7, 7, 0
; CV2-NEXT:    extfz $r6 = $r3, 18, 16
; CV2-NEXT:    extfz $r7 = $r2, 18, 16
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    extfz $r2 = $r2, 26, 24
; CV2-NEXT:    extfz $r3 = $r3, 26, 24
; CV2-NEXT:    srlbos $r6 = $r1, $r6
; CV2-NEXT:    sllbos $r7 = $r0, $r7
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    sllbos $r0 = $r0, $r2
; CV2-NEXT:    srlbos $r1 = $r1, $r3
; CV2-NEXT:    insf $r6 = $r4, 15, 0
; CV2-NEXT:    insf $r7 = $r5, 15, 0
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    insf $r0 = $r7, 23, 0
; CV2-NEXT:    insf $r1 = $r6, 23, 0
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    iorw $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 8)
  %i = insertelement <4 x i8> undef, i8 %c, i8 0
  %s = shufflevector <4 x i8> %i, <4 x i8> undef, <4 x i32> <i32 0, i32 0, i32 0, i32 0>
  %r = call <4 x i8> @llvm.fshl.v4i8(<4 x i8> %a, <4 x i8> %b, <4 x i8> %s)
  ret <4 x i8> %r
}

define <4 x i8> @fshl_ri(<4 x i8> %a, <4 x i8> %b) {
; CV1-LABEL: fshl_ri:
; CV1:       # %bb.0:
; CV1-NEXT:    srlw $r2 = $r1, 24
; CV1-NEXT:    srlw $r3 = $r0, 24
; CV1-NEXT:    extfz $r4 = $r1, 23, 16
; CV1-NEXT:    extfz $r5 = $r0, 23, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    zxbd $r0 = $r0
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    extfz $r6 = $r1, 15, 8
; CV1-NEXT:    extfz $r7 = $r0, 15, 8
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    extfz $r2 = $r2, 7, 5
; CV1-NEXT:    sllw $r3 = $r3, 3
; CV1-NEXT:    extfz $r4 = $r4, 7, 5
; CV1-NEXT:    sllw $r5 = $r5, 3
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sllw $r0 = $r0, 3
; CV1-NEXT:    extfz $r1 = $r1, 7, 5
; CV1-NEXT:    extfz $r6 = $r6, 7, 5
; CV1-NEXT:    sllw $r7 = $r7, 3
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    iorw $r0 = $r0, $r1
; CV1-NEXT:    iorw $r2 = $r3, $r2
; CV1-NEXT:    iorw $r3 = $r5, $r4
; CV1-NEXT:    iorw $r4 = $r7, $r6
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    insf $r0 = $r4, 15, 8
; CV1-NEXT:    insf $r3 = $r2, 15, 8
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    insf $r0 = $r3, 31, 16
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 6)
;
; CV2-LABEL: fshl_ri:
; CV2:       # %bb.0:
; CV2-NEXT:    sllbos $r0 = $r0, 3
; CV2-NEXT:    srlbos $r1 = $r1, 1
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    srlbos $r1 = $r1, 4
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    iorw $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 2)
  %r = call <4 x i8> @llvm.fshl.v4i8(<4 x i8> %a, <4 x i8> %b, <4 x i8> <i8 3, i8 3, i8 3, i8 3>)
  ret <4 x i8> %r
}

define <4 x i8> @fshl_vec(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c) {
; CV1-LABEL: fshl_vec:
; CV1:       # %bb.0:
; CV1-NEXT:    srlw $r3 = $r1, 24
; CV1-NEXT:    srlw $r4 = $r0, 24
; CV1-NEXT:    extfz $r5 = $r1, 23, 16
; CV1-NEXT:    extfz $r6 = $r0, 23, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    zxbd $r3 = $r3
; CV1-NEXT:    sllw $r4 = $r4, 8
; CV1-NEXT:    zxbd $r5 = $r5
; CV1-NEXT:    sllw $r6 = $r6, 8
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    iorw $r3 = $r4, $r3
; CV1-NEXT:    iorw $r4 = $r6, $r5
; CV1-NEXT:    extfz $r5 = $r1, 15, 8
; CV1-NEXT:    extfz $r6 = $r0, 15, 8
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    zxbd $r0 = $r0
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    zxbd $r5 = $r5
; CV1-NEXT:    sllw $r6 = $r6, 8
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sllw $r0 = $r0, 8
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    iorw $r5 = $r6, $r5
; CV1-NEXT:    srlw $r7 = $r2, 24
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    iorw $r0 = $r0, $r1
; CV1-NEXT:    extfz $r1 = $r2, 15, 8
; CV1-NEXT:    zxbd $r2 = $r2
; CV1-NEXT:    extfz $r6 = $r2, 23, 16
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    andw $r1 = $r1, 7
; CV1-NEXT:    andw $r2 = $r2, 7
; CV1-NEXT:    andw $r6 = $r6, 7
; CV1-NEXT:    andw $r7 = $r7, 7
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    sllw $r0 = $r0, $r2
; CV1-NEXT:    sllw $r1 = $r5, $r1
; CV1-NEXT:    sllw $r3 = $r3, $r7
; CV1-NEXT:    sllw $r4 = $r4, $r6
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    srlw $r0 = $r0, 8
; CV1-NEXT:    srlw $r1 = $r1, 8
; CV1-NEXT:    srlw $r2 = $r3, 8
; CV1-NEXT:    srlw $r3 = $r4, 8
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    insf $r0 = $r1, 15, 8
; CV1-NEXT:    insf $r3 = $r2, 15, 8
; CV1-NEXT:    ;; # (end cycle 9)
; CV1-NEXT:    insf $r0 = $r3, 31, 16
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 10)
;
; CV2-LABEL: fshl_vec:
; CV2:       # %bb.0:
; CV2-NEXT:    srlbos $r1 = $r1, 1
; CV2-NEXT:    andw $r2 = $r2, 0x7070707
; CV2-NEXT:    andnw $r3 = $r2, 0x7070707
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    extfz $r4 = $r3, 10, 8
; CV2-NEXT:    extfz $r5 = $r2, 10, 8
; CV2-NEXT:    srlbos $r6 = $r1, $r3
; CV2-NEXT:    sllbos $r7 = $r0, $r2
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    srlbos $r4 = $r1, $r4
; CV2-NEXT:    sllbos $r5 = $r0, $r5
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    insf $r4 = $r6, 7, 0
; CV2-NEXT:    insf $r5 = $r7, 7, 0
; CV2-NEXT:    extfz $r6 = $r3, 18, 16
; CV2-NEXT:    extfz $r7 = $r2, 18, 16
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    extfz $r2 = $r2, 26, 24
; CV2-NEXT:    extfz $r3 = $r3, 26, 24
; CV2-NEXT:    srlbos $r6 = $r1, $r6
; CV2-NEXT:    sllbos $r7 = $r0, $r7
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    sllbos $r0 = $r0, $r2
; CV2-NEXT:    srlbos $r1 = $r1, $r3
; CV2-NEXT:    insf $r6 = $r4, 15, 0
; CV2-NEXT:    insf $r7 = $r5, 15, 0
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    insf $r0 = $r7, 23, 0
; CV2-NEXT:    insf $r1 = $r6, 23, 0
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    iorw $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 7)
  %r = call <4 x i8> @llvm.fshl.v4i8(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c)
  ret <4 x i8> %r
}
define <4 x i8> @fshr_rr(<4 x i8> %a, <4 x i8> %b, i8 %c) {
; CV1-LABEL: fshr_rr:
; CV1:       # %bb.0:
; CV1-NEXT:    srlw $r3 = $r1, 24
; CV1-NEXT:    srlw $r4 = $r0, 24
; CV1-NEXT:    extfz $r5 = $r1, 23, 16
; CV1-NEXT:    extfz $r6 = $r0, 23, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    zxbd $r0 = $r0
; CV1-NEXT:    zxbd $r3 = $r3
; CV1-NEXT:    sllw $r4 = $r4, 8
; CV1-NEXT:    extfz $r7 = $r0, 15, 8
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    iorw $r3 = $r4, $r3
; CV1-NEXT:    extfz $r4 = $r1, 15, 8
; CV1-NEXT:    zxbd $r5 = $r5
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    zxbd $r4 = $r4
; CV1-NEXT:    sllw $r6 = $r6, 8
; CV1-NEXT:    sllw $r7 = $r7, 8
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sllw $r0 = $r0, 8
; CV1-NEXT:    andw $r2 = $r2, 7
; CV1-NEXT:    iorw $r4 = $r7, $r4
; CV1-NEXT:    iorw $r5 = $r6, $r5
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    iorw $r0 = $r0, $r1
; CV1-NEXT:    srlw $r1 = $r3, $r2
; CV1-NEXT:    srlw $r3 = $r5, $r2
; CV1-NEXT:    srlw $r4 = $r4, $r2
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    srlw $r0 = $r0, $r2
; CV1-NEXT:    insf $r3 = $r1, 15, 8
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 15, 8
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r0 = $r3, 31, 16
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: fshr_rr:
; CV2:       # %bb.0:
; CV2-NEXT:    sllbos $r0 = $r0, 1
; CV2-NEXT:    sbmm8 $r2 = $r2, 0x1010101
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    andnw $r2 = $r2, 0x7070707
; CV2-NEXT:    andw $r3 = $r2, 0x7070707
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    extfz $r4 = $r3, 10, 8
; CV2-NEXT:    extfz $r5 = $r2, 10, 8
; CV2-NEXT:    srlbos $r6 = $r1, $r3
; CV2-NEXT:    sllbos $r7 = $r0, $r2
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    srlbos $r4 = $r1, $r4
; CV2-NEXT:    sllbos $r5 = $r0, $r5
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    insf $r4 = $r6, 7, 0
; CV2-NEXT:    insf $r5 = $r7, 7, 0
; CV2-NEXT:    extfz $r6 = $r3, 18, 16
; CV2-NEXT:    extfz $r7 = $r2, 18, 16
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    extfz $r2 = $r2, 26, 24
; CV2-NEXT:    extfz $r3 = $r3, 26, 24
; CV2-NEXT:    srlbos $r6 = $r1, $r6
; CV2-NEXT:    sllbos $r7 = $r0, $r7
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    sllbos $r0 = $r0, $r2
; CV2-NEXT:    srlbos $r1 = $r1, $r3
; CV2-NEXT:    insf $r6 = $r4, 15, 0
; CV2-NEXT:    insf $r7 = $r5, 15, 0
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    insf $r0 = $r7, 23, 0
; CV2-NEXT:    insf $r1 = $r6, 23, 0
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    iorw $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 8)
  %i = insertelement <4 x i8> undef, i8 %c, i8 0
  %s = shufflevector <4 x i8> %i, <4 x i8> undef, <4 x i32> <i32 0, i32 0, i32 0, i32 0>
  %r = call <4 x i8> @llvm.fshr.v4i8(<4 x i8> %a, <4 x i8> %b, <4 x i8> %s)
  ret <4 x i8> %r
}

define <4 x i8> @fshr_ri(<4 x i8> %a, <4 x i8> %b, i8 %c) {
; CV1-LABEL: fshr_ri:
; CV1:       # %bb.0:
; CV1-NEXT:    srlw $r2 = $r1, 24
; CV1-NEXT:    srlw $r3 = $r0, 24
; CV1-NEXT:    extfz $r4 = $r1, 23, 16
; CV1-NEXT:    extfz $r5 = $r0, 23, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    zxbd $r0 = $r0
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    extfz $r6 = $r1, 15, 8
; CV1-NEXT:    extfz $r7 = $r0, 15, 8
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    extfz $r2 = $r2, 7, 3
; CV1-NEXT:    sllw $r3 = $r3, 5
; CV1-NEXT:    extfz $r4 = $r4, 7, 3
; CV1-NEXT:    sllw $r5 = $r5, 5
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sllw $r0 = $r0, 5
; CV1-NEXT:    extfz $r1 = $r1, 7, 3
; CV1-NEXT:    extfz $r6 = $r6, 7, 3
; CV1-NEXT:    sllw $r7 = $r7, 5
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    iorw $r0 = $r0, $r1
; CV1-NEXT:    iorw $r2 = $r3, $r2
; CV1-NEXT:    iorw $r3 = $r5, $r4
; CV1-NEXT:    iorw $r4 = $r7, $r6
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    insf $r0 = $r4, 15, 8
; CV1-NEXT:    insf $r3 = $r2, 15, 8
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    insf $r0 = $r3, 31, 16
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 6)
;
; CV2-LABEL: fshr_ri:
; CV2:       # %bb.0:
; CV2-NEXT:    sllbos $r0 = $r0, 1
; CV2-NEXT:    srlbos $r1 = $r1, 3
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sllbos $r0 = $r0, 4
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    iorw $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 2)
  %r = call <4 x i8> @llvm.fshr.v4i8(<4 x i8> %a, <4 x i8> %b, <4 x i8> <i8 3, i8 3, i8 3, i8 3>)
  ret <4 x i8> %r
}

define <4 x i8> @fshr_vec(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c) {
; CV1-LABEL: fshr_vec:
; CV1:       # %bb.0:
; CV1-NEXT:    srlw $r3 = $r1, 24
; CV1-NEXT:    srlw $r4 = $r0, 24
; CV1-NEXT:    extfz $r5 = $r1, 23, 16
; CV1-NEXT:    extfz $r6 = $r0, 23, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    zxbd $r3 = $r3
; CV1-NEXT:    sllw $r4 = $r4, 8
; CV1-NEXT:    zxbd $r5 = $r5
; CV1-NEXT:    sllw $r6 = $r6, 8
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    iorw $r3 = $r4, $r3
; CV1-NEXT:    iorw $r4 = $r6, $r5
; CV1-NEXT:    extfz $r5 = $r1, 15, 8
; CV1-NEXT:    extfz $r6 = $r0, 15, 8
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    zxbd $r0 = $r0
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    zxbd $r5 = $r5
; CV1-NEXT:    sllw $r6 = $r6, 8
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sllw $r0 = $r0, 8
; CV1-NEXT:    zxbd $r1 = $r1
; CV1-NEXT:    iorw $r5 = $r6, $r5
; CV1-NEXT:    srlw $r7 = $r2, 24
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    iorw $r0 = $r0, $r1
; CV1-NEXT:    extfz $r1 = $r2, 15, 8
; CV1-NEXT:    zxbd $r2 = $r2
; CV1-NEXT:    extfz $r6 = $r2, 23, 16
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    andw $r1 = $r1, 7
; CV1-NEXT:    andw $r2 = $r2, 7
; CV1-NEXT:    andw $r6 = $r6, 7
; CV1-NEXT:    andw $r7 = $r7, 7
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    srlw $r0 = $r0, $r2
; CV1-NEXT:    srlw $r1 = $r5, $r1
; CV1-NEXT:    srlw $r3 = $r3, $r7
; CV1-NEXT:    srlw $r4 = $r4, $r6
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r0 = $r1, 15, 8
; CV1-NEXT:    insf $r4 = $r3, 15, 8
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    insf $r0 = $r4, 31, 16
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 9)
;
; CV2-LABEL: fshr_vec:
; CV2:       # %bb.0:
; CV2-NEXT:    sllbos $r0 = $r0, 1
; CV2-NEXT:    andnw $r2 = $r2, 0x7070707
; CV2-NEXT:    andw $r3 = $r2, 0x7070707
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    extfz $r4 = $r3, 10, 8
; CV2-NEXT:    extfz $r5 = $r2, 10, 8
; CV2-NEXT:    srlbos $r6 = $r1, $r3
; CV2-NEXT:    sllbos $r7 = $r0, $r2
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    srlbos $r4 = $r1, $r4
; CV2-NEXT:    sllbos $r5 = $r0, $r5
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    insf $r4 = $r6, 7, 0
; CV2-NEXT:    insf $r5 = $r7, 7, 0
; CV2-NEXT:    extfz $r6 = $r3, 18, 16
; CV2-NEXT:    extfz $r7 = $r2, 18, 16
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    extfz $r2 = $r2, 26, 24
; CV2-NEXT:    extfz $r3 = $r3, 26, 24
; CV2-NEXT:    srlbos $r6 = $r1, $r6
; CV2-NEXT:    sllbos $r7 = $r0, $r7
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    sllbos $r0 = $r0, $r2
; CV2-NEXT:    srlbos $r1 = $r1, $r3
; CV2-NEXT:    insf $r6 = $r4, 15, 0
; CV2-NEXT:    insf $r7 = $r5, 15, 0
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    insf $r0 = $r7, 23, 0
; CV2-NEXT:    insf $r1 = $r6, 23, 0
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    iorw $r0 = $r0, $r1
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 7)
  %r = call <4 x i8> @llvm.fshr.v4i8(<4 x i8> %a, <4 x i8> %b, <4 x i8> %c)
  ret <4 x i8> %r
}

declare <4 x i8> @llvm.fshr.v4i8(<4 x i8>, <4 x i8>, <4 x i8>)
declare <4 x i8> @llvm.fshl.v4i8(<4 x i8>, <4 x i8>, <4 x i8>)
