
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bc0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  08008d60  08008d60  00018d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f4c  08008f4c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08008f4c  08008f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f54  08008f54  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f54  08008f54  00018f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f58  08008f58  00018f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b80  20000080  08008fdc  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c00  08008fdc  00024c00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a1f4  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003451  00000000  00000000  0003a2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  0003d6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e0  00000000  00000000  0003ebf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000039b2  00000000  00000000  0003ffd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167a2  00000000  00000000  00043982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098879  00000000  00000000  0005a124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f299d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bfc  00000000  00000000  000f29f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008d48 	.word	0x08008d48

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08008d48 	.word	0x08008d48

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b974 	b.w	80004e0 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468e      	mov	lr, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14d      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021e:	428a      	cmp	r2, r1
 8000220:	4694      	mov	ip, r2
 8000222:	d969      	bls.n	80002f8 <__udivmoddi4+0xe8>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b152      	cbz	r2, 8000240 <__udivmoddi4+0x30>
 800022a:	fa01 f302 	lsl.w	r3, r1, r2
 800022e:	f1c2 0120 	rsb	r1, r2, #32
 8000232:	fa20 f101 	lsr.w	r1, r0, r1
 8000236:	fa0c fc02 	lsl.w	ip, ip, r2
 800023a:	ea41 0e03 	orr.w	lr, r1, r3
 800023e:	4094      	lsls	r4, r2
 8000240:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000244:	0c21      	lsrs	r1, r4, #16
 8000246:	fbbe f6f8 	udiv	r6, lr, r8
 800024a:	fa1f f78c 	uxth.w	r7, ip
 800024e:	fb08 e316 	mls	r3, r8, r6, lr
 8000252:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000256:	fb06 f107 	mul.w	r1, r6, r7
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f106 30ff 	add.w	r0, r6, #4294967295
 8000266:	f080 811f 	bcs.w	80004a8 <__udivmoddi4+0x298>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 811c 	bls.w	80004a8 <__udivmoddi4+0x298>
 8000270:	3e02      	subs	r6, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a5b      	subs	r3, r3, r1
 8000276:	b2a4      	uxth	r4, r4
 8000278:	fbb3 f0f8 	udiv	r0, r3, r8
 800027c:	fb08 3310 	mls	r3, r8, r0, r3
 8000280:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000284:	fb00 f707 	mul.w	r7, r0, r7
 8000288:	42a7      	cmp	r7, r4
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x92>
 800028c:	eb1c 0404 	adds.w	r4, ip, r4
 8000290:	f100 33ff 	add.w	r3, r0, #4294967295
 8000294:	f080 810a 	bcs.w	80004ac <__udivmoddi4+0x29c>
 8000298:	42a7      	cmp	r7, r4
 800029a:	f240 8107 	bls.w	80004ac <__udivmoddi4+0x29c>
 800029e:	4464      	add	r4, ip
 80002a0:	3802      	subs	r0, #2
 80002a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a6:	1be4      	subs	r4, r4, r7
 80002a8:	2600      	movs	r6, #0
 80002aa:	b11d      	cbz	r5, 80002b4 <__udivmoddi4+0xa4>
 80002ac:	40d4      	lsrs	r4, r2
 80002ae:	2300      	movs	r3, #0
 80002b0:	e9c5 4300 	strd	r4, r3, [r5]
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0xc2>
 80002be:	2d00      	cmp	r5, #0
 80002c0:	f000 80ef 	beq.w	80004a2 <__udivmoddi4+0x292>
 80002c4:	2600      	movs	r6, #0
 80002c6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ca:	4630      	mov	r0, r6
 80002cc:	4631      	mov	r1, r6
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	fab3 f683 	clz	r6, r3
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d14a      	bne.n	8000370 <__udivmoddi4+0x160>
 80002da:	428b      	cmp	r3, r1
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xd4>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 80f9 	bhi.w	80004d6 <__udivmoddi4+0x2c6>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb61 0303 	sbc.w	r3, r1, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	469e      	mov	lr, r3
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e0      	beq.n	80002b4 <__udivmoddi4+0xa4>
 80002f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002f6:	e7dd      	b.n	80002b4 <__udivmoddi4+0xa4>
 80002f8:	b902      	cbnz	r2, 80002fc <__udivmoddi4+0xec>
 80002fa:	deff      	udf	#255	; 0xff
 80002fc:	fab2 f282 	clz	r2, r2
 8000300:	2a00      	cmp	r2, #0
 8000302:	f040 8092 	bne.w	800042a <__udivmoddi4+0x21a>
 8000306:	eba1 010c 	sub.w	r1, r1, ip
 800030a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800030e:	fa1f fe8c 	uxth.w	lr, ip
 8000312:	2601      	movs	r6, #1
 8000314:	0c20      	lsrs	r0, r4, #16
 8000316:	fbb1 f3f7 	udiv	r3, r1, r7
 800031a:	fb07 1113 	mls	r1, r7, r3, r1
 800031e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000322:	fb0e f003 	mul.w	r0, lr, r3
 8000326:	4288      	cmp	r0, r1
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x12c>
 800032a:	eb1c 0101 	adds.w	r1, ip, r1
 800032e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x12a>
 8000334:	4288      	cmp	r0, r1
 8000336:	f200 80cb 	bhi.w	80004d0 <__udivmoddi4+0x2c0>
 800033a:	4643      	mov	r3, r8
 800033c:	1a09      	subs	r1, r1, r0
 800033e:	b2a4      	uxth	r4, r4
 8000340:	fbb1 f0f7 	udiv	r0, r1, r7
 8000344:	fb07 1110 	mls	r1, r7, r0, r1
 8000348:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800034c:	fb0e fe00 	mul.w	lr, lr, r0
 8000350:	45a6      	cmp	lr, r4
 8000352:	d908      	bls.n	8000366 <__udivmoddi4+0x156>
 8000354:	eb1c 0404 	adds.w	r4, ip, r4
 8000358:	f100 31ff 	add.w	r1, r0, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x154>
 800035e:	45a6      	cmp	lr, r4
 8000360:	f200 80bb 	bhi.w	80004da <__udivmoddi4+0x2ca>
 8000364:	4608      	mov	r0, r1
 8000366:	eba4 040e 	sub.w	r4, r4, lr
 800036a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800036e:	e79c      	b.n	80002aa <__udivmoddi4+0x9a>
 8000370:	f1c6 0720 	rsb	r7, r6, #32
 8000374:	40b3      	lsls	r3, r6
 8000376:	fa22 fc07 	lsr.w	ip, r2, r7
 800037a:	ea4c 0c03 	orr.w	ip, ip, r3
 800037e:	fa20 f407 	lsr.w	r4, r0, r7
 8000382:	fa01 f306 	lsl.w	r3, r1, r6
 8000386:	431c      	orrs	r4, r3
 8000388:	40f9      	lsrs	r1, r7
 800038a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800038e:	fa00 f306 	lsl.w	r3, r0, r6
 8000392:	fbb1 f8f9 	udiv	r8, r1, r9
 8000396:	0c20      	lsrs	r0, r4, #16
 8000398:	fa1f fe8c 	uxth.w	lr, ip
 800039c:	fb09 1118 	mls	r1, r9, r8, r1
 80003a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a4:	fb08 f00e 	mul.w	r0, r8, lr
 80003a8:	4288      	cmp	r0, r1
 80003aa:	fa02 f206 	lsl.w	r2, r2, r6
 80003ae:	d90b      	bls.n	80003c8 <__udivmoddi4+0x1b8>
 80003b0:	eb1c 0101 	adds.w	r1, ip, r1
 80003b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b8:	f080 8088 	bcs.w	80004cc <__udivmoddi4+0x2bc>
 80003bc:	4288      	cmp	r0, r1
 80003be:	f240 8085 	bls.w	80004cc <__udivmoddi4+0x2bc>
 80003c2:	f1a8 0802 	sub.w	r8, r8, #2
 80003c6:	4461      	add	r1, ip
 80003c8:	1a09      	subs	r1, r1, r0
 80003ca:	b2a4      	uxth	r4, r4
 80003cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003d0:	fb09 1110 	mls	r1, r9, r0, r1
 80003d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003dc:	458e      	cmp	lr, r1
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x1e2>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e8:	d26c      	bcs.n	80004c4 <__udivmoddi4+0x2b4>
 80003ea:	458e      	cmp	lr, r1
 80003ec:	d96a      	bls.n	80004c4 <__udivmoddi4+0x2b4>
 80003ee:	3802      	subs	r0, #2
 80003f0:	4461      	add	r1, ip
 80003f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003f6:	fba0 9402 	umull	r9, r4, r0, r2
 80003fa:	eba1 010e 	sub.w	r1, r1, lr
 80003fe:	42a1      	cmp	r1, r4
 8000400:	46c8      	mov	r8, r9
 8000402:	46a6      	mov	lr, r4
 8000404:	d356      	bcc.n	80004b4 <__udivmoddi4+0x2a4>
 8000406:	d053      	beq.n	80004b0 <__udivmoddi4+0x2a0>
 8000408:	b15d      	cbz	r5, 8000422 <__udivmoddi4+0x212>
 800040a:	ebb3 0208 	subs.w	r2, r3, r8
 800040e:	eb61 010e 	sbc.w	r1, r1, lr
 8000412:	fa01 f707 	lsl.w	r7, r1, r7
 8000416:	fa22 f306 	lsr.w	r3, r2, r6
 800041a:	40f1      	lsrs	r1, r6
 800041c:	431f      	orrs	r7, r3
 800041e:	e9c5 7100 	strd	r7, r1, [r5]
 8000422:	2600      	movs	r6, #0
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	f1c2 0320 	rsb	r3, r2, #32
 800042e:	40d8      	lsrs	r0, r3
 8000430:	fa0c fc02 	lsl.w	ip, ip, r2
 8000434:	fa21 f303 	lsr.w	r3, r1, r3
 8000438:	4091      	lsls	r1, r2
 800043a:	4301      	orrs	r1, r0
 800043c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000440:	fa1f fe8c 	uxth.w	lr, ip
 8000444:	fbb3 f0f7 	udiv	r0, r3, r7
 8000448:	fb07 3610 	mls	r6, r7, r0, r3
 800044c:	0c0b      	lsrs	r3, r1, #16
 800044e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000452:	fb00 f60e 	mul.w	r6, r0, lr
 8000456:	429e      	cmp	r6, r3
 8000458:	fa04 f402 	lsl.w	r4, r4, r2
 800045c:	d908      	bls.n	8000470 <__udivmoddi4+0x260>
 800045e:	eb1c 0303 	adds.w	r3, ip, r3
 8000462:	f100 38ff 	add.w	r8, r0, #4294967295
 8000466:	d22f      	bcs.n	80004c8 <__udivmoddi4+0x2b8>
 8000468:	429e      	cmp	r6, r3
 800046a:	d92d      	bls.n	80004c8 <__udivmoddi4+0x2b8>
 800046c:	3802      	subs	r0, #2
 800046e:	4463      	add	r3, ip
 8000470:	1b9b      	subs	r3, r3, r6
 8000472:	b289      	uxth	r1, r1
 8000474:	fbb3 f6f7 	udiv	r6, r3, r7
 8000478:	fb07 3316 	mls	r3, r7, r6, r3
 800047c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000480:	fb06 f30e 	mul.w	r3, r6, lr
 8000484:	428b      	cmp	r3, r1
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x28a>
 8000488:	eb1c 0101 	adds.w	r1, ip, r1
 800048c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000490:	d216      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000492:	428b      	cmp	r3, r1
 8000494:	d914      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000496:	3e02      	subs	r6, #2
 8000498:	4461      	add	r1, ip
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004a0:	e738      	b.n	8000314 <__udivmoddi4+0x104>
 80004a2:	462e      	mov	r6, r5
 80004a4:	4628      	mov	r0, r5
 80004a6:	e705      	b.n	80002b4 <__udivmoddi4+0xa4>
 80004a8:	4606      	mov	r6, r0
 80004aa:	e6e3      	b.n	8000274 <__udivmoddi4+0x64>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e6f8      	b.n	80002a2 <__udivmoddi4+0x92>
 80004b0:	454b      	cmp	r3, r9
 80004b2:	d2a9      	bcs.n	8000408 <__udivmoddi4+0x1f8>
 80004b4:	ebb9 0802 	subs.w	r8, r9, r2
 80004b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004bc:	3801      	subs	r0, #1
 80004be:	e7a3      	b.n	8000408 <__udivmoddi4+0x1f8>
 80004c0:	4646      	mov	r6, r8
 80004c2:	e7ea      	b.n	800049a <__udivmoddi4+0x28a>
 80004c4:	4620      	mov	r0, r4
 80004c6:	e794      	b.n	80003f2 <__udivmoddi4+0x1e2>
 80004c8:	4640      	mov	r0, r8
 80004ca:	e7d1      	b.n	8000470 <__udivmoddi4+0x260>
 80004cc:	46d0      	mov	r8, sl
 80004ce:	e77b      	b.n	80003c8 <__udivmoddi4+0x1b8>
 80004d0:	3b02      	subs	r3, #2
 80004d2:	4461      	add	r1, ip
 80004d4:	e732      	b.n	800033c <__udivmoddi4+0x12c>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e709      	b.n	80002ee <__udivmoddi4+0xde>
 80004da:	4464      	add	r4, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e742      	b.n	8000366 <__udivmoddi4+0x156>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <map_float_to_pwm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline uint32_t map_float_to_pwm(float v)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v < 0.0f) v = 0.0f;
 80004ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80004f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80004f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004fa:	d502      	bpl.n	8000502 <map_float_to_pwm+0x1e>
 80004fc:	f04f 0300 	mov.w	r3, #0
 8000500:	607b      	str	r3, [r7, #4]
    if (v > 1.0f) v = 1.0f;
 8000502:	edd7 7a01 	vldr	s15, [r7, #4]
 8000506:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800050a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800050e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000512:	dd02      	ble.n	800051a <map_float_to_pwm+0x36>
 8000514:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000518:	607b      	str	r3, [r7, #4]
    return (uint32_t)(v * PWM_MAX);
 800051a:	edd7 7a01 	vldr	s15, [r7, #4]
 800051e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800053c <map_float_to_pwm+0x58>
 8000522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800052a:	ee17 3a90 	vmov	r3, s15
}
 800052e:	4618      	mov	r0, r3
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	4479c000 	.word	0x4479c000

08000540 <DriveFromJoystick>:

void DriveFromJoystick(uint8_t x, uint8_t y)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b087      	sub	sp, #28
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	460a      	mov	r2, r1
 800054a:	71fb      	strb	r3, [r7, #7]
 800054c:	4613      	mov	r3, r2
 800054e:	71bb      	strb	r3, [r7, #6]
    float speed, turn;
    float left, right;

    if (x == 50 && y == 50)
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	2b32      	cmp	r3, #50	; 0x32
 8000554:	d10b      	bne.n	800056e <DriveFromJoystick+0x2e>
 8000556:	79bb      	ldrb	r3, [r7, #6]
 8000558:	2b32      	cmp	r3, #50	; 0x32
 800055a:	d108      	bne.n	800056e <DriveFromJoystick+0x2e>
	{
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800055c:	4b58      	ldr	r3, [pc, #352]	; (80006c0 <DriveFromJoystick+0x180>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2200      	movs	r2, #0
 8000562:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8000564:	4b57      	ldr	r3, [pc, #348]	; (80006c4 <DriveFromJoystick+0x184>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2200      	movs	r2, #0
 800056a:	63da      	str	r2, [r3, #60]	; 0x3c
		return;
 800056c:	e0a4      	b.n	80006b8 <DriveFromJoystick+0x178>
	}

    turn = ((float)x - 50.0f) / 50.0f;   // -1..1
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	ee07 3a90 	vmov	s15, r3
 8000574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000578:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80006c8 <DriveFromJoystick+0x188>
 800057c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000580:	eddf 6a51 	vldr	s13, [pc, #324]	; 80006c8 <DriveFromJoystick+0x188>
 8000584:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000588:	edc7 7a02 	vstr	s15, [r7, #8]

    if (y > DEADZONE)
 800058c:	79bb      	ldrb	r3, [r7, #6]
 800058e:	2b32      	cmp	r3, #50	; 0x32
 8000590:	d90c      	bls.n	80005ac <DriveFromJoystick+0x6c>
		speed = (float)(y - DEADZONE) / (100.0f - DEADZONE); // 0..1
 8000592:	79bb      	ldrb	r3, [r7, #6]
 8000594:	3b32      	subs	r3, #50	; 0x32
 8000596:	ee07 3a90 	vmov	s15, r3
 800059a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800059e:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80006c8 <DriveFromJoystick+0x188>
 80005a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005a6:	edc7 7a05 	vstr	s15, [r7, #20]
 80005aa:	e002      	b.n	80005b2 <DriveFromJoystick+0x72>
	else
		speed = 0.0f;
 80005ac:	f04f 0300 	mov.w	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]


    if (speed < 0.05f && fabs(turn) > 0.05f)
 80005b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80005b6:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80006cc <DriveFromJoystick+0x18c>
 80005ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005c2:	d525      	bpl.n	8000610 <DriveFromJoystick+0xd0>
 80005c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80005c8:	eef0 7ae7 	vabs.f32	s15, s15
 80005cc:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80006cc <DriveFromJoystick+0x18c>
 80005d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005d8:	dd1a      	ble.n	8000610 <DriveFromJoystick+0xd0>
    {
		// Giro en casi parado → solo una rueda
		if (turn > 0)
 80005da:	edd7 7a02 	vldr	s15, [r7, #8]
 80005de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005e6:	dd09      	ble.n	80005fc <DriveFromJoystick+0xbc>
		{
			left  = 0.0f;
 80005e8:	f04f 0300 	mov.w	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]
			right = fabs(turn);
 80005ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80005f2:	eef0 7ae7 	vabs.f32	s15, s15
 80005f6:	edc7 7a03 	vstr	s15, [r7, #12]
		if (turn > 0)
 80005fa:	e04d      	b.n	8000698 <DriveFromJoystick+0x158>
		}
		else
		{
			left  = fabs(turn);
 80005fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8000600:	eef0 7ae7 	vabs.f32	s15, s15
 8000604:	edc7 7a04 	vstr	s15, [r7, #16]
			right = 0.0f;
 8000608:	f04f 0300 	mov.w	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
		if (turn > 0)
 800060e:	e043      	b.n	8000698 <DriveFromJoystick+0x158>
		}
    }
    else
    {
        // Avance normal con giro
        left  = speed * (1.0f - turn);
 8000610:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000614:	edd7 7a02 	vldr	s15, [r7, #8]
 8000618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800061c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000624:	edc7 7a04 	vstr	s15, [r7, #16]
        right = speed * (1.0f + turn);
 8000628:	edd7 7a02 	vldr	s15, [r7, #8]
 800062c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000630:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000634:	ed97 7a05 	vldr	s14, [r7, #20]
 8000638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800063c:	edc7 7a03 	vstr	s15, [r7, #12]

        // Asegurar rango 0..1
        if (left  < 0) left  = 0;
 8000640:	edd7 7a04 	vldr	s15, [r7, #16]
 8000644:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800064c:	d502      	bpl.n	8000654 <DriveFromJoystick+0x114>
 800064e:	f04f 0300 	mov.w	r3, #0
 8000652:	613b      	str	r3, [r7, #16]
        if (right < 0) right = 0;
 8000654:	edd7 7a03 	vldr	s15, [r7, #12]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d502      	bpl.n	8000668 <DriveFromJoystick+0x128>
 8000662:	f04f 0300 	mov.w	r3, #0
 8000666:	60fb      	str	r3, [r7, #12]
        if (left  > 1) left  = 1;
 8000668:	edd7 7a04 	vldr	s15, [r7, #16]
 800066c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000670:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000678:	dd02      	ble.n	8000680 <DriveFromJoystick+0x140>
 800067a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800067e:	613b      	str	r3, [r7, #16]
        if (right > 1) right = 1;
 8000680:	edd7 7a03 	vldr	s15, [r7, #12]
 8000684:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800068c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000690:	dd02      	ble.n	8000698 <DriveFromJoystick+0x158>
 8000692:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000696:	60fb      	str	r3, [r7, #12]
    }

    // Aplicar PWM
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, map_float_to_pwm(left));
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <DriveFromJoystick+0x180>)
 800069a:	681c      	ldr	r4, [r3, #0]
 800069c:	ed97 0a04 	vldr	s0, [r7, #16]
 80006a0:	f7ff ff20 	bl	80004e4 <map_float_to_pwm>
 80006a4:	4603      	mov	r3, r0
 80006a6:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, map_float_to_pwm(right));
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <DriveFromJoystick+0x184>)
 80006aa:	681c      	ldr	r4, [r3, #0]
 80006ac:	ed97 0a03 	vldr	s0, [r7, #12]
 80006b0:	f7ff ff18 	bl	80004e4 <map_float_to_pwm>
 80006b4:	4603      	mov	r3, r0
 80006b6:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80006b8:	371c      	adds	r7, #28
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd90      	pop	{r4, r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000012c 	.word	0x2000012c
 80006c4:	2000009c 	.word	0x2000009c
 80006c8:	42480000 	.word	0x42480000
 80006cc:	3d4ccccd 	.word	0x3d4ccccd

080006d0 <DriveAuto>:

void DriveAuto(void)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
    float distance;
    float left = 0.0f, right = 0.0f;
 80006d6:	f04f 0300 	mov.w	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	f04f 0300 	mov.w	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]

    /* Leer distancia protegida */
    osMutexAcquire(controlMutexHandle, osWaitForever);
 80006e2:	4b29      	ldr	r3, [pc, #164]	; (8000788 <DriveAuto+0xb8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f04f 31ff 	mov.w	r1, #4294967295
 80006ea:	4618      	mov	r0, r3
 80006ec:	f004 fd11 	bl	8005112 <osMutexAcquire>
    distance = Distance_cm;
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <DriveAuto+0xbc>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	607b      	str	r3, [r7, #4]
    osMutexRelease(controlMutexHandle);
 80006f6:	4b24      	ldr	r3, [pc, #144]	; (8000788 <DriveAuto+0xb8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f004 fd54 	bl	80051a8 <osMutexRelease>

    if (distance <= 0.0f)
 8000700:	edd7 7a01 	vldr	s15, [r7, #4]
 8000704:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070c:	d806      	bhi.n	800071c <DriveAuto+0x4c>
    {
        left = 0.0f;
 800070e:	f04f 0300 	mov.w	r3, #0
 8000712:	60fb      	str	r3, [r7, #12]
        right = 0.0f;
 8000714:	f04f 0300 	mov.w	r3, #0
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	e020      	b.n	800075e <DriveAuto+0x8e>
    }
    else if (distance < AUTO_STOP_CM)
 800071c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000720:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8000724:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800072c:	d505      	bpl.n	800073a <DriveAuto+0x6a>
    {
        // Obstáculo muy cerca → girar
        left  = AUTO_TURN_SPEED;
 800072e:	4b18      	ldr	r3, [pc, #96]	; (8000790 <DriveAuto+0xc0>)
 8000730:	60fb      	str	r3, [r7, #12]
        right = 0.0f;
 8000732:	f04f 0300 	mov.w	r3, #0
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	e011      	b.n	800075e <DriveAuto+0x8e>
    }
    else if (distance < AUTO_SLOW_CM)
 800073a:	edd7 7a01 	vldr	s15, [r7, #4]
 800073e:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8000742:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d504      	bpl.n	8000756 <DriveAuto+0x86>
    {
        // Cerca → avanzar lento
        left  = AUTO_SLOW_SPEED;
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <DriveAuto+0xc4>)
 800074e:	60fb      	str	r3, [r7, #12]
        right = AUTO_SLOW_SPEED;
 8000750:	4b10      	ldr	r3, [pc, #64]	; (8000794 <DriveAuto+0xc4>)
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	e003      	b.n	800075e <DriveAuto+0x8e>
    }
    else
    {
        // Libre → avanzar normal
        left  = AUTO_FAST_SPEED;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <DriveAuto+0xc8>)
 8000758:	60fb      	str	r3, [r7, #12]
        right = AUTO_FAST_SPEED;
 800075a:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <DriveAuto+0xc8>)
 800075c:	60bb      	str	r3, [r7, #8]
    }

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, map_float_to_pwm(left));
 800075e:	4b0f      	ldr	r3, [pc, #60]	; (800079c <DriveAuto+0xcc>)
 8000760:	681c      	ldr	r4, [r3, #0]
 8000762:	ed97 0a03 	vldr	s0, [r7, #12]
 8000766:	f7ff febd 	bl	80004e4 <map_float_to_pwm>
 800076a:	4603      	mov	r3, r0
 800076c:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, map_float_to_pwm(right));
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <DriveAuto+0xd0>)
 8000770:	681c      	ldr	r4, [r3, #0]
 8000772:	ed97 0a02 	vldr	s0, [r7, #8]
 8000776:	f7ff feb5 	bl	80004e4 <map_float_to_pwm>
 800077a:	4603      	mov	r3, r0
 800077c:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 800077e:	bf00      	nop
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	bd90      	pop	{r4, r7, pc}
 8000786:	bf00      	nop
 8000788:	200001d0 	.word	0x200001d0
 800078c:	20000004 	.word	0x20000004
 8000790:	3ecccccd 	.word	0x3ecccccd
 8000794:	3e99999a 	.word	0x3e99999a
 8000798:	3f19999a 	.word	0x3f19999a
 800079c:	2000012c 	.word	0x2000012c
 80007a0:	2000009c 	.word	0x2000009c

080007a4 <parseXY>:

int parseXY(const char *buf, uint8_t *x, uint8_t *y)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b089      	sub	sp, #36	; 0x24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
    if (buf[0] != 'X') return 0;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b58      	cmp	r3, #88	; 0x58
 80007b6:	d001      	beq.n	80007bc <parseXY+0x18>
 80007b8:	2300      	movs	r3, #0
 80007ba:	e075      	b.n	80008a8 <parseXY+0x104>

    int i = 1;
 80007bc:	2301      	movs	r3, #1
 80007be:	61fb      	str	r3, [r7, #28]
    int vx = 0, vy = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]

    if (buf[i] < '0' || buf[i] > '9') return 0;
 80007c8:	69fb      	ldr	r3, [r7, #28]
 80007ca:	68fa      	ldr	r2, [r7, #12]
 80007cc:	4413      	add	r3, r2
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b2f      	cmp	r3, #47	; 0x2f
 80007d2:	d905      	bls.n	80007e0 <parseXY+0x3c>
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	4413      	add	r3, r2
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b39      	cmp	r3, #57	; 0x39
 80007de:	d911      	bls.n	8000804 <parseXY+0x60>
 80007e0:	2300      	movs	r3, #0
 80007e2:	e061      	b.n	80008a8 <parseXY+0x104>

    while (buf[i] >= '0' && buf[i] <= '9')
        vx = vx * 10 + (buf[i++] - '0');
 80007e4:	69ba      	ldr	r2, [r7, #24]
 80007e6:	4613      	mov	r3, r2
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	4413      	add	r3, r2
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	4619      	mov	r1, r3
 80007f0:	69fb      	ldr	r3, [r7, #28]
 80007f2:	1c5a      	adds	r2, r3, #1
 80007f4:	61fa      	str	r2, [r7, #28]
 80007f6:	461a      	mov	r2, r3
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	4413      	add	r3, r2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	3b30      	subs	r3, #48	; 0x30
 8000800:	440b      	add	r3, r1
 8000802:	61bb      	str	r3, [r7, #24]
    while (buf[i] >= '0' && buf[i] <= '9')
 8000804:	69fb      	ldr	r3, [r7, #28]
 8000806:	68fa      	ldr	r2, [r7, #12]
 8000808:	4413      	add	r3, r2
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b2f      	cmp	r3, #47	; 0x2f
 800080e:	d905      	bls.n	800081c <parseXY+0x78>
 8000810:	69fb      	ldr	r3, [r7, #28]
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	4413      	add	r3, r2
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b39      	cmp	r3, #57	; 0x39
 800081a:	d9e3      	bls.n	80007e4 <parseXY+0x40>

    if (buf[i++] != 'Y') return 0;
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	1c5a      	adds	r2, r3, #1
 8000820:	61fa      	str	r2, [r7, #28]
 8000822:	461a      	mov	r2, r3
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	4413      	add	r3, r2
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b59      	cmp	r3, #89	; 0x59
 800082c:	d001      	beq.n	8000832 <parseXY+0x8e>
 800082e:	2300      	movs	r3, #0
 8000830:	e03a      	b.n	80008a8 <parseXY+0x104>

    if (buf[i] < '0' || buf[i] > '9') return 0;
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	4413      	add	r3, r2
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	2b2f      	cmp	r3, #47	; 0x2f
 800083c:	d905      	bls.n	800084a <parseXY+0xa6>
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	68fa      	ldr	r2, [r7, #12]
 8000842:	4413      	add	r3, r2
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b39      	cmp	r3, #57	; 0x39
 8000848:	d911      	bls.n	800086e <parseXY+0xca>
 800084a:	2300      	movs	r3, #0
 800084c:	e02c      	b.n	80008a8 <parseXY+0x104>

    while (buf[i] >= '0' && buf[i] <= '9')
        vy = vy * 10 + (buf[i++] - '0');
 800084e:	697a      	ldr	r2, [r7, #20]
 8000850:	4613      	mov	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	4413      	add	r3, r2
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	4619      	mov	r1, r3
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	1c5a      	adds	r2, r3, #1
 800085e:	61fa      	str	r2, [r7, #28]
 8000860:	461a      	mov	r2, r3
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	4413      	add	r3, r2
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	3b30      	subs	r3, #48	; 0x30
 800086a:	440b      	add	r3, r1
 800086c:	617b      	str	r3, [r7, #20]
    while (buf[i] >= '0' && buf[i] <= '9')
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	68fa      	ldr	r2, [r7, #12]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	2b2f      	cmp	r3, #47	; 0x2f
 8000878:	d905      	bls.n	8000886 <parseXY+0xe2>
 800087a:	69fb      	ldr	r3, [r7, #28]
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	4413      	add	r3, r2
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b39      	cmp	r3, #57	; 0x39
 8000884:	d9e3      	bls.n	800084e <parseXY+0xaa>

    if (vx > 100 || vy > 100) return 0;
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	2b64      	cmp	r3, #100	; 0x64
 800088a:	dc02      	bgt.n	8000892 <parseXY+0xee>
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	2b64      	cmp	r3, #100	; 0x64
 8000890:	dd01      	ble.n	8000896 <parseXY+0xf2>
 8000892:	2300      	movs	r3, #0
 8000894:	e008      	b.n	80008a8 <parseXY+0x104>

    *x = vx;
 8000896:	69bb      	ldr	r3, [r7, #24]
 8000898:	b2da      	uxtb	r2, r3
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	701a      	strb	r2, [r3, #0]
    *y = vy;
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	701a      	strb	r2, [r3, #0]
    return 1;
 80008a6:	2301      	movs	r3, #1
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3724      	adds	r7, #36	; 0x24
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b8:	f000 fe8c 	bl	80015d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008bc:	f000 f898 	bl	80009f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c0:	f000 fa80 	bl	8000dc4 <MX_GPIO_Init>
  MX_TIM3_Init();
 80008c4:	f000 f968 	bl	8000b98 <MX_TIM3_Init>
  MX_TIM2_Init();
 80008c8:	f000 f8f0 	bl	8000aac <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80008cc:	f000 fa4a 	bl	8000d64 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80008d0:	f000 f9d2 	bl	8000c78 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80008d4:	2201      	movs	r2, #1
 80008d6:	492c      	ldr	r1, [pc, #176]	; (8000988 <main+0xd4>)
 80008d8:	482c      	ldr	r0, [pc, #176]	; (800098c <main+0xd8>)
 80008da:	f003 fa02 	bl	8003ce2 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80008de:	2100      	movs	r1, #0
 80008e0:	482b      	ldr	r0, [pc, #172]	; (8000990 <main+0xdc>)
 80008e2:	f001 ff87 	bl	80027f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80008e6:	2108      	movs	r1, #8
 80008e8:	482a      	ldr	r0, [pc, #168]	; (8000994 <main+0xe0>)
 80008ea:	f001 ff83 	bl	80027f4 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008ee:	f004 f957 	bl	8004ba0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of controlMutex */
  controlMutexHandle = osMutexNew(&controlMutex_attributes);
 80008f2:	4829      	ldr	r0, [pc, #164]	; (8000998 <main+0xe4>)
 80008f4:	f004 fb87 	bl	8005006 <osMutexNew>
 80008f8:	4603      	mov	r3, r0
 80008fa:	4a28      	ldr	r2, [pc, #160]	; (800099c <main+0xe8>)
 80008fc:	6013      	str	r3, [r2, #0]

  /* creation of sensorMutex */
  sensorMutexHandle = osMutexNew(&sensorMutex_attributes);
 80008fe:	4828      	ldr	r0, [pc, #160]	; (80009a0 <main+0xec>)
 8000900:	f004 fb81 	bl	8005006 <osMutexNew>
 8000904:	4603      	mov	r3, r0
 8000906:	4a27      	ldr	r2, [pc, #156]	; (80009a4 <main+0xf0>)
 8000908:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (32, sizeof(char), &myQueue01_attributes);
 800090a:	4a27      	ldr	r2, [pc, #156]	; (80009a8 <main+0xf4>)
 800090c:	2101      	movs	r1, #1
 800090e:	2020      	movs	r0, #32
 8000910:	f004 fc87 	bl	8005222 <osMessageQueueNew>
 8000914:	4603      	mov	r3, r0
 8000916:	4a25      	ldr	r2, [pc, #148]	; (80009ac <main+0xf8>)
 8000918:	6013      	str	r3, [r2, #0]

  /* creation of myQueue02 */
  myQueue02Handle = osMessageQueueNew (4, sizeof(uint32_t), &myQueue02_attributes);
 800091a:	4a25      	ldr	r2, [pc, #148]	; (80009b0 <main+0xfc>)
 800091c:	2104      	movs	r1, #4
 800091e:	2004      	movs	r0, #4
 8000920:	f004 fc7f 	bl	8005222 <osMessageQueueNew>
 8000924:	4603      	mov	r3, r0
 8000926:	4a23      	ldr	r2, [pc, #140]	; (80009b4 <main+0x100>)
 8000928:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800092a:	4a23      	ldr	r2, [pc, #140]	; (80009b8 <main+0x104>)
 800092c:	2100      	movs	r1, #0
 800092e:	4823      	ldr	r0, [pc, #140]	; (80009bc <main+0x108>)
 8000930:	f004 f980 	bl	8004c34 <osThreadNew>
 8000934:	4603      	mov	r3, r0
 8000936:	4a22      	ldr	r2, [pc, #136]	; (80009c0 <main+0x10c>)
 8000938:	6013      	str	r3, [r2, #0]

  /* creation of TestTask01 */
  TestTask01Handle = osThreadNew(TestTask, NULL, &TestTask01_attributes);
 800093a:	4a22      	ldr	r2, [pc, #136]	; (80009c4 <main+0x110>)
 800093c:	2100      	movs	r1, #0
 800093e:	4822      	ldr	r0, [pc, #136]	; (80009c8 <main+0x114>)
 8000940:	f004 f978 	bl	8004c34 <osThreadNew>
 8000944:	4603      	mov	r3, r0
 8000946:	4a21      	ldr	r2, [pc, #132]	; (80009cc <main+0x118>)
 8000948:	6013      	str	r3, [r2, #0]

  /* creation of PWM */
  PWMHandle = osThreadNew(PWMTask, NULL, &PWM_attributes);
 800094a:	4a21      	ldr	r2, [pc, #132]	; (80009d0 <main+0x11c>)
 800094c:	2100      	movs	r1, #0
 800094e:	4821      	ldr	r0, [pc, #132]	; (80009d4 <main+0x120>)
 8000950:	f004 f970 	bl	8004c34 <osThreadNew>
 8000954:	4603      	mov	r3, r0
 8000956:	4a20      	ldr	r2, [pc, #128]	; (80009d8 <main+0x124>)
 8000958:	6013      	str	r3, [r2, #0]

  /* creation of SensorUTask01 */
  SensorUTask01Handle = osThreadNew(SensorUTask, NULL, &SensorUTask01_attributes);
 800095a:	4a20      	ldr	r2, [pc, #128]	; (80009dc <main+0x128>)
 800095c:	2100      	movs	r1, #0
 800095e:	4820      	ldr	r0, [pc, #128]	; (80009e0 <main+0x12c>)
 8000960:	f004 f968 	bl	8004c34 <osThreadNew>
 8000964:	4603      	mov	r3, r0
 8000966:	4a1f      	ldr	r2, [pc, #124]	; (80009e4 <main+0x130>)
 8000968:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of modeFlags */
  modeFlagsHandle = osEventFlagsNew(&modeFlags_attributes);
 800096a:	481f      	ldr	r0, [pc, #124]	; (80009e8 <main+0x134>)
 800096c:	f004 fa0f 	bl	8004d8e <osEventFlagsNew>
 8000970:	4603      	mov	r3, r0
 8000972:	4a1e      	ldr	r2, [pc, #120]	; (80009ec <main+0x138>)
 8000974:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  osEventFlagsSet(modeFlagsHandle, MODE_MANUAL);
 8000976:	4b1d      	ldr	r3, [pc, #116]	; (80009ec <main+0x138>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2101      	movs	r1, #1
 800097c:	4618      	mov	r0, r3
 800097e:	f004 fa45 	bl	8004e0c <osEventFlagsSet>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000982:	f004 f931 	bl	8004be8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000986:	e7fe      	b.n	8000986 <main+0xd2>
 8000988:	200001dc 	.word	0x200001dc
 800098c:	20000174 	.word	0x20000174
 8000990:	2000012c 	.word	0x2000012c
 8000994:	2000009c 	.word	0x2000009c
 8000998:	08008ea4 	.word	0x08008ea4
 800099c:	200001d0 	.word	0x200001d0
 80009a0:	08008eb4 	.word	0x08008eb4
 80009a4:	200001d4 	.word	0x200001d4
 80009a8:	08008e74 	.word	0x08008e74
 80009ac:	200001c8 	.word	0x200001c8
 80009b0:	08008e8c 	.word	0x08008e8c
 80009b4:	200001cc 	.word	0x200001cc
 80009b8:	08008de4 	.word	0x08008de4
 80009bc:	08000f4d 	.word	0x08000f4d
 80009c0:	200001b8 	.word	0x200001b8
 80009c4:	08008e08 	.word	0x08008e08
 80009c8:	08000f5d 	.word	0x08000f5d
 80009cc:	200001bc 	.word	0x200001bc
 80009d0:	08008e2c 	.word	0x08008e2c
 80009d4:	0800109d 	.word	0x0800109d
 80009d8:	200001c0 	.word	0x200001c0
 80009dc:	08008e50 	.word	0x08008e50
 80009e0:	08001155 	.word	0x08001155
 80009e4:	200001c4 	.word	0x200001c4
 80009e8:	08008ec4 	.word	0x08008ec4
 80009ec:	200001d8 	.word	0x200001d8

080009f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b094      	sub	sp, #80	; 0x50
 80009f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f6:	f107 0320 	add.w	r3, r7, #32
 80009fa:	2230      	movs	r2, #48	; 0x30
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f008 f8d8 	bl	8008bb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a14:	2300      	movs	r3, #0
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	4b22      	ldr	r3, [pc, #136]	; (8000aa4 <SystemClock_Config+0xb4>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1c:	4a21      	ldr	r2, [pc, #132]	; (8000aa4 <SystemClock_Config+0xb4>)
 8000a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a22:	6413      	str	r3, [r2, #64]	; 0x40
 8000a24:	4b1f      	ldr	r3, [pc, #124]	; (8000aa4 <SystemClock_Config+0xb4>)
 8000a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a30:	2300      	movs	r3, #0
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <SystemClock_Config+0xb8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a1b      	ldr	r2, [pc, #108]	; (8000aa8 <SystemClock_Config+0xb8>)
 8000a3a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <SystemClock_Config+0xb8>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a50:	2301      	movs	r3, #1
 8000a52:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a54:	2310      	movs	r3, #16
 8000a56:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5c:	f107 0320 	add.w	r3, r7, #32
 8000a60:	4618      	mov	r0, r3
 8000a62:	f001 f96b 	bl	8001d3c <HAL_RCC_OscConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000a6c:	f000 fbd2 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a70:	230f      	movs	r3, #15
 8000a72:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a74:	2300      	movs	r3, #0
 8000a76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a80:	2300      	movs	r3, #0
 8000a82:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f001 fbce 	bl	800222c <HAL_RCC_ClockConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000a96:	f000 fbbd 	bl	8001214 <Error_Handler>
  }
}
 8000a9a:	bf00      	nop
 8000a9c:	3750      	adds	r7, #80	; 0x50
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40007000 	.word	0x40007000

08000aac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08e      	sub	sp, #56	; 0x38
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ab2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac0:	f107 0320 	add.w	r3, r7, #32
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
 8000ad8:	615a      	str	r2, [r3, #20]
 8000ada:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000adc:	4b2d      	ldr	r3, [pc, #180]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000ade:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ae2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8000ae4:	4b2b      	ldr	r3, [pc, #172]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000ae6:	2207      	movs	r2, #7
 8000ae8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aea:	4b2a      	ldr	r3, [pc, #168]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000af0:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000af2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000af6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af8:	4b26      	ldr	r3, [pc, #152]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000afe:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b00:	2280      	movs	r2, #128	; 0x80
 8000b02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b04:	4823      	ldr	r0, [pc, #140]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b06:	f001 fd71 	bl	80025ec <HAL_TIM_Base_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000b10:	f000 fb80 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b18:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b1e:	4619      	mov	r1, r3
 8000b20:	481c      	ldr	r0, [pc, #112]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b22:	f002 faf1 	bl	8003108 <HAL_TIM_ConfigClockSource>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000b2c:	f000 fb72 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000b30:	4818      	ldr	r0, [pc, #96]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b32:	f001 fe05 	bl	8002740 <HAL_TIM_PWM_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000b3c:	f000 fb6a 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b40:	2300      	movs	r3, #0
 8000b42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b48:	f107 0320 	add.w	r3, r7, #32
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4811      	ldr	r0, [pc, #68]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b50:	f002 fff8 	bl	8003b44 <HAL_TIMEx_MasterConfigSynchronization>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000b5a:	f000 fb5b 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b5e:	2360      	movs	r3, #96	; 0x60
 8000b60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2208      	movs	r2, #8
 8000b72:	4619      	mov	r1, r3
 8000b74:	4807      	ldr	r0, [pc, #28]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b76:	f002 fa05 	bl	8002f84 <HAL_TIM_PWM_ConfigChannel>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000b80:	f000 fb48 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b84:	4803      	ldr	r0, [pc, #12]	; (8000b94 <MX_TIM2_Init+0xe8>)
 8000b86:	f000 fbf9 	bl	800137c <HAL_TIM_MspPostInit>

}
 8000b8a:	bf00      	nop
 8000b8c:	3738      	adds	r7, #56	; 0x38
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	2000009c 	.word	0x2000009c

08000b98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	; 0x28
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b9e:	f107 0318 	add.w	r3, r7, #24
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
 8000ba8:	609a      	str	r2, [r3, #8]
 8000baa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bc2:	4b2b      	ldr	r3, [pc, #172]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000bc4:	4a2b      	ldr	r2, [pc, #172]	; (8000c74 <MX_TIM3_Init+0xdc>)
 8000bc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000bc8:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000bca:	220f      	movs	r2, #15
 8000bcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bce:	4b28      	ldr	r3, [pc, #160]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000bd4:	4b26      	ldr	r3, [pc, #152]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000bd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bda:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bdc:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be2:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000be8:	4821      	ldr	r0, [pc, #132]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000bea:	f001 fcff 	bl	80025ec <HAL_TIM_Base_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8000bf4:	f000 fb0e 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bfc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	4619      	mov	r1, r3
 8000c04:	481a      	ldr	r0, [pc, #104]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000c06:	f002 fa7f 	bl	8003108 <HAL_TIM_ConfigClockSource>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000c10:	f000 fb00 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000c14:	4816      	ldr	r0, [pc, #88]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000c16:	f001 fe9d 	bl	8002954 <HAL_TIM_IC_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000c20:	f000 faf8 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c24:	2300      	movs	r3, #0
 8000c26:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c2c:	f107 0310 	add.w	r3, r7, #16
 8000c30:	4619      	mov	r1, r3
 8000c32:	480f      	ldr	r0, [pc, #60]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000c34:	f002 ff86 	bl	8003b44 <HAL_TIMEx_MasterConfigSynchronization>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8000c3e:	f000 fae9 	bl	8001214 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000c42:	230a      	movs	r3, #10
 8000c44:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000c46:	2301      	movs	r3, #1
 8000c48:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000c52:	463b      	mov	r3, r7
 8000c54:	2200      	movs	r2, #0
 8000c56:	4619      	mov	r1, r3
 8000c58:	4805      	ldr	r0, [pc, #20]	; (8000c70 <MX_TIM3_Init+0xd8>)
 8000c5a:	f002 f8f7 	bl	8002e4c <HAL_TIM_IC_ConfigChannel>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8000c64:	f000 fad6 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c68:	bf00      	nop
 8000c6a:	3728      	adds	r7, #40	; 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	200000e4 	.word	0x200000e4
 8000c74:	40000400 	.word	0x40000400

08000c78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	; 0x38
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c8c:	f107 0320 	add.w	r3, r7, #32
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
 8000ca4:	615a      	str	r2, [r3, #20]
 8000ca6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ca8:	4b2c      	ldr	r3, [pc, #176]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000caa:	4a2d      	ldr	r2, [pc, #180]	; (8000d60 <MX_TIM4_Init+0xe8>)
 8000cac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7;
 8000cae:	4b2b      	ldr	r3, [pc, #172]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cb0:	2207      	movs	r2, #7
 8000cb2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb4:	4b29      	ldr	r3, [pc, #164]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000cba:	4b28      	ldr	r3, [pc, #160]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cc0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc2:	4b26      	ldr	r3, [pc, #152]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cc8:	4b24      	ldr	r3, [pc, #144]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cca:	2280      	movs	r2, #128	; 0x80
 8000ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cce:	4823      	ldr	r0, [pc, #140]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cd0:	f001 fc8c 	bl	80025ec <HAL_TIM_Base_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000cda:	f000 fa9b 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ce4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce8:	4619      	mov	r1, r3
 8000cea:	481c      	ldr	r0, [pc, #112]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cec:	f002 fa0c 	bl	8003108 <HAL_TIM_ConfigClockSource>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000cf6:	f000 fa8d 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000cfa:	4818      	ldr	r0, [pc, #96]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000cfc:	f001 fd20 	bl	8002740 <HAL_TIM_PWM_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000d06:	f000 fa85 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d12:	f107 0320 	add.w	r3, r7, #32
 8000d16:	4619      	mov	r1, r3
 8000d18:	4810      	ldr	r0, [pc, #64]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000d1a:	f002 ff13 	bl	8003b44 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000d24:	f000 fa76 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d28:	2360      	movs	r3, #96	; 0x60
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4807      	ldr	r0, [pc, #28]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000d40:	f002 f920 	bl	8002f84 <HAL_TIM_PWM_ConfigChannel>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000d4a:	f000 fa63 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000d4e:	4803      	ldr	r0, [pc, #12]	; (8000d5c <MX_TIM4_Init+0xe4>)
 8000d50:	f000 fb14 	bl	800137c <HAL_TIM_MspPostInit>

}
 8000d54:	bf00      	nop
 8000d56:	3738      	adds	r7, #56	; 0x38
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	2000012c 	.word	0x2000012c
 8000d60:	40000800 	.word	0x40000800

08000d64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d68:	4b13      	ldr	r3, [pc, #76]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d6a:	4a14      	ldr	r2, [pc, #80]	; (8000dbc <MX_USART1_UART_Init+0x58>)
 8000d6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d6e:	4b12      	ldr	r3, [pc, #72]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d76:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d82:	4b0d      	ldr	r3, [pc, #52]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d88:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d8a:	220c      	movs	r2, #12
 8000d8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d94:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d9a:	4807      	ldr	r0, [pc, #28]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000d9c:	f002 ff54 	bl	8003c48 <HAL_UART_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000da6:	f000 fa35 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000daa:	2201      	movs	r2, #1
 8000dac:	4904      	ldr	r1, [pc, #16]	; (8000dc0 <MX_USART1_UART_Init+0x5c>)
 8000dae:	4802      	ldr	r0, [pc, #8]	; (8000db8 <MX_USART1_UART_Init+0x54>)
 8000db0:	f002 ff97 	bl	8003ce2 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000174 	.word	0x20000174
 8000dbc:	40011000 	.word	0x40011000
 8000dc0:	200001dc 	.word	0x200001dc

08000dc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 030c 	add.w	r3, r7, #12
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	4b21      	ldr	r3, [pc, #132]	; (8000e64 <MX_GPIO_Init+0xa0>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	4a20      	ldr	r2, [pc, #128]	; (8000e64 <MX_GPIO_Init+0xa0>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dea:	4b1e      	ldr	r3, [pc, #120]	; (8000e64 <MX_GPIO_Init+0xa0>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <MX_GPIO_Init+0xa0>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a19      	ldr	r2, [pc, #100]	; (8000e64 <MX_GPIO_Init+0xa0>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b17      	ldr	r3, [pc, #92]	; (8000e64 <MX_GPIO_Init+0xa0>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e18:	4813      	ldr	r0, [pc, #76]	; (8000e68 <MX_GPIO_Init+0xa4>)
 8000e1a:	f000 ff75 	bl	8001d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e30:	f107 030c 	add.w	r3, r7, #12
 8000e34:	4619      	mov	r1, r3
 8000e36:	480c      	ldr	r0, [pc, #48]	; (8000e68 <MX_GPIO_Init+0xa4>)
 8000e38:	f000 fde2 	bl	8001a00 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e3c:	2310      	movs	r3, #16
 8000e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e44:	2301      	movs	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e50:	f107 030c 	add.w	r3, r7, #12
 8000e54:	4619      	mov	r1, r3
 8000e56:	4805      	ldr	r0, [pc, #20]	; (8000e6c <MX_GPIO_Init+0xa8>)
 8000e58:	f000 fdd2 	bl	8001a00 <HAL_GPIO_Init>

}
 8000e5c:	bf00      	nop
 8000e5e:	3720      	adds	r7, #32
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	40020400 	.word	0x40020400

08000e70 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0b      	ldr	r2, [pc, #44]	; (8000eac <HAL_UART_RxCpltCallback+0x3c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d110      	bne.n	8000ea4 <HAL_UART_RxCpltCallback+0x34>
		char c = rx_byte;
 8000e82:	4b0b      	ldr	r3, [pc, #44]	; (8000eb0 <HAL_UART_RxCpltCallback+0x40>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	73fb      	strb	r3, [r7, #15]

		// Meter el carácter en la cola SIN BLOQUEO (desde ISR)
		osMessageQueuePut(myQueue01Handle, &c, 0, 0);
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <HAL_UART_RxCpltCallback+0x44>)
 8000e8c:	6818      	ldr	r0, [r3, #0]
 8000e8e:	f107 010f 	add.w	r1, r7, #15
 8000e92:	2300      	movs	r3, #0
 8000e94:	2200      	movs	r2, #0
 8000e96:	f004 fa37 	bl	8005308 <osMessageQueuePut>

		// Reiniciar recepción
		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4904      	ldr	r1, [pc, #16]	; (8000eb0 <HAL_UART_RxCpltCallback+0x40>)
 8000e9e:	4806      	ldr	r0, [pc, #24]	; (8000eb8 <HAL_UART_RxCpltCallback+0x48>)
 8000ea0:	f002 ff1f 	bl	8003ce2 <HAL_UART_Receive_IT>
	}
}
 8000ea4:	bf00      	nop
 8000ea6:	3710      	adds	r7, #16
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40011000 	.word	0x40011000
 8000eb0:	200001dc 	.word	0x200001dc
 8000eb4:	200001c8 	.word	0x200001c8
 8000eb8:	20000174 	.word	0x20000174

08000ebc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
    if (htim->Instance != TIM3) return;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a1c      	ldr	r2, [pc, #112]	; (8000f3c <HAL_TIM_IC_CaptureCallback+0x80>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d132      	bne.n	8000f34 <HAL_TIM_IC_CaptureCallback+0x78>

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	7f1b      	ldrb	r3, [r3, #28]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d12f      	bne.n	8000f36 <HAL_TIM_IC_CaptureCallback+0x7a>
	{

		static uint32_t ic_rise = 0;
        static uint8_t waiting_rise = 1;  // empezar esperando subida
        uint32_t ic_val = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f002 f9dd 	bl	8003298 <HAL_TIM_ReadCapturedValue>
 8000ede:	60f8      	str	r0, [r7, #12]

		if (waiting_rise) // pin ECHO, HIGH = subida
 8000ee0:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d006      	beq.n	8000ef6 <HAL_TIM_IC_CaptureCallback+0x3a>
		{
			ic_rise = ic_val;
 8000ee8:	4a16      	ldr	r2, [pc, #88]	; (8000f44 <HAL_TIM_IC_CaptureCallback+0x88>)
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6013      	str	r3, [r2, #0]
			waiting_rise  = 0;
 8000eee:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	e01f      	b.n	8000f36 <HAL_TIM_IC_CaptureCallback+0x7a>
		}
		else
		{
			uint32_t diff;
			if (ic_val >= ic_rise)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <HAL_TIM_IC_CaptureCallback+0x88>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d305      	bcc.n	8000f0c <HAL_TIM_IC_CaptureCallback+0x50>
				diff = ic_val - ic_rise;
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <HAL_TIM_IC_CaptureCallback+0x88>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68fa      	ldr	r2, [r7, #12]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	e007      	b.n	8000f1c <HAL_TIM_IC_CaptureCallback+0x60>
			else
				diff = (htim->Init.Period - ic_rise) + ic_val;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	68da      	ldr	r2, [r3, #12]
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <HAL_TIM_IC_CaptureCallback+0x88>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	1ad2      	subs	r2, r2, r3
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	4413      	add	r3, r2
 8000f1a:	60bb      	str	r3, [r7, #8]

			osMessageQueuePut(myQueue02Handle, &diff, 0, 0);
 8000f1c:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8000f1e:	6818      	ldr	r0, [r3, #0]
 8000f20:	f107 0108 	add.w	r1, r7, #8
 8000f24:	2300      	movs	r3, #0
 8000f26:	2200      	movs	r2, #0
 8000f28:	f004 f9ee 	bl	8005308 <osMessageQueuePut>
			waiting_rise = 1;
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
 8000f32:	e000      	b.n	8000f36 <HAL_TIM_IC_CaptureCallback+0x7a>
    if (htim->Instance != TIM3) return;
 8000f34:	bf00      	nop
		}
	}
}
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40000400 	.word	0x40000400
 8000f40:	20000008 	.word	0x20000008
 8000f44:	200001e0 	.word	0x200001e0
 8000f48:	200001cc 	.word	0x200001cc

08000f4c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000f54:	2001      	movs	r0, #1
 8000f56:	f003 feff 	bl	8004d58 <osDelay>
 8000f5a:	e7fb      	b.n	8000f54 <StartDefaultTask+0x8>

08000f5c <TestTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TestTask */
void TestTask(void *argument)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b08a      	sub	sp, #40	; 0x28
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TestTask */
	/* Infinite loop */
	char c;
	char buffer[20];
	uint8_t idx = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	for (;;) {
		// Espera bloqueante: eficiente
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)== osOK) {
 8000f6a:	4b47      	ldr	r3, [pc, #284]	; (8001088 <TestTask+0x12c>)
 8000f6c:	6818      	ldr	r0, [r3, #0]
 8000f6e:	f107 0126 	add.w	r1, r7, #38	; 0x26
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295
 8000f76:	2200      	movs	r2, #0
 8000f78:	f004 fa26 	bl	80053c8 <osMessageQueueGet>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1f3      	bne.n	8000f6a <TestTask+0xe>
			// 1) Modo M / A
			if (c == 'C') {
 8000f82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f86:	2b43      	cmp	r3, #67	; 0x43
 8000f88:	d10c      	bne.n	8000fa4 <TestTask+0x48>
				osEventFlagsClear(modeFlagsHandle, MODE_AUTO);
 8000f8a:	4b40      	ldr	r3, [pc, #256]	; (800108c <TestTask+0x130>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2102      	movs	r1, #2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f003 ff7f 	bl	8004e94 <osEventFlagsClear>
				osEventFlagsSet(modeFlagsHandle, MODE_MANUAL);
 8000f96:	4b3d      	ldr	r3, [pc, #244]	; (800108c <TestTask+0x130>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 ff35 	bl	8004e0c <osEventFlagsSet>
 8000fa2:	e7e2      	b.n	8000f6a <TestTask+0xe>
			} else if (c == 'c') {
 8000fa4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000fa8:	2b63      	cmp	r3, #99	; 0x63
 8000faa:	d10c      	bne.n	8000fc6 <TestTask+0x6a>
			    osEventFlagsClear(modeFlagsHandle, MODE_MANUAL);
 8000fac:	4b37      	ldr	r3, [pc, #220]	; (800108c <TestTask+0x130>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f003 ff6e 	bl	8004e94 <osEventFlagsClear>
			    osEventFlagsSet(modeFlagsHandle, MODE_AUTO);
 8000fb8:	4b34      	ldr	r3, [pc, #208]	; (800108c <TestTask+0x130>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f003 ff24 	bl	8004e0c <osEventFlagsSet>
 8000fc4:	e7d1      	b.n	8000f6a <TestTask+0xe>
			}

			// 2) Joystick Xnnn,Ynnn
			else {
				if ((c == '\n') || (c == '\r') || (c == '>')) {
 8000fc6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000fca:	2b0a      	cmp	r3, #10
 8000fcc:	d007      	beq.n	8000fde <TestTask+0x82>
 8000fce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000fd2:	2b0d      	cmp	r3, #13
 8000fd4:	d003      	beq.n	8000fde <TestTask+0x82>
 8000fd6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000fda:	2b3e      	cmp	r3, #62	; 0x3e
 8000fdc:	d139      	bne.n	8001052 <TestTask+0xf6>
					buffer[idx] = '\0';
 8000fde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fe2:	3328      	adds	r3, #40	; 0x28
 8000fe4:	443b      	add	r3, r7
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f803 2c18 	strb.w	r2, [r3, #-24]

					uint8_t x, y;
					if (parseXY(buffer, &x, &y)) {
 8000fec:	f107 020e 	add.w	r2, r7, #14
 8000ff0:	f107 010f 	add.w	r1, r7, #15
 8000ff4:	f107 0310 	add.w	r3, r7, #16
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fbd3 	bl	80007a4 <parseXY>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d01b      	beq.n	800103c <TestTask+0xe0>
						osMutexAcquire(controlMutexHandle, osWaitForever);
 8001004:	4b22      	ldr	r3, [pc, #136]	; (8001090 <TestTask+0x134>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f04f 31ff 	mov.w	r1, #4294967295
 800100c:	4618      	mov	r0, r3
 800100e:	f004 f880 	bl	8005112 <osMutexAcquire>
						joy_x = abs((int)x - 100);
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	3b64      	subs	r3, #100	; 0x64
 8001016:	2b00      	cmp	r3, #0
 8001018:	bfb8      	it	lt
 800101a:	425b      	neglt	r3, r3
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <TestTask+0x138>)
 8001020:	701a      	strb	r2, [r3, #0]
						joy_y = abs((int)y - 100);
 8001022:	7bbb      	ldrb	r3, [r7, #14]
 8001024:	3b64      	subs	r3, #100	; 0x64
 8001026:	2b00      	cmp	r3, #0
 8001028:	bfb8      	it	lt
 800102a:	425b      	neglt	r3, r3
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4b1a      	ldr	r3, [pc, #104]	; (8001098 <TestTask+0x13c>)
 8001030:	701a      	strb	r2, [r3, #0]
						osMutexRelease(controlMutexHandle);
 8001032:	4b17      	ldr	r3, [pc, #92]	; (8001090 <TestTask+0x134>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f004 f8b6 	bl	80051a8 <osMutexRelease>
					}
					memset(buffer, 0, sizeof(buffer));
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	2214      	movs	r2, #20
 8001042:	2100      	movs	r1, #0
 8001044:	4618      	mov	r0, r3
 8001046:	f007 fdb5 	bl	8008bb4 <memset>
					idx = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if ((c == '\n') || (c == '\r') || (c == '>')) {
 8001050:	e019      	b.n	8001086 <TestTask+0x12a>
				} else if (idx < sizeof(buffer) - 1) {
 8001052:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001056:	2b12      	cmp	r3, #18
 8001058:	d80b      	bhi.n	8001072 <TestTask+0x116>
					buffer[idx++] = c;
 800105a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001064:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001068:	3328      	adds	r3, #40	; 0x28
 800106a:	443b      	add	r3, r7
 800106c:	f803 2c18 	strb.w	r2, [r3, #-24]
 8001070:	e77b      	b.n	8000f6a <TestTask+0xe>
				} else {
				    memset(buffer, 0, sizeof(buffer));
 8001072:	f107 0310 	add.w	r3, r7, #16
 8001076:	2214      	movs	r2, #20
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f007 fd9a 	bl	8008bb4 <memset>
				    idx = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)== osOK) {
 8001086:	e770      	b.n	8000f6a <TestTask+0xe>
 8001088:	200001c8 	.word	0x200001c8
 800108c:	200001d8 	.word	0x200001d8
 8001090:	200001d0 	.word	0x200001d0
 8001094:	20000000 	.word	0x20000000
 8001098:	20000001 	.word	0x20000001

0800109c <PWMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PWMTask */
void PWMTask(void *argument)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
    uint8_t x, y;
    uint32_t flags;
    for(;;)
    {
        flags = osEventFlagsWait(
 80010a4:	4b27      	ldr	r3, [pc, #156]	; (8001144 <PWMTask+0xa8>)
 80010a6:	6818      	ldr	r0, [r3, #0]
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	2202      	movs	r2, #2
 80010ae:	2103      	movs	r1, #3
 80010b0:	f003 ff43 	bl	8004f3a <osEventFlagsWait>
 80010b4:	60f8      	str	r0, [r7, #12]
					osFlagsWaitAny | osFlagsNoClear,
					osWaitForever
				);

        // ===== MODO MANUAL =====
		if (flags & MODE_MANUAL)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d027      	beq.n	8001110 <PWMTask+0x74>
		{
			for (;;)
			{
				flags = osEventFlagsGet(modeFlagsHandle);
 80010c0:	4b20      	ldr	r3, [pc, #128]	; (8001144 <PWMTask+0xa8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f003 ff17 	bl	8004ef8 <osEventFlagsGet>
 80010ca:	60f8      	str	r0, [r7, #12]
				if (!(flags & MODE_MANUAL))
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d01b      	beq.n	800110e <PWMTask+0x72>
					break;

				osMutexAcquire(controlMutexHandle, osWaitForever);
 80010d6:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <PWMTask+0xac>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f04f 31ff 	mov.w	r1, #4294967295
 80010de:	4618      	mov	r0, r3
 80010e0:	f004 f817 	bl	8005112 <osMutexAcquire>
				x = joy_x;
 80010e4:	4b19      	ldr	r3, [pc, #100]	; (800114c <PWMTask+0xb0>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	72fb      	strb	r3, [r7, #11]
				y = joy_y;
 80010ea:	4b19      	ldr	r3, [pc, #100]	; (8001150 <PWMTask+0xb4>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	72bb      	strb	r3, [r7, #10]
				osMutexRelease(controlMutexHandle);
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <PWMTask+0xac>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 f857 	bl	80051a8 <osMutexRelease>

				DriveFromJoystick(x, y);
 80010fa:	7aba      	ldrb	r2, [r7, #10]
 80010fc:	7afb      	ldrb	r3, [r7, #11]
 80010fe:	4611      	mov	r1, r2
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fa1d 	bl	8000540 <DriveFromJoystick>

				osDelay(20);   // 50 Hz
 8001106:	2014      	movs	r0, #20
 8001108:	f003 fe26 	bl	8004d58 <osDelay>
				flags = osEventFlagsGet(modeFlagsHandle);
 800110c:	e7d8      	b.n	80010c0 <PWMTask+0x24>
					break;
 800110e:	bf00      	nop
			}
		}
		// ===== MODO AUTOM�?TICO =====
		if (flags & MODE_AUTO)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0c4      	beq.n	80010a4 <PWMTask+0x8>
		{
			for (;;)
			{
				flags = osEventFlagsGet(modeFlagsHandle);
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <PWMTask+0xa8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f003 feea 	bl	8004ef8 <osEventFlagsGet>
 8001124:	60f8      	str	r0, [r7, #12]
				if (!(flags & MODE_AUTO))
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d006      	beq.n	800113e <PWMTask+0xa2>
					break;

				DriveAuto();
 8001130:	f7ff face 	bl	80006d0 <DriveAuto>

				osDelay(500);   // control más lento
 8001134:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001138:	f003 fe0e 	bl	8004d58 <osDelay>
				flags = osEventFlagsGet(modeFlagsHandle);
 800113c:	e7ed      	b.n	800111a <PWMTask+0x7e>
					break;
 800113e:	bf00      	nop
        flags = osEventFlagsWait(
 8001140:	e7b0      	b.n	80010a4 <PWMTask+0x8>
 8001142:	bf00      	nop
 8001144:	200001d8 	.word	0x200001d8
 8001148:	200001d0 	.word	0x200001d0
 800114c:	20000000 	.word	0x20000000
 8001150:	20000001 	.word	0x20000001

08001154 <SensorUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SensorUTask */
void SensorUTask(void *argument)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SensorUTask */
	uint32_t diff;
    uint32_t flags;
    float distance;

	HAL_TIM_Base_Start(&htim3);
 800115c:	4826      	ldr	r0, [pc, #152]	; (80011f8 <SensorUTask+0xa4>)
 800115e:	f001 fa95 	bl	800268c <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001162:	2100      	movs	r1, #0
 8001164:	4824      	ldr	r0, [pc, #144]	; (80011f8 <SensorUTask+0xa4>)
 8001166:	f001 fc4f 	bl	8002a08 <HAL_TIM_IC_Start_IT>

	for(;;)
	{
		flags = osEventFlagsWait(
 800116a:	4b24      	ldr	r3, [pc, #144]	; (80011fc <SensorUTask+0xa8>)
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	2202      	movs	r2, #2
 8001174:	2102      	movs	r1, #2
 8001176:	f003 fee0 	bl	8004f3a <osEventFlagsWait>
 800117a:	6178      	str	r0, [r7, #20]
		                    MODE_AUTO,
		                    osFlagsWaitAny | osFlagsNoClear,
		                    osWaitForever
		                );

		if (flags & MODE_AUTO) {
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0f1      	beq.n	800116a <SensorUTask+0x16>
		// 1. Resetear el flag de medición
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 7180 	mov.w	r1, #256	; 0x100
 800118c:	481c      	ldr	r0, [pc, #112]	; (8001200 <SensorUTask+0xac>)
 800118e:	f000 fdbb 	bl	8001d08 <HAL_GPIO_WritePin>
			osDelay(1); // Usamos FreeRTOS delay (1ms > 10us)
 8001192:	2001      	movs	r0, #1
 8001194:	f003 fde0 	bl	8004d58 <osDelay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800119e:	4818      	ldr	r0, [pc, #96]	; (8001200 <SensorUTask+0xac>)
 80011a0:	f000 fdb2 	bl	8001d08 <HAL_GPIO_WritePin>

			//if (osMessageQueueGet(myQueue02Handle, &diff, NULL, osWaitForever) == osOK)
			if (osMessageQueueGet(myQueue02Handle, &diff, NULL, 100) == osOK)
 80011a4:	4b17      	ldr	r3, [pc, #92]	; (8001204 <SensorUTask+0xb0>)
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	f107 010c 	add.w	r1, r7, #12
 80011ac:	2364      	movs	r3, #100	; 0x64
 80011ae:	2200      	movs	r2, #0
 80011b0:	f004 f90a 	bl	80053c8 <osMessageQueueGet>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d119      	bne.n	80011ee <SensorUTask+0x9a>
			{
				distance = diff / 58.0f;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	ee07 3a90 	vmov	s15, r3
 80011c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011c4:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001208 <SensorUTask+0xb4>
 80011c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011cc:	edc7 7a04 	vstr	s15, [r7, #16]
				osMutexAcquire(controlMutexHandle, osWaitForever);
 80011d0:	4b0e      	ldr	r3, [pc, #56]	; (800120c <SensorUTask+0xb8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f04f 31ff 	mov.w	r1, #4294967295
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 ff9a 	bl	8005112 <osMutexAcquire>
				Distance_cm = distance;
 80011de:	4a0c      	ldr	r2, [pc, #48]	; (8001210 <SensorUTask+0xbc>)
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	6013      	str	r3, [r2, #0]
				osMutexRelease(controlMutexHandle);
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <SensorUTask+0xb8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f003 ffdd 	bl	80051a8 <osMutexRelease>
			}

			osDelay(150); // Medir cada 500ms
 80011ee:	2096      	movs	r0, #150	; 0x96
 80011f0:	f003 fdb2 	bl	8004d58 <osDelay>
		flags = osEventFlagsWait(
 80011f4:	e7b9      	b.n	800116a <SensorUTask+0x16>
 80011f6:	bf00      	nop
 80011f8:	200000e4 	.word	0x200000e4
 80011fc:	200001d8 	.word	0x200001d8
 8001200:	40020000 	.word	0x40020000
 8001204:	200001cc 	.word	0x200001cc
 8001208:	42680000 	.word	0x42680000
 800120c:	200001d0 	.word	0x200001d0
 8001210:	20000004 	.word	0x20000004

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800121c:	e7fe      	b.n	800121c <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b12      	ldr	r3, [pc, #72]	; (8001274 <HAL_MspInit+0x54>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	4a11      	ldr	r2, [pc, #68]	; (8001274 <HAL_MspInit+0x54>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <HAL_MspInit+0x54>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <HAL_MspInit+0x54>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <HAL_MspInit+0x54>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	; 0x40
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HAL_MspInit+0x54>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	210f      	movs	r1, #15
 8001262:	f06f 0001 	mvn.w	r0, #1
 8001266:	f000 fb02 	bl	800186e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800

08001278 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08c      	sub	sp, #48	; 0x30
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001298:	d10e      	bne.n	80012b8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	61bb      	str	r3, [r7, #24]
 800129e:	4b33      	ldr	r3, [pc, #204]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	4a32      	ldr	r2, [pc, #200]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6413      	str	r3, [r2, #64]	; 0x40
 80012aa:	4b30      	ldr	r3, [pc, #192]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
 80012b4:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80012b6:	e054      	b.n	8001362 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM3)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a2c      	ldr	r2, [pc, #176]	; (8001370 <HAL_TIM_Base_MspInit+0xf8>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d134      	bne.n	800132c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	4b29      	ldr	r3, [pc, #164]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	4a28      	ldr	r2, [pc, #160]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	6413      	str	r3, [r2, #64]	; 0x40
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	4b22      	ldr	r3, [pc, #136]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	4a21      	ldr	r2, [pc, #132]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012e8:	f043 0302 	orr.w	r3, r3, #2
 80012ec:	6313      	str	r3, [r2, #48]	; 0x30
 80012ee:	4b1f      	ldr	r3, [pc, #124]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012fa:	2310      	movs	r3, #16
 80012fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800130a:	2302      	movs	r3, #2
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	4817      	ldr	r0, [pc, #92]	; (8001374 <HAL_TIM_Base_MspInit+0xfc>)
 8001316:	f000 fb73 	bl	8001a00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2105      	movs	r1, #5
 800131e:	201d      	movs	r0, #29
 8001320:	f000 faa5 	bl	800186e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001324:	201d      	movs	r0, #29
 8001326:	f000 fabe 	bl	80018a6 <HAL_NVIC_EnableIRQ>
}
 800132a:	e01a      	b.n	8001362 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM4)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a11      	ldr	r2, [pc, #68]	; (8001378 <HAL_TIM_Base_MspInit+0x100>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d115      	bne.n	8001362 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	4a0b      	ldr	r2, [pc, #44]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	6413      	str	r3, [r2, #64]	; 0x40
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <HAL_TIM_Base_MspInit+0xf4>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2105      	movs	r1, #5
 8001356:	201e      	movs	r0, #30
 8001358:	f000 fa89 	bl	800186e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800135c:	201e      	movs	r0, #30
 800135e:	f000 faa2 	bl	80018a6 <HAL_NVIC_EnableIRQ>
}
 8001362:	bf00      	nop
 8001364:	3730      	adds	r7, #48	; 0x30
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800
 8001370:	40000400 	.word	0x40000400
 8001374:	40020400 	.word	0x40020400
 8001378:	40000800 	.word	0x40000800

0800137c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	; 0x28
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800139c:	d11f      	bne.n	80013de <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	4b22      	ldr	r3, [pc, #136]	; (800142c <HAL_TIM_MspPostInit+0xb0>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a21      	ldr	r2, [pc, #132]	; (800142c <HAL_TIM_MspPostInit+0xb0>)
 80013a8:	f043 0302 	orr.w	r3, r3, #2
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b1f      	ldr	r3, [pc, #124]	; (800142c <HAL_TIM_MspPostInit+0xb0>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c0:	2302      	movs	r3, #2
 80013c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013cc:	2301      	movs	r3, #1
 80013ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4619      	mov	r1, r3
 80013d6:	4816      	ldr	r0, [pc, #88]	; (8001430 <HAL_TIM_MspPostInit+0xb4>)
 80013d8:	f000 fb12 	bl	8001a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80013dc:	e022      	b.n	8001424 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a14      	ldr	r2, [pc, #80]	; (8001434 <HAL_TIM_MspPostInit+0xb8>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d11d      	bne.n	8001424 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_TIM_MspPostInit+0xb0>)
 80013ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f0:	4a0e      	ldr	r2, [pc, #56]	; (800142c <HAL_TIM_MspPostInit+0xb0>)
 80013f2:	f043 0302 	orr.w	r3, r3, #2
 80013f6:	6313      	str	r3, [r2, #48]	; 0x30
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_TIM_MspPostInit+0xb0>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001404:	2340      	movs	r3, #64	; 0x40
 8001406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001408:	2302      	movs	r3, #2
 800140a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001410:	2300      	movs	r3, #0
 8001412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001414:	2302      	movs	r3, #2
 8001416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	4619      	mov	r1, r3
 800141e:	4804      	ldr	r0, [pc, #16]	; (8001430 <HAL_TIM_MspPostInit+0xb4>)
 8001420:	f000 faee 	bl	8001a00 <HAL_GPIO_Init>
}
 8001424:	bf00      	nop
 8001426:	3728      	adds	r7, #40	; 0x28
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800
 8001430:	40020400 	.word	0x40020400
 8001434:	40000800 	.word	0x40000800

08001438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a1d      	ldr	r2, [pc, #116]	; (80014cc <HAL_UART_MspInit+0x94>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d134      	bne.n	80014c4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <HAL_UART_MspInit+0x98>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001462:	4a1b      	ldr	r2, [pc, #108]	; (80014d0 <HAL_UART_MspInit+0x98>)
 8001464:	f043 0310 	orr.w	r3, r3, #16
 8001468:	6453      	str	r3, [r2, #68]	; 0x44
 800146a:	4b19      	ldr	r3, [pc, #100]	; (80014d0 <HAL_UART_MspInit+0x98>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146e:	f003 0310 	and.w	r3, r3, #16
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <HAL_UART_MspInit+0x98>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a14      	ldr	r2, [pc, #80]	; (80014d0 <HAL_UART_MspInit+0x98>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <HAL_UART_MspInit+0x98>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001492:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014a4:	2307      	movs	r3, #7
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	4809      	ldr	r0, [pc, #36]	; (80014d4 <HAL_UART_MspInit+0x9c>)
 80014b0:	f000 faa6 	bl	8001a00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2105      	movs	r1, #5
 80014b8:	2025      	movs	r0, #37	; 0x25
 80014ba:	f000 f9d8 	bl	800186e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80014be:	2025      	movs	r0, #37	; 0x25
 80014c0:	f000 f9f1 	bl	80018a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80014c4:	bf00      	nop
 80014c6:	3728      	adds	r7, #40	; 0x28
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40011000 	.word	0x40011000
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020000 	.word	0x40020000

080014d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <NMI_Handler+0x4>

080014de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <HardFault_Handler+0x4>

080014e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <MemManage_Handler+0x4>

080014ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ee:	e7fe      	b.n	80014ee <BusFault_Handler+0x4>

080014f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <UsageFault_Handler+0x4>

080014f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001508:	f000 f8b6 	bl	8001678 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800150c:	f006 f984 	bl	8007818 <xTaskGetSchedulerState>
 8001510:	4603      	mov	r3, r0
 8001512:	2b01      	cmp	r3, #1
 8001514:	d001      	beq.n	800151a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001516:	f007 f89f 	bl	8008658 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <TIM3_IRQHandler+0x10>)
 8001526:	f001 fb89 	bl	8002c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200000e4 	.word	0x200000e4

08001534 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001538:	4802      	ldr	r0, [pc, #8]	; (8001544 <TIM4_IRQHandler+0x10>)
 800153a:	f001 fb7f 	bl	8002c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2000012c 	.word	0x2000012c

08001548 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800154c:	4802      	ldr	r0, [pc, #8]	; (8001558 <USART1_IRQHandler+0x10>)
 800154e:	f002 fbf9 	bl	8003d44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000174 	.word	0x20000174

0800155c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <SystemInit+0x20>)
 8001562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001566:	4a05      	ldr	r2, [pc, #20]	; (800157c <SystemInit+0x20>)
 8001568:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800156c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001580:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001584:	480d      	ldr	r0, [pc, #52]	; (80015bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001586:	490e      	ldr	r1, [pc, #56]	; (80015c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001588:	4a0e      	ldr	r2, [pc, #56]	; (80015c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800158c:	e002      	b.n	8001594 <LoopCopyDataInit>

0800158e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800158e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001592:	3304      	adds	r3, #4

08001594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001598:	d3f9      	bcc.n	800158e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800159a:	4a0b      	ldr	r2, [pc, #44]	; (80015c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800159c:	4c0b      	ldr	r4, [pc, #44]	; (80015cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800159e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015a0:	e001      	b.n	80015a6 <LoopFillZerobss>

080015a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015a4:	3204      	adds	r2, #4

080015a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a8:	d3fb      	bcc.n	80015a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015aa:	f7ff ffd7 	bl	800155c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ae:	f007 facd 	bl	8008b4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015b2:	f7ff f97f 	bl	80008b4 <main>
  bx  lr    
 80015b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80015c4:	08008f5c 	.word	0x08008f5c
  ldr r2, =_sbss
 80015c8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80015cc:	20004c00 	.word	0x20004c00

080015d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015d0:	e7fe      	b.n	80015d0 <ADC_IRQHandler>
	...

080015d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <HAL_Init+0x40>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0d      	ldr	r2, [pc, #52]	; (8001614 <HAL_Init+0x40>)
 80015de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <HAL_Init+0x40>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a0a      	ldr	r2, [pc, #40]	; (8001614 <HAL_Init+0x40>)
 80015ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f0:	4b08      	ldr	r3, [pc, #32]	; (8001614 <HAL_Init+0x40>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a07      	ldr	r2, [pc, #28]	; (8001614 <HAL_Init+0x40>)
 80015f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015fc:	2003      	movs	r0, #3
 80015fe:	f000 f92b 	bl	8001858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001602:	200f      	movs	r0, #15
 8001604:	f000 f808 	bl	8001618 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001608:	f7ff fe0a 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023c00 	.word	0x40023c00

08001618 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001620:	4b12      	ldr	r3, [pc, #72]	; (800166c <HAL_InitTick+0x54>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b12      	ldr	r3, [pc, #72]	; (8001670 <HAL_InitTick+0x58>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4619      	mov	r1, r3
 800162a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800162e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001632:	fbb2 f3f3 	udiv	r3, r2, r3
 8001636:	4618      	mov	r0, r3
 8001638:	f000 f943 	bl	80018c2 <HAL_SYSTICK_Config>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e00e      	b.n	8001664 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b0f      	cmp	r3, #15
 800164a:	d80a      	bhi.n	8001662 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800164c:	2200      	movs	r2, #0
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f000 f90b 	bl	800186e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001658:	4a06      	ldr	r2, [pc, #24]	; (8001674 <HAL_InitTick+0x5c>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
 8001660:	e000      	b.n	8001664 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
}
 8001664:	4618      	mov	r0, r3
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	2000000c 	.word	0x2000000c
 8001670:	20000014 	.word	0x20000014
 8001674:	20000010 	.word	0x20000010

08001678 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_IncTick+0x20>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <HAL_IncTick+0x24>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4413      	add	r3, r2
 8001688:	4a04      	ldr	r2, [pc, #16]	; (800169c <HAL_IncTick+0x24>)
 800168a:	6013      	str	r3, [r2, #0]
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	20000014 	.word	0x20000014
 800169c:	200001e4 	.word	0x200001e4

080016a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return uwTick;
 80016a4:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <HAL_GetTick+0x14>)
 80016a6:	681b      	ldr	r3, [r3, #0]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	200001e4 	.word	0x200001e4

080016b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <__NVIC_SetPriorityGrouping+0x44>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ce:	68ba      	ldr	r2, [r7, #8]
 80016d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d4:	4013      	ands	r3, r2
 80016d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ea:	4a04      	ldr	r2, [pc, #16]	; (80016fc <__NVIC_SetPriorityGrouping+0x44>)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	60d3      	str	r3, [r2, #12]
}
 80016f0:	bf00      	nop
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001704:	4b04      	ldr	r3, [pc, #16]	; (8001718 <__NVIC_GetPriorityGrouping+0x18>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	0a1b      	lsrs	r3, r3, #8
 800170a:	f003 0307 	and.w	r3, r3, #7
}
 800170e:	4618      	mov	r0, r3
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172a:	2b00      	cmp	r3, #0
 800172c:	db0b      	blt.n	8001746 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	f003 021f 	and.w	r2, r3, #31
 8001734:	4907      	ldr	r1, [pc, #28]	; (8001754 <__NVIC_EnableIRQ+0x38>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	095b      	lsrs	r3, r3, #5
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000e100 	.word	0xe000e100

08001758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	6039      	str	r1, [r7, #0]
 8001762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	db0a      	blt.n	8001782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	b2da      	uxtb	r2, r3
 8001770:	490c      	ldr	r1, [pc, #48]	; (80017a4 <__NVIC_SetPriority+0x4c>)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	0112      	lsls	r2, r2, #4
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	440b      	add	r3, r1
 800177c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001780:	e00a      	b.n	8001798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	b2da      	uxtb	r2, r3
 8001786:	4908      	ldr	r1, [pc, #32]	; (80017a8 <__NVIC_SetPriority+0x50>)
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	3b04      	subs	r3, #4
 8001790:	0112      	lsls	r2, r2, #4
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	440b      	add	r3, r1
 8001796:	761a      	strb	r2, [r3, #24]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000e100 	.word	0xe000e100
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b089      	sub	sp, #36	; 0x24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f1c3 0307 	rsb	r3, r3, #7
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	bf28      	it	cs
 80017ca:	2304      	movcs	r3, #4
 80017cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3304      	adds	r3, #4
 80017d2:	2b06      	cmp	r3, #6
 80017d4:	d902      	bls.n	80017dc <NVIC_EncodePriority+0x30>
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3b03      	subs	r3, #3
 80017da:	e000      	b.n	80017de <NVIC_EncodePriority+0x32>
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	f04f 32ff 	mov.w	r2, #4294967295
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43da      	mvns	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	401a      	ands	r2, r3
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f4:	f04f 31ff 	mov.w	r1, #4294967295
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	43d9      	mvns	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	4313      	orrs	r3, r2
         );
}
 8001806:	4618      	mov	r0, r3
 8001808:	3724      	adds	r7, #36	; 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3b01      	subs	r3, #1
 8001820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001824:	d301      	bcc.n	800182a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001826:	2301      	movs	r3, #1
 8001828:	e00f      	b.n	800184a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800182a:	4a0a      	ldr	r2, [pc, #40]	; (8001854 <SysTick_Config+0x40>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3b01      	subs	r3, #1
 8001830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001832:	210f      	movs	r1, #15
 8001834:	f04f 30ff 	mov.w	r0, #4294967295
 8001838:	f7ff ff8e 	bl	8001758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800183c:	4b05      	ldr	r3, [pc, #20]	; (8001854 <SysTick_Config+0x40>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001842:	4b04      	ldr	r3, [pc, #16]	; (8001854 <SysTick_Config+0x40>)
 8001844:	2207      	movs	r2, #7
 8001846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	e000e010 	.word	0xe000e010

08001858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ff29 	bl	80016b8 <__NVIC_SetPriorityGrouping>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
 800187a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001880:	f7ff ff3e 	bl	8001700 <__NVIC_GetPriorityGrouping>
 8001884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	68b9      	ldr	r1, [r7, #8]
 800188a:	6978      	ldr	r0, [r7, #20]
 800188c:	f7ff ff8e 	bl	80017ac <NVIC_EncodePriority>
 8001890:	4602      	mov	r2, r0
 8001892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff5d 	bl	8001758 <__NVIC_SetPriority>
}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4603      	mov	r3, r0
 80018ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff31 	bl	800171c <__NVIC_EnableIRQ>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff ffa2 	bl	8001814 <SysTick_Config>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018e8:	f7ff feda 	bl	80016a0 <HAL_GetTick>
 80018ec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d008      	beq.n	800190c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2280      	movs	r2, #128	; 0x80
 80018fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e052      	b.n	80019b2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 0216 	bic.w	r2, r2, #22
 800191a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	695a      	ldr	r2, [r3, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800192a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001930:	2b00      	cmp	r3, #0
 8001932:	d103      	bne.n	800193c <HAL_DMA_Abort+0x62>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001938:	2b00      	cmp	r3, #0
 800193a:	d007      	beq.n	800194c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f022 0208 	bic.w	r2, r2, #8
 800194a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f022 0201 	bic.w	r2, r2, #1
 800195a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800195c:	e013      	b.n	8001986 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800195e:	f7ff fe9f 	bl	80016a0 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b05      	cmp	r3, #5
 800196a:	d90c      	bls.n	8001986 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2220      	movs	r2, #32
 8001970:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2203      	movs	r2, #3
 8001976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e015      	b.n	80019b2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1e4      	bne.n	800195e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001998:	223f      	movs	r2, #63	; 0x3f
 800199a:	409a      	lsls	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d004      	beq.n	80019d8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2280      	movs	r2, #128	; 0x80
 80019d2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e00c      	b.n	80019f2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2205      	movs	r2, #5
 80019dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0201 	bic.w	r2, r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b089      	sub	sp, #36	; 0x24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a16:	2300      	movs	r3, #0
 8001a18:	61fb      	str	r3, [r7, #28]
 8001a1a:	e159      	b.n	8001cd0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	f040 8148 	bne.w	8001cca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d005      	beq.n	8001a52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d130      	bne.n	8001ab4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4013      	ands	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	68da      	ldr	r2, [r3, #12]
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a88:	2201      	movs	r2, #1
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	091b      	lsrs	r3, r3, #4
 8001a9e:	f003 0201 	and.w	r2, r3, #1
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d017      	beq.n	8001af0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	2203      	movs	r2, #3
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d123      	bne.n	8001b44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	08da      	lsrs	r2, r3, #3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3208      	adds	r2, #8
 8001b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	220f      	movs	r2, #15
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	691a      	ldr	r2, [r3, #16]
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	08da      	lsrs	r2, r3, #3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3208      	adds	r2, #8
 8001b3e:	69b9      	ldr	r1, [r7, #24]
 8001b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	2203      	movs	r2, #3
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0203 	and.w	r2, r3, #3
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f000 80a2 	beq.w	8001cca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	4b57      	ldr	r3, [pc, #348]	; (8001ce8 <HAL_GPIO_Init+0x2e8>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	4a56      	ldr	r2, [pc, #344]	; (8001ce8 <HAL_GPIO_Init+0x2e8>)
 8001b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b94:	6453      	str	r3, [r2, #68]	; 0x44
 8001b96:	4b54      	ldr	r3, [pc, #336]	; (8001ce8 <HAL_GPIO_Init+0x2e8>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ba2:	4a52      	ldr	r2, [pc, #328]	; (8001cec <HAL_GPIO_Init+0x2ec>)
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	089b      	lsrs	r3, r3, #2
 8001ba8:	3302      	adds	r3, #2
 8001baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	220f      	movs	r2, #15
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a49      	ldr	r2, [pc, #292]	; (8001cf0 <HAL_GPIO_Init+0x2f0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d019      	beq.n	8001c02 <HAL_GPIO_Init+0x202>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a48      	ldr	r2, [pc, #288]	; (8001cf4 <HAL_GPIO_Init+0x2f4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d013      	beq.n	8001bfe <HAL_GPIO_Init+0x1fe>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a47      	ldr	r2, [pc, #284]	; (8001cf8 <HAL_GPIO_Init+0x2f8>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d00d      	beq.n	8001bfa <HAL_GPIO_Init+0x1fa>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a46      	ldr	r2, [pc, #280]	; (8001cfc <HAL_GPIO_Init+0x2fc>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d007      	beq.n	8001bf6 <HAL_GPIO_Init+0x1f6>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a45      	ldr	r2, [pc, #276]	; (8001d00 <HAL_GPIO_Init+0x300>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d101      	bne.n	8001bf2 <HAL_GPIO_Init+0x1f2>
 8001bee:	2304      	movs	r3, #4
 8001bf0:	e008      	b.n	8001c04 <HAL_GPIO_Init+0x204>
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x204>
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e004      	b.n	8001c04 <HAL_GPIO_Init+0x204>
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	e002      	b.n	8001c04 <HAL_GPIO_Init+0x204>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <HAL_GPIO_Init+0x204>
 8001c02:	2300      	movs	r3, #0
 8001c04:	69fa      	ldr	r2, [r7, #28]
 8001c06:	f002 0203 	and.w	r2, r2, #3
 8001c0a:	0092      	lsls	r2, r2, #2
 8001c0c:	4093      	lsls	r3, r2
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c14:	4935      	ldr	r1, [pc, #212]	; (8001cec <HAL_GPIO_Init+0x2ec>)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	089b      	lsrs	r3, r3, #2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c22:	4b38      	ldr	r3, [pc, #224]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c46:	4a2f      	ldr	r2, [pc, #188]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c4c:	4b2d      	ldr	r3, [pc, #180]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c70:	4a24      	ldr	r2, [pc, #144]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c76:	4b23      	ldr	r3, [pc, #140]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c9a:	4a1a      	ldr	r2, [pc, #104]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca0:	4b18      	ldr	r3, [pc, #96]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cc4:	4a0f      	ldr	r2, [pc, #60]	; (8001d04 <HAL_GPIO_Init+0x304>)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	2b0f      	cmp	r3, #15
 8001cd4:	f67f aea2 	bls.w	8001a1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3724      	adds	r7, #36	; 0x24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40013800 	.word	0x40013800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	40020800 	.word	0x40020800
 8001cfc:	40020c00 	.word	0x40020c00
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40013c00 	.word	0x40013c00

08001d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	460b      	mov	r3, r1
 8001d12:	807b      	strh	r3, [r7, #2]
 8001d14:	4613      	mov	r3, r2
 8001d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d18:	787b      	ldrb	r3, [r7, #1]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d1e:	887a      	ldrh	r2, [r7, #2]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d24:	e003      	b.n	8001d2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d26:	887b      	ldrh	r3, [r7, #2]
 8001d28:	041a      	lsls	r2, r3, #16
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	619a      	str	r2, [r3, #24]
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
	...

08001d3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e267      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d075      	beq.n	8001e46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d5a:	4b88      	ldr	r3, [pc, #544]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 030c 	and.w	r3, r3, #12
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d00c      	beq.n	8001d80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d66:	4b85      	ldr	r3, [pc, #532]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d112      	bne.n	8001d98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d72:	4b82      	ldr	r3, [pc, #520]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d7e:	d10b      	bne.n	8001d98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d80:	4b7e      	ldr	r3, [pc, #504]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d05b      	beq.n	8001e44 <HAL_RCC_OscConfig+0x108>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d157      	bne.n	8001e44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e242      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001da0:	d106      	bne.n	8001db0 <HAL_RCC_OscConfig+0x74>
 8001da2:	4b76      	ldr	r3, [pc, #472]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a75      	ldr	r2, [pc, #468]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e01d      	b.n	8001dec <HAL_RCC_OscConfig+0xb0>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x98>
 8001dba:	4b70      	ldr	r3, [pc, #448]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a6f      	ldr	r2, [pc, #444]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	4b6d      	ldr	r3, [pc, #436]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a6c      	ldr	r2, [pc, #432]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0xb0>
 8001dd4:	4b69      	ldr	r3, [pc, #420]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a68      	ldr	r2, [pc, #416]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b66      	ldr	r3, [pc, #408]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a65      	ldr	r2, [pc, #404]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d013      	beq.n	8001e1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df4:	f7ff fc54 	bl	80016a0 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dfc:	f7ff fc50 	bl	80016a0 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b64      	cmp	r3, #100	; 0x64
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e207      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b5b      	ldr	r3, [pc, #364]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0f0      	beq.n	8001dfc <HAL_RCC_OscConfig+0xc0>
 8001e1a:	e014      	b.n	8001e46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff fc40 	bl	80016a0 <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e24:	f7ff fc3c 	bl	80016a0 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b64      	cmp	r3, #100	; 0x64
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e1f3      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e36:	4b51      	ldr	r3, [pc, #324]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1f0      	bne.n	8001e24 <HAL_RCC_OscConfig+0xe8>
 8001e42:	e000      	b.n	8001e46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d063      	beq.n	8001f1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e52:	4b4a      	ldr	r3, [pc, #296]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00b      	beq.n	8001e76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e5e:	4b47      	ldr	r3, [pc, #284]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e66:	2b08      	cmp	r3, #8
 8001e68:	d11c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e6a:	4b44      	ldr	r3, [pc, #272]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d116      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e76:	4b41      	ldr	r3, [pc, #260]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_RCC_OscConfig+0x152>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d001      	beq.n	8001e8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e1c7      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e8e:	4b3b      	ldr	r3, [pc, #236]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4937      	ldr	r1, [pc, #220]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea2:	e03a      	b.n	8001f1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d020      	beq.n	8001eee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eac:	4b34      	ldr	r3, [pc, #208]	; (8001f80 <HAL_RCC_OscConfig+0x244>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb2:	f7ff fbf5 	bl	80016a0 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001eba:	f7ff fbf1 	bl	80016a0 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e1a8      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ecc:	4b2b      	ldr	r3, [pc, #172]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0f0      	beq.n	8001eba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed8:	4b28      	ldr	r3, [pc, #160]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691b      	ldr	r3, [r3, #16]
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	4925      	ldr	r1, [pc, #148]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	600b      	str	r3, [r1, #0]
 8001eec:	e015      	b.n	8001f1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eee:	4b24      	ldr	r3, [pc, #144]	; (8001f80 <HAL_RCC_OscConfig+0x244>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef4:	f7ff fbd4 	bl	80016a0 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001efc:	f7ff fbd0 	bl	80016a0 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e187      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0e:	4b1b      	ldr	r3, [pc, #108]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d036      	beq.n	8001f94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d016      	beq.n	8001f5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <HAL_RCC_OscConfig+0x248>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7ff fbb4 	bl	80016a0 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f3c:	f7ff fbb0 	bl	80016a0 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e167      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_RCC_OscConfig+0x240>)
 8001f50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x200>
 8001f5a:	e01b      	b.n	8001f94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f5c:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <HAL_RCC_OscConfig+0x248>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f62:	f7ff fb9d 	bl	80016a0 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f68:	e00e      	b.n	8001f88 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f6a:	f7ff fb99 	bl	80016a0 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d907      	bls.n	8001f88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e150      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	42470000 	.word	0x42470000
 8001f84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f88:	4b88      	ldr	r3, [pc, #544]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8001f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1ea      	bne.n	8001f6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f000 8097 	beq.w	80020d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa6:	4b81      	ldr	r3, [pc, #516]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10f      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	4b7d      	ldr	r3, [pc, #500]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	4a7c      	ldr	r2, [pc, #496]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8001fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc2:	4b7a      	ldr	r3, [pc, #488]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fca:	60bb      	str	r3, [r7, #8]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd2:	4b77      	ldr	r3, [pc, #476]	; (80021b0 <HAL_RCC_OscConfig+0x474>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d118      	bne.n	8002010 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fde:	4b74      	ldr	r3, [pc, #464]	; (80021b0 <HAL_RCC_OscConfig+0x474>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a73      	ldr	r2, [pc, #460]	; (80021b0 <HAL_RCC_OscConfig+0x474>)
 8001fe4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fea:	f7ff fb59 	bl	80016a0 <HAL_GetTick>
 8001fee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff0:	e008      	b.n	8002004 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff2:	f7ff fb55 	bl	80016a0 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d901      	bls.n	8002004 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002000:	2303      	movs	r3, #3
 8002002:	e10c      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002004:	4b6a      	ldr	r3, [pc, #424]	; (80021b0 <HAL_RCC_OscConfig+0x474>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200c:	2b00      	cmp	r3, #0
 800200e:	d0f0      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d106      	bne.n	8002026 <HAL_RCC_OscConfig+0x2ea>
 8002018:	4b64      	ldr	r3, [pc, #400]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 800201a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800201c:	4a63      	ldr	r2, [pc, #396]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	6713      	str	r3, [r2, #112]	; 0x70
 8002024:	e01c      	b.n	8002060 <HAL_RCC_OscConfig+0x324>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2b05      	cmp	r3, #5
 800202c:	d10c      	bne.n	8002048 <HAL_RCC_OscConfig+0x30c>
 800202e:	4b5f      	ldr	r3, [pc, #380]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002032:	4a5e      	ldr	r2, [pc, #376]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002034:	f043 0304 	orr.w	r3, r3, #4
 8002038:	6713      	str	r3, [r2, #112]	; 0x70
 800203a:	4b5c      	ldr	r3, [pc, #368]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 800203c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800203e:	4a5b      	ldr	r2, [pc, #364]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6713      	str	r3, [r2, #112]	; 0x70
 8002046:	e00b      	b.n	8002060 <HAL_RCC_OscConfig+0x324>
 8002048:	4b58      	ldr	r3, [pc, #352]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 800204a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800204c:	4a57      	ldr	r2, [pc, #348]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 800204e:	f023 0301 	bic.w	r3, r3, #1
 8002052:	6713      	str	r3, [r2, #112]	; 0x70
 8002054:	4b55      	ldr	r3, [pc, #340]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002058:	4a54      	ldr	r2, [pc, #336]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 800205a:	f023 0304 	bic.w	r3, r3, #4
 800205e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d015      	beq.n	8002094 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002068:	f7ff fb1a 	bl	80016a0 <HAL_GetTick>
 800206c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206e:	e00a      	b.n	8002086 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002070:	f7ff fb16 	bl	80016a0 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	f241 3288 	movw	r2, #5000	; 0x1388
 800207e:	4293      	cmp	r3, r2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e0cb      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002086:	4b49      	ldr	r3, [pc, #292]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0ee      	beq.n	8002070 <HAL_RCC_OscConfig+0x334>
 8002092:	e014      	b.n	80020be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002094:	f7ff fb04 	bl	80016a0 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800209a:	e00a      	b.n	80020b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800209c:	f7ff fb00 	bl	80016a0 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e0b5      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b2:	4b3e      	ldr	r3, [pc, #248]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 80020b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1ee      	bne.n	800209c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020be:	7dfb      	ldrb	r3, [r7, #23]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d105      	bne.n	80020d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020c4:	4b39      	ldr	r3, [pc, #228]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	4a38      	ldr	r2, [pc, #224]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 80020ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 80a1 	beq.w	800221c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020da:	4b34      	ldr	r3, [pc, #208]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	2b08      	cmp	r3, #8
 80020e4:	d05c      	beq.n	80021a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d141      	bne.n	8002172 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ee:	4b31      	ldr	r3, [pc, #196]	; (80021b4 <HAL_RCC_OscConfig+0x478>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f4:	f7ff fad4 	bl	80016a0 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020fc:	f7ff fad0 	bl	80016a0 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e087      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800210e:	4b27      	ldr	r3, [pc, #156]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69da      	ldr	r2, [r3, #28]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002128:	019b      	lsls	r3, r3, #6
 800212a:	431a      	orrs	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002130:	085b      	lsrs	r3, r3, #1
 8002132:	3b01      	subs	r3, #1
 8002134:	041b      	lsls	r3, r3, #16
 8002136:	431a      	orrs	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213c:	061b      	lsls	r3, r3, #24
 800213e:	491b      	ldr	r1, [pc, #108]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002140:	4313      	orrs	r3, r2
 8002142:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002144:	4b1b      	ldr	r3, [pc, #108]	; (80021b4 <HAL_RCC_OscConfig+0x478>)
 8002146:	2201      	movs	r2, #1
 8002148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7ff faa9 	bl	80016a0 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002152:	f7ff faa5 	bl	80016a0 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e05c      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002164:	4b11      	ldr	r3, [pc, #68]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0x416>
 8002170:	e054      	b.n	800221c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002172:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <HAL_RCC_OscConfig+0x478>)
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002178:	f7ff fa92 	bl	80016a0 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002180:	f7ff fa8e 	bl	80016a0 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e045      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_RCC_OscConfig+0x470>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1f0      	bne.n	8002180 <HAL_RCC_OscConfig+0x444>
 800219e:	e03d      	b.n	800221c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d107      	bne.n	80021b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e038      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40007000 	.word	0x40007000
 80021b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021b8:	4b1b      	ldr	r3, [pc, #108]	; (8002228 <HAL_RCC_OscConfig+0x4ec>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d028      	beq.n	8002218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d121      	bne.n	8002218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021de:	429a      	cmp	r2, r3
 80021e0:	d11a      	bne.n	8002218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80021e8:	4013      	ands	r3, r2
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80021ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d111      	bne.n	8002218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fe:	085b      	lsrs	r3, r3, #1
 8002200:	3b01      	subs	r3, #1
 8002202:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002204:	429a      	cmp	r2, r3
 8002206:	d107      	bne.n	8002218 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002212:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e000      	b.n	800221e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3718      	adds	r7, #24
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800

0800222c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e0cc      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002240:	4b68      	ldr	r3, [pc, #416]	; (80023e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	429a      	cmp	r2, r3
 800224c:	d90c      	bls.n	8002268 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800224e:	4b65      	ldr	r3, [pc, #404]	; (80023e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002256:	4b63      	ldr	r3, [pc, #396]	; (80023e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	429a      	cmp	r2, r3
 8002262:	d001      	beq.n	8002268 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0b8      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d020      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002280:	4b59      	ldr	r3, [pc, #356]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	4a58      	ldr	r2, [pc, #352]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800228a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d005      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002298:	4b53      	ldr	r3, [pc, #332]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	4a52      	ldr	r2, [pc, #328]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 800229e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80022a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a4:	4b50      	ldr	r3, [pc, #320]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	494d      	ldr	r1, [pc, #308]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d044      	beq.n	800234c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ca:	4b47      	ldr	r3, [pc, #284]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d119      	bne.n	800230a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e07f      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d003      	beq.n	80022ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022e6:	2b03      	cmp	r3, #3
 80022e8:	d107      	bne.n	80022fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ea:	4b3f      	ldr	r3, [pc, #252]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d109      	bne.n	800230a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e06f      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022fa:	4b3b      	ldr	r3, [pc, #236]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e067      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800230a:	4b37      	ldr	r3, [pc, #220]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f023 0203 	bic.w	r2, r3, #3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	4934      	ldr	r1, [pc, #208]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002318:	4313      	orrs	r3, r2
 800231a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800231c:	f7ff f9c0 	bl	80016a0 <HAL_GetTick>
 8002320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002322:	e00a      	b.n	800233a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002324:	f7ff f9bc 	bl	80016a0 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002332:	4293      	cmp	r3, r2
 8002334:	d901      	bls.n	800233a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e04f      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233a:	4b2b      	ldr	r3, [pc, #172]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 020c 	and.w	r2, r3, #12
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	429a      	cmp	r2, r3
 800234a:	d1eb      	bne.n	8002324 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800234c:	4b25      	ldr	r3, [pc, #148]	; (80023e4 <HAL_RCC_ClockConfig+0x1b8>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	429a      	cmp	r2, r3
 8002358:	d20c      	bcs.n	8002374 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800235a:	4b22      	ldr	r3, [pc, #136]	; (80023e4 <HAL_RCC_ClockConfig+0x1b8>)
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002362:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	429a      	cmp	r2, r3
 800236e:	d001      	beq.n	8002374 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e032      	b.n	80023da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d008      	beq.n	8002392 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002380:	4b19      	ldr	r3, [pc, #100]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	4916      	ldr	r1, [pc, #88]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	4313      	orrs	r3, r2
 8002390:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d009      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800239e:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	490e      	ldr	r1, [pc, #56]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023b2:	f000 f821 	bl	80023f8 <HAL_RCC_GetSysClockFreq>
 80023b6:	4602      	mov	r2, r0
 80023b8:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	490a      	ldr	r1, [pc, #40]	; (80023ec <HAL_RCC_ClockConfig+0x1c0>)
 80023c4:	5ccb      	ldrb	r3, [r1, r3]
 80023c6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ca:	4a09      	ldr	r2, [pc, #36]	; (80023f0 <HAL_RCC_ClockConfig+0x1c4>)
 80023cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_RCC_ClockConfig+0x1c8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff f920 	bl	8001618 <HAL_InitTick>

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40023c00 	.word	0x40023c00
 80023e8:	40023800 	.word	0x40023800
 80023ec:	08008ed4 	.word	0x08008ed4
 80023f0:	2000000c 	.word	0x2000000c
 80023f4:	20000010 	.word	0x20000010

080023f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023fc:	b090      	sub	sp, #64	; 0x40
 80023fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002400:	2300      	movs	r3, #0
 8002402:	637b      	str	r3, [r7, #52]	; 0x34
 8002404:	2300      	movs	r3, #0
 8002406:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002408:	2300      	movs	r3, #0
 800240a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002410:	4b59      	ldr	r3, [pc, #356]	; (8002578 <HAL_RCC_GetSysClockFreq+0x180>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 030c 	and.w	r3, r3, #12
 8002418:	2b08      	cmp	r3, #8
 800241a:	d00d      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0x40>
 800241c:	2b08      	cmp	r3, #8
 800241e:	f200 80a1 	bhi.w	8002564 <HAL_RCC_GetSysClockFreq+0x16c>
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <HAL_RCC_GetSysClockFreq+0x34>
 8002426:	2b04      	cmp	r3, #4
 8002428:	d003      	beq.n	8002432 <HAL_RCC_GetSysClockFreq+0x3a>
 800242a:	e09b      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800242c:	4b53      	ldr	r3, [pc, #332]	; (800257c <HAL_RCC_GetSysClockFreq+0x184>)
 800242e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002430:	e09b      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002432:	4b53      	ldr	r3, [pc, #332]	; (8002580 <HAL_RCC_GetSysClockFreq+0x188>)
 8002434:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002436:	e098      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002438:	4b4f      	ldr	r3, [pc, #316]	; (8002578 <HAL_RCC_GetSysClockFreq+0x180>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002440:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002442:	4b4d      	ldr	r3, [pc, #308]	; (8002578 <HAL_RCC_GetSysClockFreq+0x180>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d028      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800244e:	4b4a      	ldr	r3, [pc, #296]	; (8002578 <HAL_RCC_GetSysClockFreq+0x180>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	099b      	lsrs	r3, r3, #6
 8002454:	2200      	movs	r2, #0
 8002456:	623b      	str	r3, [r7, #32]
 8002458:	627a      	str	r2, [r7, #36]	; 0x24
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002460:	2100      	movs	r1, #0
 8002462:	4b47      	ldr	r3, [pc, #284]	; (8002580 <HAL_RCC_GetSysClockFreq+0x188>)
 8002464:	fb03 f201 	mul.w	r2, r3, r1
 8002468:	2300      	movs	r3, #0
 800246a:	fb00 f303 	mul.w	r3, r0, r3
 800246e:	4413      	add	r3, r2
 8002470:	4a43      	ldr	r2, [pc, #268]	; (8002580 <HAL_RCC_GetSysClockFreq+0x188>)
 8002472:	fba0 1202 	umull	r1, r2, r0, r2
 8002476:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002478:	460a      	mov	r2, r1
 800247a:	62ba      	str	r2, [r7, #40]	; 0x28
 800247c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800247e:	4413      	add	r3, r2
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002484:	2200      	movs	r2, #0
 8002486:	61bb      	str	r3, [r7, #24]
 8002488:	61fa      	str	r2, [r7, #28]
 800248a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800248e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002492:	f7fd fea5 	bl	80001e0 <__aeabi_uldivmod>
 8002496:	4602      	mov	r2, r0
 8002498:	460b      	mov	r3, r1
 800249a:	4613      	mov	r3, r2
 800249c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800249e:	e053      	b.n	8002548 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024a0:	4b35      	ldr	r3, [pc, #212]	; (8002578 <HAL_RCC_GetSysClockFreq+0x180>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	099b      	lsrs	r3, r3, #6
 80024a6:	2200      	movs	r2, #0
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	617a      	str	r2, [r7, #20]
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80024b2:	f04f 0b00 	mov.w	fp, #0
 80024b6:	4652      	mov	r2, sl
 80024b8:	465b      	mov	r3, fp
 80024ba:	f04f 0000 	mov.w	r0, #0
 80024be:	f04f 0100 	mov.w	r1, #0
 80024c2:	0159      	lsls	r1, r3, #5
 80024c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024c8:	0150      	lsls	r0, r2, #5
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	ebb2 080a 	subs.w	r8, r2, sl
 80024d2:	eb63 090b 	sbc.w	r9, r3, fp
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	f04f 0300 	mov.w	r3, #0
 80024de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80024e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80024ea:	ebb2 0408 	subs.w	r4, r2, r8
 80024ee:	eb63 0509 	sbc.w	r5, r3, r9
 80024f2:	f04f 0200 	mov.w	r2, #0
 80024f6:	f04f 0300 	mov.w	r3, #0
 80024fa:	00eb      	lsls	r3, r5, #3
 80024fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002500:	00e2      	lsls	r2, r4, #3
 8002502:	4614      	mov	r4, r2
 8002504:	461d      	mov	r5, r3
 8002506:	eb14 030a 	adds.w	r3, r4, sl
 800250a:	603b      	str	r3, [r7, #0]
 800250c:	eb45 030b 	adc.w	r3, r5, fp
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	f04f 0300 	mov.w	r3, #0
 800251a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800251e:	4629      	mov	r1, r5
 8002520:	028b      	lsls	r3, r1, #10
 8002522:	4621      	mov	r1, r4
 8002524:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002528:	4621      	mov	r1, r4
 800252a:	028a      	lsls	r2, r1, #10
 800252c:	4610      	mov	r0, r2
 800252e:	4619      	mov	r1, r3
 8002530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002532:	2200      	movs	r2, #0
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	60fa      	str	r2, [r7, #12]
 8002538:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800253c:	f7fd fe50 	bl	80001e0 <__aeabi_uldivmod>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4613      	mov	r3, r2
 8002546:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002548:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <HAL_RCC_GetSysClockFreq+0x180>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	0c1b      	lsrs	r3, r3, #16
 800254e:	f003 0303 	and.w	r3, r3, #3
 8002552:	3301      	adds	r3, #1
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002558:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800255a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002560:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002562:	e002      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002564:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_RCC_GetSysClockFreq+0x184>)
 8002566:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002568:	bf00      	nop
    }
  }
  return sysclockfreq;
 800256a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800256c:	4618      	mov	r0, r3
 800256e:	3740      	adds	r7, #64	; 0x40
 8002570:	46bd      	mov	sp, r7
 8002572:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002576:	bf00      	nop
 8002578:	40023800 	.word	0x40023800
 800257c:	00f42400 	.word	0x00f42400
 8002580:	017d7840 	.word	0x017d7840

08002584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002588:	4b03      	ldr	r3, [pc, #12]	; (8002598 <HAL_RCC_GetHCLKFreq+0x14>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	2000000c 	.word	0x2000000c

0800259c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80025a0:	f7ff fff0 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025a4:	4602      	mov	r2, r0
 80025a6:	4b05      	ldr	r3, [pc, #20]	; (80025bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	0a9b      	lsrs	r3, r3, #10
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	4903      	ldr	r1, [pc, #12]	; (80025c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025b2:	5ccb      	ldrb	r3, [r1, r3]
 80025b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40023800 	.word	0x40023800
 80025c0:	08008ee4 	.word	0x08008ee4

080025c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025c8:	f7ff ffdc 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025cc:	4602      	mov	r2, r0
 80025ce:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	0b5b      	lsrs	r3, r3, #13
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	4903      	ldr	r1, [pc, #12]	; (80025e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025da:	5ccb      	ldrb	r3, [r1, r3]
 80025dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40023800 	.word	0x40023800
 80025e8:	08008ee4 	.word	0x08008ee4

080025ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e041      	b.n	8002682 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d106      	bne.n	8002618 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7fe fe30 	bl	8001278 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3304      	adds	r3, #4
 8002628:	4619      	mov	r1, r3
 800262a:	4610      	mov	r0, r2
 800262c:	f000 fea0 	bl	8003370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b01      	cmp	r3, #1
 800269e:	d001      	beq.n	80026a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e03c      	b.n	800271e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a1e      	ldr	r2, [pc, #120]	; (800272c <HAL_TIM_Base_Start+0xa0>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d018      	beq.n	80026e8 <HAL_TIM_Base_Start+0x5c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026be:	d013      	beq.n	80026e8 <HAL_TIM_Base_Start+0x5c>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a1a      	ldr	r2, [pc, #104]	; (8002730 <HAL_TIM_Base_Start+0xa4>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d00e      	beq.n	80026e8 <HAL_TIM_Base_Start+0x5c>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a19      	ldr	r2, [pc, #100]	; (8002734 <HAL_TIM_Base_Start+0xa8>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d009      	beq.n	80026e8 <HAL_TIM_Base_Start+0x5c>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a17      	ldr	r2, [pc, #92]	; (8002738 <HAL_TIM_Base_Start+0xac>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d004      	beq.n	80026e8 <HAL_TIM_Base_Start+0x5c>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a16      	ldr	r2, [pc, #88]	; (800273c <HAL_TIM_Base_Start+0xb0>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d111      	bne.n	800270c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2b06      	cmp	r3, #6
 80026f8:	d010      	beq.n	800271c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f042 0201 	orr.w	r2, r2, #1
 8002708:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800270a:	e007      	b.n	800271c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f042 0201 	orr.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	40010000 	.word	0x40010000
 8002730:	40000400 	.word	0x40000400
 8002734:	40000800 	.word	0x40000800
 8002738:	40000c00 	.word	0x40000c00
 800273c:	40014000 	.word	0x40014000

08002740 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e041      	b.n	80027d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d106      	bne.n	800276c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f839 	bl	80027de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3304      	adds	r3, #4
 800277c:	4619      	mov	r1, r3
 800277e:	4610      	mov	r0, r2
 8002780:	f000 fdf6 	bl	8003370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d109      	bne.n	8002818 <HAL_TIM_PWM_Start+0x24>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b01      	cmp	r3, #1
 800280e:	bf14      	ite	ne
 8002810:	2301      	movne	r3, #1
 8002812:	2300      	moveq	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	e022      	b.n	800285e <HAL_TIM_PWM_Start+0x6a>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	2b04      	cmp	r3, #4
 800281c:	d109      	bne.n	8002832 <HAL_TIM_PWM_Start+0x3e>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b01      	cmp	r3, #1
 8002828:	bf14      	ite	ne
 800282a:	2301      	movne	r3, #1
 800282c:	2300      	moveq	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	e015      	b.n	800285e <HAL_TIM_PWM_Start+0x6a>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b08      	cmp	r3, #8
 8002836:	d109      	bne.n	800284c <HAL_TIM_PWM_Start+0x58>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b01      	cmp	r3, #1
 8002842:	bf14      	ite	ne
 8002844:	2301      	movne	r3, #1
 8002846:	2300      	moveq	r3, #0
 8002848:	b2db      	uxtb	r3, r3
 800284a:	e008      	b.n	800285e <HAL_TIM_PWM_Start+0x6a>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b01      	cmp	r3, #1
 8002856:	bf14      	ite	ne
 8002858:	2301      	movne	r3, #1
 800285a:	2300      	moveq	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e068      	b.n	8002938 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d104      	bne.n	8002876 <HAL_TIM_PWM_Start+0x82>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2202      	movs	r2, #2
 8002870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002874:	e013      	b.n	800289e <HAL_TIM_PWM_Start+0xaa>
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	2b04      	cmp	r3, #4
 800287a:	d104      	bne.n	8002886 <HAL_TIM_PWM_Start+0x92>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2202      	movs	r2, #2
 8002880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002884:	e00b      	b.n	800289e <HAL_TIM_PWM_Start+0xaa>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b08      	cmp	r3, #8
 800288a:	d104      	bne.n	8002896 <HAL_TIM_PWM_Start+0xa2>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2202      	movs	r2, #2
 8002890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002894:	e003      	b.n	800289e <HAL_TIM_PWM_Start+0xaa>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2202      	movs	r2, #2
 800289a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2201      	movs	r2, #1
 80028a4:	6839      	ldr	r1, [r7, #0]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f001 f926 	bl	8003af8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a23      	ldr	r2, [pc, #140]	; (8002940 <HAL_TIM_PWM_Start+0x14c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d107      	bne.n	80028c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a1d      	ldr	r2, [pc, #116]	; (8002940 <HAL_TIM_PWM_Start+0x14c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d018      	beq.n	8002902 <HAL_TIM_PWM_Start+0x10e>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028d8:	d013      	beq.n	8002902 <HAL_TIM_PWM_Start+0x10e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a19      	ldr	r2, [pc, #100]	; (8002944 <HAL_TIM_PWM_Start+0x150>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00e      	beq.n	8002902 <HAL_TIM_PWM_Start+0x10e>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a17      	ldr	r2, [pc, #92]	; (8002948 <HAL_TIM_PWM_Start+0x154>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d009      	beq.n	8002902 <HAL_TIM_PWM_Start+0x10e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a16      	ldr	r2, [pc, #88]	; (800294c <HAL_TIM_PWM_Start+0x158>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d004      	beq.n	8002902 <HAL_TIM_PWM_Start+0x10e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a14      	ldr	r2, [pc, #80]	; (8002950 <HAL_TIM_PWM_Start+0x15c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d111      	bne.n	8002926 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 0307 	and.w	r3, r3, #7
 800290c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2b06      	cmp	r3, #6
 8002912:	d010      	beq.n	8002936 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 0201 	orr.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002924:	e007      	b.n	8002936 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 0201 	orr.w	r2, r2, #1
 8002934:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40010000 	.word	0x40010000
 8002944:	40000400 	.word	0x40000400
 8002948:	40000800 	.word	0x40000800
 800294c:	40000c00 	.word	0x40000c00
 8002950:	40014000 	.word	0x40014000

08002954 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e041      	b.n	80029ea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d106      	bne.n	8002980 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f839 	bl	80029f2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3304      	adds	r3, #4
 8002990:	4619      	mov	r1, r3
 8002992:	4610      	mov	r0, r2
 8002994:	f000 fcec 	bl	8003370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a12:	2300      	movs	r3, #0
 8002a14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d104      	bne.n	8002a26 <HAL_TIM_IC_Start_IT+0x1e>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	e013      	b.n	8002a4e <HAL_TIM_IC_Start_IT+0x46>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d104      	bne.n	8002a36 <HAL_TIM_IC_Start_IT+0x2e>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	e00b      	b.n	8002a4e <HAL_TIM_IC_Start_IT+0x46>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d104      	bne.n	8002a46 <HAL_TIM_IC_Start_IT+0x3e>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	e003      	b.n	8002a4e <HAL_TIM_IC_Start_IT+0x46>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d104      	bne.n	8002a60 <HAL_TIM_IC_Start_IT+0x58>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	e013      	b.n	8002a88 <HAL_TIM_IC_Start_IT+0x80>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d104      	bne.n	8002a70 <HAL_TIM_IC_Start_IT+0x68>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	e00b      	b.n	8002a88 <HAL_TIM_IC_Start_IT+0x80>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d104      	bne.n	8002a80 <HAL_TIM_IC_Start_IT+0x78>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	e003      	b.n	8002a88 <HAL_TIM_IC_Start_IT+0x80>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a8a:	7bbb      	ldrb	r3, [r7, #14]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d102      	bne.n	8002a96 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a90:	7b7b      	ldrb	r3, [r7, #13]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d001      	beq.n	8002a9a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e0c2      	b.n	8002c20 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d104      	bne.n	8002aaa <HAL_TIM_IC_Start_IT+0xa2>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aa8:	e013      	b.n	8002ad2 <HAL_TIM_IC_Start_IT+0xca>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d104      	bne.n	8002aba <HAL_TIM_IC_Start_IT+0xb2>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab8:	e00b      	b.n	8002ad2 <HAL_TIM_IC_Start_IT+0xca>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d104      	bne.n	8002aca <HAL_TIM_IC_Start_IT+0xc2>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ac8:	e003      	b.n	8002ad2 <HAL_TIM_IC_Start_IT+0xca>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d104      	bne.n	8002ae2 <HAL_TIM_IC_Start_IT+0xda>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2202      	movs	r2, #2
 8002adc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ae0:	e013      	b.n	8002b0a <HAL_TIM_IC_Start_IT+0x102>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d104      	bne.n	8002af2 <HAL_TIM_IC_Start_IT+0xea>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2202      	movs	r2, #2
 8002aec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002af0:	e00b      	b.n	8002b0a <HAL_TIM_IC_Start_IT+0x102>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d104      	bne.n	8002b02 <HAL_TIM_IC_Start_IT+0xfa>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b00:	e003      	b.n	8002b0a <HAL_TIM_IC_Start_IT+0x102>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2202      	movs	r2, #2
 8002b06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b0c      	cmp	r3, #12
 8002b0e:	d841      	bhi.n	8002b94 <HAL_TIM_IC_Start_IT+0x18c>
 8002b10:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <HAL_TIM_IC_Start_IT+0x110>)
 8002b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b16:	bf00      	nop
 8002b18:	08002b4d 	.word	0x08002b4d
 8002b1c:	08002b95 	.word	0x08002b95
 8002b20:	08002b95 	.word	0x08002b95
 8002b24:	08002b95 	.word	0x08002b95
 8002b28:	08002b5f 	.word	0x08002b5f
 8002b2c:	08002b95 	.word	0x08002b95
 8002b30:	08002b95 	.word	0x08002b95
 8002b34:	08002b95 	.word	0x08002b95
 8002b38:	08002b71 	.word	0x08002b71
 8002b3c:	08002b95 	.word	0x08002b95
 8002b40:	08002b95 	.word	0x08002b95
 8002b44:	08002b95 	.word	0x08002b95
 8002b48:	08002b83 	.word	0x08002b83
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0202 	orr.w	r2, r2, #2
 8002b5a:	60da      	str	r2, [r3, #12]
      break;
 8002b5c:	e01d      	b.n	8002b9a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68da      	ldr	r2, [r3, #12]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f042 0204 	orr.w	r2, r2, #4
 8002b6c:	60da      	str	r2, [r3, #12]
      break;
 8002b6e:	e014      	b.n	8002b9a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0208 	orr.w	r2, r2, #8
 8002b7e:	60da      	str	r2, [r3, #12]
      break;
 8002b80:	e00b      	b.n	8002b9a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f042 0210 	orr.w	r2, r2, #16
 8002b90:	60da      	str	r2, [r3, #12]
      break;
 8002b92:	e002      	b.n	8002b9a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
      break;
 8002b98:	bf00      	nop
  }

  if (status == HAL_OK)
 8002b9a:	7bfb      	ldrb	r3, [r7, #15]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d13e      	bne.n	8002c1e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	6839      	ldr	r1, [r7, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f000 ffa5 	bl	8003af8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a1d      	ldr	r2, [pc, #116]	; (8002c28 <HAL_TIM_IC_Start_IT+0x220>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d018      	beq.n	8002bea <HAL_TIM_IC_Start_IT+0x1e2>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bc0:	d013      	beq.n	8002bea <HAL_TIM_IC_Start_IT+0x1e2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a19      	ldr	r2, [pc, #100]	; (8002c2c <HAL_TIM_IC_Start_IT+0x224>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d00e      	beq.n	8002bea <HAL_TIM_IC_Start_IT+0x1e2>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a17      	ldr	r2, [pc, #92]	; (8002c30 <HAL_TIM_IC_Start_IT+0x228>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d009      	beq.n	8002bea <HAL_TIM_IC_Start_IT+0x1e2>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a16      	ldr	r2, [pc, #88]	; (8002c34 <HAL_TIM_IC_Start_IT+0x22c>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d004      	beq.n	8002bea <HAL_TIM_IC_Start_IT+0x1e2>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a14      	ldr	r2, [pc, #80]	; (8002c38 <HAL_TIM_IC_Start_IT+0x230>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d111      	bne.n	8002c0e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b06      	cmp	r3, #6
 8002bfa:	d010      	beq.n	8002c1e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c0c:	e007      	b.n	8002c1e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f042 0201 	orr.w	r2, r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40010000 	.word	0x40010000
 8002c2c:	40000400 	.word	0x40000400
 8002c30:	40000800 	.word	0x40000800
 8002c34:	40000c00 	.word	0x40000c00
 8002c38:	40014000 	.word	0x40014000

08002c3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d122      	bne.n	8002c98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d11b      	bne.n	8002c98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f06f 0202 	mvn.w	r2, #2
 8002c68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f003 0303 	and.w	r3, r3, #3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7fe f91c 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8002c84:	e005      	b.n	8002c92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fb54 	bl	8003334 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 fb5b 	bl	8003348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d122      	bne.n	8002cec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d11b      	bne.n	8002cec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0204 	mvn.w	r2, #4
 8002cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7fe f8f2 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8002cd8:	e005      	b.n	8002ce6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 fb2a 	bl	8003334 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 fb31 	bl	8003348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d122      	bne.n	8002d40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f003 0308 	and.w	r3, r3, #8
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	d11b      	bne.n	8002d40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f06f 0208 	mvn.w	r2, #8
 8002d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2204      	movs	r2, #4
 8002d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7fe f8c8 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8002d2c:	e005      	b.n	8002d3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fb00 	bl	8003334 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 fb07 	bl	8003348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	f003 0310 	and.w	r3, r3, #16
 8002d4a:	2b10      	cmp	r3, #16
 8002d4c:	d122      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b10      	cmp	r3, #16
 8002d5a:	d11b      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f06f 0210 	mvn.w	r2, #16
 8002d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2208      	movs	r2, #8
 8002d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fe f89e 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8002d80:	e005      	b.n	8002d8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fad6 	bl	8003334 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 fadd 	bl	8003348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d10e      	bne.n	8002dc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d107      	bne.n	8002dc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f06f 0201 	mvn.w	r2, #1
 8002db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 fab0 	bl	8003320 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dca:	2b80      	cmp	r3, #128	; 0x80
 8002dcc:	d10e      	bne.n	8002dec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dd8:	2b80      	cmp	r3, #128	; 0x80
 8002dda:	d107      	bne.n	8002dec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 ff24 	bl	8003c34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df6:	2b40      	cmp	r3, #64	; 0x40
 8002df8:	d10e      	bne.n	8002e18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e04:	2b40      	cmp	r3, #64	; 0x40
 8002e06:	d107      	bne.n	8002e18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 faa2 	bl	800335c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	f003 0320 	and.w	r3, r3, #32
 8002e22:	2b20      	cmp	r3, #32
 8002e24:	d10e      	bne.n	8002e44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b20      	cmp	r3, #32
 8002e32:	d107      	bne.n	8002e44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f06f 0220 	mvn.w	r2, #32
 8002e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 feee 	bl	8003c20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e44:	bf00      	nop
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d101      	bne.n	8002e6a <HAL_TIM_IC_ConfigChannel+0x1e>
 8002e66:	2302      	movs	r3, #2
 8002e68:	e088      	b.n	8002f7c <HAL_TIM_IC_ConfigChannel+0x130>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d11b      	bne.n	8002eb0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6818      	ldr	r0, [r3, #0]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	6819      	ldr	r1, [r3, #0]
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f000 fc7e 	bl	8003788 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699a      	ldr	r2, [r3, #24]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 020c 	bic.w	r2, r2, #12
 8002e9a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6999      	ldr	r1, [r3, #24]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	619a      	str	r2, [r3, #24]
 8002eae:	e060      	b.n	8002f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d11c      	bne.n	8002ef0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	6819      	ldr	r1, [r3, #0]
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f000 fcf6 	bl	80038b6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699a      	ldr	r2, [r3, #24]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002ed8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6999      	ldr	r1, [r3, #24]
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	021a      	lsls	r2, r3, #8
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	619a      	str	r2, [r3, #24]
 8002eee:	e040      	b.n	8002f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d11b      	bne.n	8002f2e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6818      	ldr	r0, [r3, #0]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	6819      	ldr	r1, [r3, #0]
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f000 fd43 	bl	8003990 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	69da      	ldr	r2, [r3, #28]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 020c 	bic.w	r2, r2, #12
 8002f18:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	69d9      	ldr	r1, [r3, #28]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	61da      	str	r2, [r3, #28]
 8002f2c:	e021      	b.n	8002f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b0c      	cmp	r3, #12
 8002f32:	d11c      	bne.n	8002f6e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	6819      	ldr	r1, [r3, #0]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	f000 fd60 	bl	8003a08 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	69da      	ldr	r2, [r3, #28]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002f56:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	69d9      	ldr	r1, [r3, #28]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	021a      	lsls	r2, r3, #8
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	61da      	str	r2, [r3, #28]
 8002f6c:	e001      	b.n	8002f72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f90:	2300      	movs	r3, #0
 8002f92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	e0ae      	b.n	8003100 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b0c      	cmp	r3, #12
 8002fae:	f200 809f 	bhi.w	80030f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002fb2:	a201      	add	r2, pc, #4	; (adr r2, 8002fb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb8:	08002fed 	.word	0x08002fed
 8002fbc:	080030f1 	.word	0x080030f1
 8002fc0:	080030f1 	.word	0x080030f1
 8002fc4:	080030f1 	.word	0x080030f1
 8002fc8:	0800302d 	.word	0x0800302d
 8002fcc:	080030f1 	.word	0x080030f1
 8002fd0:	080030f1 	.word	0x080030f1
 8002fd4:	080030f1 	.word	0x080030f1
 8002fd8:	0800306f 	.word	0x0800306f
 8002fdc:	080030f1 	.word	0x080030f1
 8002fe0:	080030f1 	.word	0x080030f1
 8002fe4:	080030f1 	.word	0x080030f1
 8002fe8:	080030af 	.word	0x080030af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 fa3c 	bl	8003470 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0208 	orr.w	r2, r2, #8
 8003006:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	699a      	ldr	r2, [r3, #24]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0204 	bic.w	r2, r2, #4
 8003016:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6999      	ldr	r1, [r3, #24]
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	691a      	ldr	r2, [r3, #16]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	430a      	orrs	r2, r1
 8003028:	619a      	str	r2, [r3, #24]
      break;
 800302a:	e064      	b.n	80030f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	4618      	mov	r0, r3
 8003034:	f000 fa82 	bl	800353c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003046:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	699a      	ldr	r2, [r3, #24]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6999      	ldr	r1, [r3, #24]
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	021a      	lsls	r2, r3, #8
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	619a      	str	r2, [r3, #24]
      break;
 800306c:	e043      	b.n	80030f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68b9      	ldr	r1, [r7, #8]
 8003074:	4618      	mov	r0, r3
 8003076:	f000 facd 	bl	8003614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	69da      	ldr	r2, [r3, #28]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0208 	orr.w	r2, r2, #8
 8003088:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69da      	ldr	r2, [r3, #28]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0204 	bic.w	r2, r2, #4
 8003098:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	69d9      	ldr	r1, [r3, #28]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	691a      	ldr	r2, [r3, #16]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	61da      	str	r2, [r3, #28]
      break;
 80030ac:	e023      	b.n	80030f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68b9      	ldr	r1, [r7, #8]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 fb17 	bl	80036e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	69da      	ldr	r2, [r3, #28]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	69da      	ldr	r2, [r3, #28]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	69d9      	ldr	r1, [r3, #28]
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	021a      	lsls	r2, r3, #8
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	61da      	str	r2, [r3, #28]
      break;
 80030ee:	e002      	b.n	80030f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	75fb      	strb	r3, [r7, #23]
      break;
 80030f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800311c:	2b01      	cmp	r3, #1
 800311e:	d101      	bne.n	8003124 <HAL_TIM_ConfigClockSource+0x1c>
 8003120:	2302      	movs	r3, #2
 8003122:	e0b4      	b.n	800328e <HAL_TIM_ConfigClockSource+0x186>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800314a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800315c:	d03e      	beq.n	80031dc <HAL_TIM_ConfigClockSource+0xd4>
 800315e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003162:	f200 8087 	bhi.w	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 8003166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800316a:	f000 8086 	beq.w	800327a <HAL_TIM_ConfigClockSource+0x172>
 800316e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003172:	d87f      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 8003174:	2b70      	cmp	r3, #112	; 0x70
 8003176:	d01a      	beq.n	80031ae <HAL_TIM_ConfigClockSource+0xa6>
 8003178:	2b70      	cmp	r3, #112	; 0x70
 800317a:	d87b      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 800317c:	2b60      	cmp	r3, #96	; 0x60
 800317e:	d050      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0x11a>
 8003180:	2b60      	cmp	r3, #96	; 0x60
 8003182:	d877      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 8003184:	2b50      	cmp	r3, #80	; 0x50
 8003186:	d03c      	beq.n	8003202 <HAL_TIM_ConfigClockSource+0xfa>
 8003188:	2b50      	cmp	r3, #80	; 0x50
 800318a:	d873      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 800318c:	2b40      	cmp	r3, #64	; 0x40
 800318e:	d058      	beq.n	8003242 <HAL_TIM_ConfigClockSource+0x13a>
 8003190:	2b40      	cmp	r3, #64	; 0x40
 8003192:	d86f      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 8003194:	2b30      	cmp	r3, #48	; 0x30
 8003196:	d064      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0x15a>
 8003198:	2b30      	cmp	r3, #48	; 0x30
 800319a:	d86b      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 800319c:	2b20      	cmp	r3, #32
 800319e:	d060      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0x15a>
 80031a0:	2b20      	cmp	r3, #32
 80031a2:	d867      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d05c      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0x15a>
 80031a8:	2b10      	cmp	r3, #16
 80031aa:	d05a      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0x15a>
 80031ac:	e062      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	6899      	ldr	r1, [r3, #8]
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f000 fc7b 	bl	8003ab8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	609a      	str	r2, [r3, #8]
      break;
 80031da:	e04f      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	6899      	ldr	r1, [r3, #8]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f000 fc64 	bl	8003ab8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031fe:	609a      	str	r2, [r3, #8]
      break;
 8003200:	e03c      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6818      	ldr	r0, [r3, #0]
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	6859      	ldr	r1, [r3, #4]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	461a      	mov	r2, r3
 8003210:	f000 fb22 	bl	8003858 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2150      	movs	r1, #80	; 0x50
 800321a:	4618      	mov	r0, r3
 800321c:	f000 fc31 	bl	8003a82 <TIM_ITRx_SetConfig>
      break;
 8003220:	e02c      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6818      	ldr	r0, [r3, #0]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	6859      	ldr	r1, [r3, #4]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	461a      	mov	r2, r3
 8003230:	f000 fb7e 	bl	8003930 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2160      	movs	r1, #96	; 0x60
 800323a:	4618      	mov	r0, r3
 800323c:	f000 fc21 	bl	8003a82 <TIM_ITRx_SetConfig>
      break;
 8003240:	e01c      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6818      	ldr	r0, [r3, #0]
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	6859      	ldr	r1, [r3, #4]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	461a      	mov	r2, r3
 8003250:	f000 fb02 	bl	8003858 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2140      	movs	r1, #64	; 0x40
 800325a:	4618      	mov	r0, r3
 800325c:	f000 fc11 	bl	8003a82 <TIM_ITRx_SetConfig>
      break;
 8003260:	e00c      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4619      	mov	r1, r3
 800326c:	4610      	mov	r0, r2
 800326e:	f000 fc08 	bl	8003a82 <TIM_ITRx_SetConfig>
      break;
 8003272:	e003      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
      break;
 8003278:	e000      	b.n	800327c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800327a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800328c:	7bfb      	ldrb	r3, [r7, #15]
}
 800328e:	4618      	mov	r0, r3
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
	...

08003298 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b0c      	cmp	r3, #12
 80032aa:	d831      	bhi.n	8003310 <HAL_TIM_ReadCapturedValue+0x78>
 80032ac:	a201      	add	r2, pc, #4	; (adr r2, 80032b4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80032ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b2:	bf00      	nop
 80032b4:	080032e9 	.word	0x080032e9
 80032b8:	08003311 	.word	0x08003311
 80032bc:	08003311 	.word	0x08003311
 80032c0:	08003311 	.word	0x08003311
 80032c4:	080032f3 	.word	0x080032f3
 80032c8:	08003311 	.word	0x08003311
 80032cc:	08003311 	.word	0x08003311
 80032d0:	08003311 	.word	0x08003311
 80032d4:	080032fd 	.word	0x080032fd
 80032d8:	08003311 	.word	0x08003311
 80032dc:	08003311 	.word	0x08003311
 80032e0:	08003311 	.word	0x08003311
 80032e4:	08003307 	.word	0x08003307
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ee:	60fb      	str	r3, [r7, #12]

      break;
 80032f0:	e00f      	b.n	8003312 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f8:	60fb      	str	r3, [r7, #12]

      break;
 80032fa:	e00a      	b.n	8003312 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003302:	60fb      	str	r3, [r7, #12]

      break;
 8003304:	e005      	b.n	8003312 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	60fb      	str	r3, [r7, #12]

      break;
 800330e:	e000      	b.n	8003312 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003310:	bf00      	nop
  }

  return tmpreg;
 8003312:	68fb      	ldr	r3, [r7, #12]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a34      	ldr	r2, [pc, #208]	; (8003454 <TIM_Base_SetConfig+0xe4>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00f      	beq.n	80033a8 <TIM_Base_SetConfig+0x38>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800338e:	d00b      	beq.n	80033a8 <TIM_Base_SetConfig+0x38>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a31      	ldr	r2, [pc, #196]	; (8003458 <TIM_Base_SetConfig+0xe8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d007      	beq.n	80033a8 <TIM_Base_SetConfig+0x38>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a30      	ldr	r2, [pc, #192]	; (800345c <TIM_Base_SetConfig+0xec>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d003      	beq.n	80033a8 <TIM_Base_SetConfig+0x38>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a2f      	ldr	r2, [pc, #188]	; (8003460 <TIM_Base_SetConfig+0xf0>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d108      	bne.n	80033ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a25      	ldr	r2, [pc, #148]	; (8003454 <TIM_Base_SetConfig+0xe4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d01b      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c8:	d017      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a22      	ldr	r2, [pc, #136]	; (8003458 <TIM_Base_SetConfig+0xe8>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d013      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a21      	ldr	r2, [pc, #132]	; (800345c <TIM_Base_SetConfig+0xec>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d00f      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a20      	ldr	r2, [pc, #128]	; (8003460 <TIM_Base_SetConfig+0xf0>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00b      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a1f      	ldr	r2, [pc, #124]	; (8003464 <TIM_Base_SetConfig+0xf4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d007      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a1e      	ldr	r2, [pc, #120]	; (8003468 <TIM_Base_SetConfig+0xf8>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d003      	beq.n	80033fa <TIM_Base_SetConfig+0x8a>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a1d      	ldr	r2, [pc, #116]	; (800346c <TIM_Base_SetConfig+0xfc>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d108      	bne.n	800340c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	4313      	orrs	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a08      	ldr	r2, [pc, #32]	; (8003454 <TIM_Base_SetConfig+0xe4>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d103      	bne.n	8003440 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	691a      	ldr	r2, [r3, #16]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	615a      	str	r2, [r3, #20]
}
 8003446:	bf00      	nop
 8003448:	3714      	adds	r7, #20
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40010000 	.word	0x40010000
 8003458:	40000400 	.word	0x40000400
 800345c:	40000800 	.word	0x40000800
 8003460:	40000c00 	.word	0x40000c00
 8003464:	40014000 	.word	0x40014000
 8003468:	40014400 	.word	0x40014400
 800346c:	40014800 	.word	0x40014800

08003470 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003470:	b480      	push	{r7}
 8003472:	b087      	sub	sp, #28
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	f023 0201 	bic.w	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800349e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f023 0303 	bic.w	r3, r3, #3
 80034a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f023 0302 	bic.w	r3, r3, #2
 80034b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a1c      	ldr	r2, [pc, #112]	; (8003538 <TIM_OC1_SetConfig+0xc8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d10c      	bne.n	80034e6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f023 0308 	bic.w	r3, r3, #8
 80034d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	4313      	orrs	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f023 0304 	bic.w	r3, r3, #4
 80034e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a13      	ldr	r2, [pc, #76]	; (8003538 <TIM_OC1_SetConfig+0xc8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d111      	bne.n	8003512 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	4313      	orrs	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	621a      	str	r2, [r3, #32]
}
 800352c:	bf00      	nop
 800352e:	371c      	adds	r7, #28
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	40010000 	.word	0x40010000

0800353c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800353c:	b480      	push	{r7}
 800353e:	b087      	sub	sp, #28
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	f023 0210 	bic.w	r2, r3, #16
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800356a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	021b      	lsls	r3, r3, #8
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	4313      	orrs	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f023 0320 	bic.w	r3, r3, #32
 8003586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a1e      	ldr	r2, [pc, #120]	; (8003610 <TIM_OC2_SetConfig+0xd4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d10d      	bne.n	80035b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a15      	ldr	r2, [pc, #84]	; (8003610 <TIM_OC2_SetConfig+0xd4>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d113      	bne.n	80035e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	4313      	orrs	r3, r2
 80035da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	621a      	str	r2, [r3, #32]
}
 8003602:	bf00      	nop
 8003604:	371c      	adds	r7, #28
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	40010000 	.word	0x40010000

08003614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003614:	b480      	push	{r7}
 8003616:	b087      	sub	sp, #28
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 0303 	bic.w	r3, r3, #3
 800364a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	4313      	orrs	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800365c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	4313      	orrs	r3, r2
 8003668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a1d      	ldr	r2, [pc, #116]	; (80036e4 <TIM_OC3_SetConfig+0xd0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d10d      	bne.n	800368e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003678:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	021b      	lsls	r3, r3, #8
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	4313      	orrs	r3, r2
 8003684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800368c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a14      	ldr	r2, [pc, #80]	; (80036e4 <TIM_OC3_SetConfig+0xd0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d113      	bne.n	80036be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800369c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	011b      	lsls	r3, r3, #4
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	621a      	str	r2, [r3, #32]
}
 80036d8:	bf00      	nop
 80036da:	371c      	adds	r7, #28
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	40010000 	.word	0x40010000

080036e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b087      	sub	sp, #28
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800371e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4313      	orrs	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	031b      	lsls	r3, r3, #12
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a10      	ldr	r2, [pc, #64]	; (8003784 <TIM_OC4_SetConfig+0x9c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d109      	bne.n	800375c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800374e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	019b      	lsls	r3, r3, #6
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	621a      	str	r2, [r3, #32]
}
 8003776:	bf00      	nop
 8003778:	371c      	adds	r7, #28
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40010000 	.word	0x40010000

08003788 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003788:	b480      	push	{r7}
 800378a:	b087      	sub	sp, #28
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
 8003794:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	f023 0201 	bic.w	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a1b      	ldr	r3, [r3, #32]
 80037ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a24      	ldr	r2, [pc, #144]	; (8003844 <TIM_TI1_SetConfig+0xbc>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d013      	beq.n	80037de <TIM_TI1_SetConfig+0x56>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037bc:	d00f      	beq.n	80037de <TIM_TI1_SetConfig+0x56>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4a21      	ldr	r2, [pc, #132]	; (8003848 <TIM_TI1_SetConfig+0xc0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d00b      	beq.n	80037de <TIM_TI1_SetConfig+0x56>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4a20      	ldr	r2, [pc, #128]	; (800384c <TIM_TI1_SetConfig+0xc4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d007      	beq.n	80037de <TIM_TI1_SetConfig+0x56>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	4a1f      	ldr	r2, [pc, #124]	; (8003850 <TIM_TI1_SetConfig+0xc8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d003      	beq.n	80037de <TIM_TI1_SetConfig+0x56>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	4a1e      	ldr	r2, [pc, #120]	; (8003854 <TIM_TI1_SetConfig+0xcc>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d101      	bne.n	80037e2 <TIM_TI1_SetConfig+0x5a>
 80037de:	2301      	movs	r3, #1
 80037e0:	e000      	b.n	80037e4 <TIM_TI1_SetConfig+0x5c>
 80037e2:	2300      	movs	r3, #0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	f023 0303 	bic.w	r3, r3, #3
 80037ee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]
 80037f8:	e003      	b.n	8003802 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003808:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	b2db      	uxtb	r3, r3
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	4313      	orrs	r3, r2
 8003814:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	f023 030a 	bic.w	r3, r3, #10
 800381c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	f003 030a 	and.w	r3, r3, #10
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4313      	orrs	r3, r2
 8003828:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	621a      	str	r2, [r3, #32]
}
 8003836:	bf00      	nop
 8003838:	371c      	adds	r7, #28
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40010000 	.word	0x40010000
 8003848:	40000400 	.word	0x40000400
 800384c:	40000800 	.word	0x40000800
 8003850:	40000c00 	.word	0x40000c00
 8003854:	40014000 	.word	0x40014000

08003858 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	f023 0201 	bic.w	r2, r3, #1
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4313      	orrs	r3, r2
 800388c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f023 030a 	bic.w	r3, r3, #10
 8003894:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	4313      	orrs	r3, r2
 800389c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	621a      	str	r2, [r3, #32]
}
 80038aa:	bf00      	nop
 80038ac:	371c      	adds	r7, #28
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b087      	sub	sp, #28
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	60f8      	str	r0, [r7, #12]
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f023 0210 	bic.w	r2, r3, #16
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	021b      	lsls	r3, r3, #8
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	031b      	lsls	r3, r3, #12
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003908:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	011b      	lsls	r3, r3, #4
 800390e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	621a      	str	r2, [r3, #32]
}
 8003924:	bf00      	nop
 8003926:	371c      	adds	r7, #28
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	f023 0210 	bic.w	r2, r3, #16
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800395a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	031b      	lsls	r3, r3, #12
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800396c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	621a      	str	r2, [r3, #32]
}
 8003984:	bf00      	nop
 8003986:	371c      	adds	r7, #28
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	69db      	ldr	r3, [r3, #28]
 80039ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f023 0303 	bic.w	r3, r3, #3
 80039bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80039e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	021b      	lsls	r3, r3, #8
 80039e6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	621a      	str	r2, [r3, #32]
}
 80039fc:	bf00      	nop
 80039fe:	371c      	adds	r7, #28
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	69db      	ldr	r3, [r3, #28]
 8003a26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a34:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	021b      	lsls	r3, r3, #8
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a46:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	031b      	lsls	r3, r3, #12
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003a5a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	031b      	lsls	r3, r3, #12
 8003a60:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	621a      	str	r2, [r3, #32]
}
 8003a76:	bf00      	nop
 8003a78:	371c      	adds	r7, #28
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f043 0307 	orr.w	r3, r3, #7
 8003aa4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	609a      	str	r2, [r3, #8]
}
 8003aac:	bf00      	nop
 8003aae:	3714      	adds	r7, #20
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ad2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	021a      	lsls	r2, r3, #8
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	609a      	str	r2, [r3, #8]
}
 8003aec:	bf00      	nop
 8003aee:	371c      	adds	r7, #28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f003 031f 	and.w	r3, r3, #31
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1a      	ldr	r2, [r3, #32]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	401a      	ands	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6a1a      	ldr	r2, [r3, #32]
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	f003 031f 	and.w	r3, r3, #31
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b30:	431a      	orrs	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	621a      	str	r2, [r3, #32]
}
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e050      	b.n	8003bfe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a1c      	ldr	r2, [pc, #112]	; (8003c0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d018      	beq.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba8:	d013      	beq.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a18      	ldr	r2, [pc, #96]	; (8003c10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d00e      	beq.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a16      	ldr	r2, [pc, #88]	; (8003c14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d009      	beq.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a15      	ldr	r2, [pc, #84]	; (8003c18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d004      	beq.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a13      	ldr	r2, [pc, #76]	; (8003c1c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d10c      	bne.n	8003bec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40010000 	.word	0x40010000
 8003c10:	40000400 	.word	0x40000400
 8003c14:	40000800 	.word	0x40000800
 8003c18:	40000c00 	.word	0x40000c00
 8003c1c:	40014000 	.word	0x40014000

08003c20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e03f      	b.n	8003cda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d106      	bne.n	8003c74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fd fbe2 	bl	8001438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2224      	movs	r2, #36	; 0x24
 8003c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 fcdf 	bl	8004650 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	691a      	ldr	r2, [r3, #16]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ca0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	695a      	ldr	r2, [r3, #20]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b084      	sub	sp, #16
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	4613      	mov	r3, r2
 8003cee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	2b20      	cmp	r3, #32
 8003cfa:	d11d      	bne.n	8003d38 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_UART_Receive_IT+0x26>
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e016      	b.n	8003d3a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d101      	bne.n	8003d1a <HAL_UART_Receive_IT+0x38>
 8003d16:	2302      	movs	r3, #2
 8003d18:	e00f      	b.n	8003d3a <HAL_UART_Receive_IT+0x58>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d28:	88fb      	ldrh	r3, [r7, #6]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	68b9      	ldr	r1, [r7, #8]
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 fab6 	bl	80042a0 <UART_Start_Receive_IT>
 8003d34:	4603      	mov	r3, r0
 8003d36:	e000      	b.n	8003d3a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003d38:	2302      	movs	r3, #2
  }
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
	...

08003d44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b0ba      	sub	sp, #232	; 0xe8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d7a:	f003 030f 	and.w	r3, r3, #15
 8003d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003d82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10f      	bne.n	8003daa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d8e:	f003 0320 	and.w	r3, r3, #32
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d009      	beq.n	8003daa <HAL_UART_IRQHandler+0x66>
 8003d96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fb99 	bl	80044da <UART_Receive_IT>
      return;
 8003da8:	e256      	b.n	8004258 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003daa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 80de 	beq.w	8003f70 <HAL_UART_IRQHandler+0x22c>
 8003db4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d106      	bne.n	8003dce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dc4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f000 80d1 	beq.w	8003f70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <HAL_UART_IRQHandler+0xae>
 8003dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f043 0201 	orr.w	r2, r3, #1
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00b      	beq.n	8003e16 <HAL_UART_IRQHandler+0xd2>
 8003dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d005      	beq.n	8003e16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	f043 0202 	orr.w	r2, r3, #2
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00b      	beq.n	8003e3a <HAL_UART_IRQHandler+0xf6>
 8003e22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d005      	beq.n	8003e3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	f043 0204 	orr.w	r2, r3, #4
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d011      	beq.n	8003e6a <HAL_UART_IRQHandler+0x126>
 8003e46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e4a:	f003 0320 	and.w	r3, r3, #32
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d105      	bne.n	8003e5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d005      	beq.n	8003e6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	f043 0208 	orr.w	r2, r3, #8
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 81ed 	beq.w	800424e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e78:	f003 0320 	and.w	r3, r3, #32
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d008      	beq.n	8003e92 <HAL_UART_IRQHandler+0x14e>
 8003e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e84:	f003 0320 	and.w	r3, r3, #32
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d002      	beq.n	8003e92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 fb24 	bl	80044da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9c:	2b40      	cmp	r3, #64	; 0x40
 8003e9e:	bf0c      	ite	eq
 8003ea0:	2301      	moveq	r3, #1
 8003ea2:	2300      	movne	r3, #0
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d103      	bne.n	8003ebe <HAL_UART_IRQHandler+0x17a>
 8003eb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d04f      	beq.n	8003f5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fa2c 	bl	800431c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d141      	bne.n	8003f56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	3314      	adds	r3, #20
 8003ed8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003edc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ee0:	e853 3f00 	ldrex	r3, [r3]
 8003ee4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003ee8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003eec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	3314      	adds	r3, #20
 8003efa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003efe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003f02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003f0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003f0e:	e841 2300 	strex	r3, r2, [r1]
 8003f12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003f16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1d9      	bne.n	8003ed2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d013      	beq.n	8003f4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2a:	4a7d      	ldr	r2, [pc, #500]	; (8004120 <HAL_UART_IRQHandler+0x3dc>)
 8003f2c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fd fd41 	bl	80019ba <HAL_DMA_Abort_IT>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d016      	beq.n	8003f6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f48:	4610      	mov	r0, r2
 8003f4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f4c:	e00e      	b.n	8003f6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f990 	bl	8004274 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f54:	e00a      	b.n	8003f6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f98c 	bl	8004274 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f5c:	e006      	b.n	8003f6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f988 	bl	8004274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003f6a:	e170      	b.n	800424e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f6c:	bf00      	nop
    return;
 8003f6e:	e16e      	b.n	800424e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	f040 814a 	bne.w	800420e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f7e:	f003 0310 	and.w	r3, r3, #16
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 8143 	beq.w	800420e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 813c 	beq.w	800420e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f96:	2300      	movs	r3, #0
 8003f98:	60bb      	str	r3, [r7, #8]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	60bb      	str	r3, [r7, #8]
 8003faa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb6:	2b40      	cmp	r3, #64	; 0x40
 8003fb8:	f040 80b4 	bne.w	8004124 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 8140 	beq.w	8004252 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	f080 8139 	bcs.w	8004252 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fe6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ff2:	f000 8088 	beq.w	8004106 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	330c      	adds	r3, #12
 8003ffc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004000:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004004:	e853 3f00 	ldrex	r3, [r3]
 8004008:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800400c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004014:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	330c      	adds	r3, #12
 800401e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004022:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004026:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800402e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800403a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1d9      	bne.n	8003ff6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	3314      	adds	r3, #20
 8004048:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800404c:	e853 3f00 	ldrex	r3, [r3]
 8004050:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004052:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004054:	f023 0301 	bic.w	r3, r3, #1
 8004058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3314      	adds	r3, #20
 8004062:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004066:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800406a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800406e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004072:	e841 2300 	strex	r3, r2, [r1]
 8004076:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004078:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1e1      	bne.n	8004042 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	3314      	adds	r3, #20
 8004084:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004086:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004088:	e853 3f00 	ldrex	r3, [r3]
 800408c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800408e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004090:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004094:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	3314      	adds	r3, #20
 800409e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80040a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80040a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80040a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80040aa:	e841 2300 	strex	r3, r2, [r1]
 80040ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80040b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1e3      	bne.n	800407e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	330c      	adds	r3, #12
 80040ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ce:	e853 3f00 	ldrex	r3, [r3]
 80040d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80040d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040d6:	f023 0310 	bic.w	r3, r3, #16
 80040da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	330c      	adds	r3, #12
 80040e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80040e8:	65ba      	str	r2, [r7, #88]	; 0x58
 80040ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040f0:	e841 2300 	strex	r3, r2, [r1]
 80040f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80040f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e3      	bne.n	80040c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004100:	4618      	mov	r0, r3
 8004102:	f7fd fbea 	bl	80018da <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800410e:	b29b      	uxth	r3, r3
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	b29b      	uxth	r3, r3
 8004114:	4619      	mov	r1, r3
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 f8b6 	bl	8004288 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800411c:	e099      	b.n	8004252 <HAL_UART_IRQHandler+0x50e>
 800411e:	bf00      	nop
 8004120:	080043e3 	.word	0x080043e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800412c:	b29b      	uxth	r3, r3
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004138:	b29b      	uxth	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 808b 	beq.w	8004256 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004140:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 8086 	beq.w	8004256 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	330c      	adds	r3, #12
 8004150:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004154:	e853 3f00 	ldrex	r3, [r3]
 8004158:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800415a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800415c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004160:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800416e:	647a      	str	r2, [r7, #68]	; 0x44
 8004170:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004172:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004174:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004176:	e841 2300 	strex	r3, r2, [r1]
 800417a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800417c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1e3      	bne.n	800414a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3314      	adds	r3, #20
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	e853 3f00 	ldrex	r3, [r3]
 8004190:	623b      	str	r3, [r7, #32]
   return(result);
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	f023 0301 	bic.w	r3, r3, #1
 8004198:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3314      	adds	r3, #20
 80041a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80041a6:	633a      	str	r2, [r7, #48]	; 0x30
 80041a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ae:	e841 2300 	strex	r3, r2, [r1]
 80041b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1e3      	bne.n	8004182 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2220      	movs	r2, #32
 80041be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	330c      	adds	r3, #12
 80041ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	e853 3f00 	ldrex	r3, [r3]
 80041d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f023 0310 	bic.w	r3, r3, #16
 80041de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	330c      	adds	r3, #12
 80041e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80041ec:	61fa      	str	r2, [r7, #28]
 80041ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	69b9      	ldr	r1, [r7, #24]
 80041f2:	69fa      	ldr	r2, [r7, #28]
 80041f4:	e841 2300 	strex	r3, r2, [r1]
 80041f8:	617b      	str	r3, [r7, #20]
   return(result);
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1e3      	bne.n	80041c8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004200:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004204:	4619      	mov	r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f83e 	bl	8004288 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800420c:	e023      	b.n	8004256 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800420e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <HAL_UART_IRQHandler+0x4ea>
 800421a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800421e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f8ef 	bl	800440a <UART_Transmit_IT>
    return;
 800422c:	e014      	b.n	8004258 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800422e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00e      	beq.n	8004258 <HAL_UART_IRQHandler+0x514>
 800423a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800423e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004242:	2b00      	cmp	r3, #0
 8004244:	d008      	beq.n	8004258 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 f92f 	bl	80044aa <UART_EndTransmit_IT>
    return;
 800424c:	e004      	b.n	8004258 <HAL_UART_IRQHandler+0x514>
    return;
 800424e:	bf00      	nop
 8004250:	e002      	b.n	8004258 <HAL_UART_IRQHandler+0x514>
      return;
 8004252:	bf00      	nop
 8004254:	e000      	b.n	8004258 <HAL_UART_IRQHandler+0x514>
      return;
 8004256:	bf00      	nop
  }
}
 8004258:	37e8      	adds	r7, #232	; 0xe8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop

08004260 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	460b      	mov	r3, r1
 8004292:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	4613      	mov	r3, r2
 80042ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	88fa      	ldrh	r2, [r7, #6]
 80042b8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	88fa      	ldrh	r2, [r7, #6]
 80042be:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2222      	movs	r2, #34	; 0x22
 80042ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d007      	beq.n	80042ee <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68da      	ldr	r2, [r3, #12]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042ec:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	695a      	ldr	r2, [r3, #20]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0220 	orr.w	r2, r2, #32
 800430c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3714      	adds	r7, #20
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800431c:	b480      	push	{r7}
 800431e:	b095      	sub	sp, #84	; 0x54
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	330c      	adds	r3, #12
 800432a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800432e:	e853 3f00 	ldrex	r3, [r3]
 8004332:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004336:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800433a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	330c      	adds	r3, #12
 8004342:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004344:	643a      	str	r2, [r7, #64]	; 0x40
 8004346:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004348:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800434a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800434c:	e841 2300 	strex	r3, r2, [r1]
 8004350:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e5      	bne.n	8004324 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3314      	adds	r3, #20
 800435e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	e853 3f00 	ldrex	r3, [r3]
 8004366:	61fb      	str	r3, [r7, #28]
   return(result);
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f023 0301 	bic.w	r3, r3, #1
 800436e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	3314      	adds	r3, #20
 8004376:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004378:	62fa      	str	r2, [r7, #44]	; 0x2c
 800437a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800437e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004380:	e841 2300 	strex	r3, r2, [r1]
 8004384:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1e5      	bne.n	8004358 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004390:	2b01      	cmp	r3, #1
 8004392:	d119      	bne.n	80043c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	330c      	adds	r3, #12
 800439a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	e853 3f00 	ldrex	r3, [r3]
 80043a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f023 0310 	bic.w	r3, r3, #16
 80043aa:	647b      	str	r3, [r7, #68]	; 0x44
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	330c      	adds	r3, #12
 80043b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043b4:	61ba      	str	r2, [r7, #24]
 80043b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b8:	6979      	ldr	r1, [r7, #20]
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	e841 2300 	strex	r3, r2, [r1]
 80043c0:	613b      	str	r3, [r7, #16]
   return(result);
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1e5      	bne.n	8004394 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2220      	movs	r2, #32
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80043d6:	bf00      	nop
 80043d8:	3754      	adds	r7, #84	; 0x54
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b084      	sub	sp, #16
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f7ff ff39 	bl	8004274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004402:	bf00      	nop
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800440a:	b480      	push	{r7}
 800440c:	b085      	sub	sp, #20
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b21      	cmp	r3, #33	; 0x21
 800441c:	d13e      	bne.n	800449c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004426:	d114      	bne.n	8004452 <UART_Transmit_IT+0x48>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d110      	bne.n	8004452 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	881b      	ldrh	r3, [r3, #0]
 800443a:	461a      	mov	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004444:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	1c9a      	adds	r2, r3, #2
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	621a      	str	r2, [r3, #32]
 8004450:	e008      	b.n	8004464 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	1c59      	adds	r1, r3, #1
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6211      	str	r1, [r2, #32]
 800445c:	781a      	ldrb	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29b      	uxth	r3, r3
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	4619      	mov	r1, r3
 8004472:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004474:	2b00      	cmp	r3, #0
 8004476:	d10f      	bne.n	8004498 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004486:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004496:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004498:	2300      	movs	r3, #0
 800449a:	e000      	b.n	800449e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800449c:	2302      	movs	r3, #2
  }
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3714      	adds	r7, #20
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b082      	sub	sp, #8
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68da      	ldr	r2, [r3, #12]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7ff fec8 	bl	8004260 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b08c      	sub	sp, #48	; 0x30
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b22      	cmp	r3, #34	; 0x22
 80044ec:	f040 80ab 	bne.w	8004646 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044f8:	d117      	bne.n	800452a <UART_Receive_IT+0x50>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d113      	bne.n	800452a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004502:	2300      	movs	r3, #0
 8004504:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800450a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	b29b      	uxth	r3, r3
 8004514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004518:	b29a      	uxth	r2, r3
 800451a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004522:	1c9a      	adds	r2, r3, #2
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	629a      	str	r2, [r3, #40]	; 0x28
 8004528:	e026      	b.n	8004578 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004530:	2300      	movs	r3, #0
 8004532:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800453c:	d007      	beq.n	800454e <UART_Receive_IT+0x74>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10a      	bne.n	800455c <UART_Receive_IT+0x82>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	b2da      	uxtb	r2, r3
 8004556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004558:	701a      	strb	r2, [r3, #0]
 800455a:	e008      	b.n	800456e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004568:	b2da      	uxtb	r2, r3
 800456a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800456c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29b      	uxth	r3, r3
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	4619      	mov	r1, r3
 8004586:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004588:	2b00      	cmp	r3, #0
 800458a:	d15a      	bne.n	8004642 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0220 	bic.w	r2, r2, #32
 800459a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	695a      	ldr	r2, [r3, #20]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 0201 	bic.w	r2, r2, #1
 80045ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d135      	bne.n	8004638 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	330c      	adds	r3, #12
 80045d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	e853 3f00 	ldrex	r3, [r3]
 80045e0:	613b      	str	r3, [r7, #16]
   return(result);
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f023 0310 	bic.w	r3, r3, #16
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	330c      	adds	r3, #12
 80045f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f2:	623a      	str	r2, [r7, #32]
 80045f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f6:	69f9      	ldr	r1, [r7, #28]
 80045f8:	6a3a      	ldr	r2, [r7, #32]
 80045fa:	e841 2300 	strex	r3, r2, [r1]
 80045fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1e5      	bne.n	80045d2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b10      	cmp	r3, #16
 8004612:	d10a      	bne.n	800462a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004614:	2300      	movs	r3, #0
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	60fb      	str	r3, [r7, #12]
 8004628:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800462e:	4619      	mov	r1, r3
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f7ff fe29 	bl	8004288 <HAL_UARTEx_RxEventCallback>
 8004636:	e002      	b.n	800463e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7fc fc19 	bl	8000e70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	e002      	b.n	8004648 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004642:	2300      	movs	r3, #0
 8004644:	e000      	b.n	8004648 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004646:	2302      	movs	r3, #2
  }
}
 8004648:	4618      	mov	r0, r3
 800464a:	3730      	adds	r7, #48	; 0x30
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004654:	b0c0      	sub	sp, #256	; 0x100
 8004656:	af00      	add	r7, sp, #0
 8004658:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800465c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800466c:	68d9      	ldr	r1, [r3, #12]
 800466e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	ea40 0301 	orr.w	r3, r0, r1
 8004678:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800467a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	431a      	orrs	r2, r3
 8004688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	431a      	orrs	r2, r3
 8004690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800469c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80046a8:	f021 010c 	bic.w	r1, r1, #12
 80046ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80046b6:	430b      	orrs	r3, r1
 80046b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80046c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046ca:	6999      	ldr	r1, [r3, #24]
 80046cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	ea40 0301 	orr.w	r3, r0, r1
 80046d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	4b8f      	ldr	r3, [pc, #572]	; (800491c <UART_SetConfig+0x2cc>)
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d005      	beq.n	80046f0 <UART_SetConfig+0xa0>
 80046e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	4b8d      	ldr	r3, [pc, #564]	; (8004920 <UART_SetConfig+0x2d0>)
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d104      	bne.n	80046fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046f0:	f7fd ff68 	bl	80025c4 <HAL_RCC_GetPCLK2Freq>
 80046f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80046f8:	e003      	b.n	8004702 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046fa:	f7fd ff4f 	bl	800259c <HAL_RCC_GetPCLK1Freq>
 80046fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800470c:	f040 810c 	bne.w	8004928 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004710:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004714:	2200      	movs	r2, #0
 8004716:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800471a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800471e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004722:	4622      	mov	r2, r4
 8004724:	462b      	mov	r3, r5
 8004726:	1891      	adds	r1, r2, r2
 8004728:	65b9      	str	r1, [r7, #88]	; 0x58
 800472a:	415b      	adcs	r3, r3
 800472c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800472e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004732:	4621      	mov	r1, r4
 8004734:	eb12 0801 	adds.w	r8, r2, r1
 8004738:	4629      	mov	r1, r5
 800473a:	eb43 0901 	adc.w	r9, r3, r1
 800473e:	f04f 0200 	mov.w	r2, #0
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800474a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800474e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004752:	4690      	mov	r8, r2
 8004754:	4699      	mov	r9, r3
 8004756:	4623      	mov	r3, r4
 8004758:	eb18 0303 	adds.w	r3, r8, r3
 800475c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004760:	462b      	mov	r3, r5
 8004762:	eb49 0303 	adc.w	r3, r9, r3
 8004766:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800476a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004776:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800477a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800477e:	460b      	mov	r3, r1
 8004780:	18db      	adds	r3, r3, r3
 8004782:	653b      	str	r3, [r7, #80]	; 0x50
 8004784:	4613      	mov	r3, r2
 8004786:	eb42 0303 	adc.w	r3, r2, r3
 800478a:	657b      	str	r3, [r7, #84]	; 0x54
 800478c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004790:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004794:	f7fb fd24 	bl	80001e0 <__aeabi_uldivmod>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	4b61      	ldr	r3, [pc, #388]	; (8004924 <UART_SetConfig+0x2d4>)
 800479e:	fba3 2302 	umull	r2, r3, r3, r2
 80047a2:	095b      	lsrs	r3, r3, #5
 80047a4:	011c      	lsls	r4, r3, #4
 80047a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047aa:	2200      	movs	r2, #0
 80047ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80047b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80047b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80047b8:	4642      	mov	r2, r8
 80047ba:	464b      	mov	r3, r9
 80047bc:	1891      	adds	r1, r2, r2
 80047be:	64b9      	str	r1, [r7, #72]	; 0x48
 80047c0:	415b      	adcs	r3, r3
 80047c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80047c8:	4641      	mov	r1, r8
 80047ca:	eb12 0a01 	adds.w	sl, r2, r1
 80047ce:	4649      	mov	r1, r9
 80047d0:	eb43 0b01 	adc.w	fp, r3, r1
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80047e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80047e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047e8:	4692      	mov	sl, r2
 80047ea:	469b      	mov	fp, r3
 80047ec:	4643      	mov	r3, r8
 80047ee:	eb1a 0303 	adds.w	r3, sl, r3
 80047f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80047f6:	464b      	mov	r3, r9
 80047f8:	eb4b 0303 	adc.w	r3, fp, r3
 80047fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800480c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004810:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004814:	460b      	mov	r3, r1
 8004816:	18db      	adds	r3, r3, r3
 8004818:	643b      	str	r3, [r7, #64]	; 0x40
 800481a:	4613      	mov	r3, r2
 800481c:	eb42 0303 	adc.w	r3, r2, r3
 8004820:	647b      	str	r3, [r7, #68]	; 0x44
 8004822:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004826:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800482a:	f7fb fcd9 	bl	80001e0 <__aeabi_uldivmod>
 800482e:	4602      	mov	r2, r0
 8004830:	460b      	mov	r3, r1
 8004832:	4611      	mov	r1, r2
 8004834:	4b3b      	ldr	r3, [pc, #236]	; (8004924 <UART_SetConfig+0x2d4>)
 8004836:	fba3 2301 	umull	r2, r3, r3, r1
 800483a:	095b      	lsrs	r3, r3, #5
 800483c:	2264      	movs	r2, #100	; 0x64
 800483e:	fb02 f303 	mul.w	r3, r2, r3
 8004842:	1acb      	subs	r3, r1, r3
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800484a:	4b36      	ldr	r3, [pc, #216]	; (8004924 <UART_SetConfig+0x2d4>)
 800484c:	fba3 2302 	umull	r2, r3, r3, r2
 8004850:	095b      	lsrs	r3, r3, #5
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004858:	441c      	add	r4, r3
 800485a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800485e:	2200      	movs	r2, #0
 8004860:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004864:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004868:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800486c:	4642      	mov	r2, r8
 800486e:	464b      	mov	r3, r9
 8004870:	1891      	adds	r1, r2, r2
 8004872:	63b9      	str	r1, [r7, #56]	; 0x38
 8004874:	415b      	adcs	r3, r3
 8004876:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004878:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800487c:	4641      	mov	r1, r8
 800487e:	1851      	adds	r1, r2, r1
 8004880:	6339      	str	r1, [r7, #48]	; 0x30
 8004882:	4649      	mov	r1, r9
 8004884:	414b      	adcs	r3, r1
 8004886:	637b      	str	r3, [r7, #52]	; 0x34
 8004888:	f04f 0200 	mov.w	r2, #0
 800488c:	f04f 0300 	mov.w	r3, #0
 8004890:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004894:	4659      	mov	r1, fp
 8004896:	00cb      	lsls	r3, r1, #3
 8004898:	4651      	mov	r1, sl
 800489a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800489e:	4651      	mov	r1, sl
 80048a0:	00ca      	lsls	r2, r1, #3
 80048a2:	4610      	mov	r0, r2
 80048a4:	4619      	mov	r1, r3
 80048a6:	4603      	mov	r3, r0
 80048a8:	4642      	mov	r2, r8
 80048aa:	189b      	adds	r3, r3, r2
 80048ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048b0:	464b      	mov	r3, r9
 80048b2:	460a      	mov	r2, r1
 80048b4:	eb42 0303 	adc.w	r3, r2, r3
 80048b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80048c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80048cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80048d0:	460b      	mov	r3, r1
 80048d2:	18db      	adds	r3, r3, r3
 80048d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80048d6:	4613      	mov	r3, r2
 80048d8:	eb42 0303 	adc.w	r3, r2, r3
 80048dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80048e6:	f7fb fc7b 	bl	80001e0 <__aeabi_uldivmod>
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	4b0d      	ldr	r3, [pc, #52]	; (8004924 <UART_SetConfig+0x2d4>)
 80048f0:	fba3 1302 	umull	r1, r3, r3, r2
 80048f4:	095b      	lsrs	r3, r3, #5
 80048f6:	2164      	movs	r1, #100	; 0x64
 80048f8:	fb01 f303 	mul.w	r3, r1, r3
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	3332      	adds	r3, #50	; 0x32
 8004902:	4a08      	ldr	r2, [pc, #32]	; (8004924 <UART_SetConfig+0x2d4>)
 8004904:	fba2 2303 	umull	r2, r3, r2, r3
 8004908:	095b      	lsrs	r3, r3, #5
 800490a:	f003 0207 	and.w	r2, r3, #7
 800490e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4422      	add	r2, r4
 8004916:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004918:	e105      	b.n	8004b26 <UART_SetConfig+0x4d6>
 800491a:	bf00      	nop
 800491c:	40011000 	.word	0x40011000
 8004920:	40011400 	.word	0x40011400
 8004924:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004928:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800492c:	2200      	movs	r2, #0
 800492e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004932:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004936:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800493a:	4642      	mov	r2, r8
 800493c:	464b      	mov	r3, r9
 800493e:	1891      	adds	r1, r2, r2
 8004940:	6239      	str	r1, [r7, #32]
 8004942:	415b      	adcs	r3, r3
 8004944:	627b      	str	r3, [r7, #36]	; 0x24
 8004946:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800494a:	4641      	mov	r1, r8
 800494c:	1854      	adds	r4, r2, r1
 800494e:	4649      	mov	r1, r9
 8004950:	eb43 0501 	adc.w	r5, r3, r1
 8004954:	f04f 0200 	mov.w	r2, #0
 8004958:	f04f 0300 	mov.w	r3, #0
 800495c:	00eb      	lsls	r3, r5, #3
 800495e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004962:	00e2      	lsls	r2, r4, #3
 8004964:	4614      	mov	r4, r2
 8004966:	461d      	mov	r5, r3
 8004968:	4643      	mov	r3, r8
 800496a:	18e3      	adds	r3, r4, r3
 800496c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004970:	464b      	mov	r3, r9
 8004972:	eb45 0303 	adc.w	r3, r5, r3
 8004976:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800497a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004986:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800498a:	f04f 0200 	mov.w	r2, #0
 800498e:	f04f 0300 	mov.w	r3, #0
 8004992:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004996:	4629      	mov	r1, r5
 8004998:	008b      	lsls	r3, r1, #2
 800499a:	4621      	mov	r1, r4
 800499c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049a0:	4621      	mov	r1, r4
 80049a2:	008a      	lsls	r2, r1, #2
 80049a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80049a8:	f7fb fc1a 	bl	80001e0 <__aeabi_uldivmod>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4b60      	ldr	r3, [pc, #384]	; (8004b34 <UART_SetConfig+0x4e4>)
 80049b2:	fba3 2302 	umull	r2, r3, r3, r2
 80049b6:	095b      	lsrs	r3, r3, #5
 80049b8:	011c      	lsls	r4, r3, #4
 80049ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049be:	2200      	movs	r2, #0
 80049c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80049c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80049c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80049cc:	4642      	mov	r2, r8
 80049ce:	464b      	mov	r3, r9
 80049d0:	1891      	adds	r1, r2, r2
 80049d2:	61b9      	str	r1, [r7, #24]
 80049d4:	415b      	adcs	r3, r3
 80049d6:	61fb      	str	r3, [r7, #28]
 80049d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049dc:	4641      	mov	r1, r8
 80049de:	1851      	adds	r1, r2, r1
 80049e0:	6139      	str	r1, [r7, #16]
 80049e2:	4649      	mov	r1, r9
 80049e4:	414b      	adcs	r3, r1
 80049e6:	617b      	str	r3, [r7, #20]
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049f4:	4659      	mov	r1, fp
 80049f6:	00cb      	lsls	r3, r1, #3
 80049f8:	4651      	mov	r1, sl
 80049fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049fe:	4651      	mov	r1, sl
 8004a00:	00ca      	lsls	r2, r1, #3
 8004a02:	4610      	mov	r0, r2
 8004a04:	4619      	mov	r1, r3
 8004a06:	4603      	mov	r3, r0
 8004a08:	4642      	mov	r2, r8
 8004a0a:	189b      	adds	r3, r3, r2
 8004a0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a10:	464b      	mov	r3, r9
 8004a12:	460a      	mov	r2, r1
 8004a14:	eb42 0303 	adc.w	r3, r2, r3
 8004a18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a26:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004a28:	f04f 0200 	mov.w	r2, #0
 8004a2c:	f04f 0300 	mov.w	r3, #0
 8004a30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004a34:	4649      	mov	r1, r9
 8004a36:	008b      	lsls	r3, r1, #2
 8004a38:	4641      	mov	r1, r8
 8004a3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a3e:	4641      	mov	r1, r8
 8004a40:	008a      	lsls	r2, r1, #2
 8004a42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004a46:	f7fb fbcb 	bl	80001e0 <__aeabi_uldivmod>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4b39      	ldr	r3, [pc, #228]	; (8004b34 <UART_SetConfig+0x4e4>)
 8004a50:	fba3 1302 	umull	r1, r3, r3, r2
 8004a54:	095b      	lsrs	r3, r3, #5
 8004a56:	2164      	movs	r1, #100	; 0x64
 8004a58:	fb01 f303 	mul.w	r3, r1, r3
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	3332      	adds	r3, #50	; 0x32
 8004a62:	4a34      	ldr	r2, [pc, #208]	; (8004b34 <UART_SetConfig+0x4e4>)
 8004a64:	fba2 2303 	umull	r2, r3, r2, r3
 8004a68:	095b      	lsrs	r3, r3, #5
 8004a6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a6e:	441c      	add	r4, r3
 8004a70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a74:	2200      	movs	r2, #0
 8004a76:	673b      	str	r3, [r7, #112]	; 0x70
 8004a78:	677a      	str	r2, [r7, #116]	; 0x74
 8004a7a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004a7e:	4642      	mov	r2, r8
 8004a80:	464b      	mov	r3, r9
 8004a82:	1891      	adds	r1, r2, r2
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	415b      	adcs	r3, r3
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a8e:	4641      	mov	r1, r8
 8004a90:	1851      	adds	r1, r2, r1
 8004a92:	6039      	str	r1, [r7, #0]
 8004a94:	4649      	mov	r1, r9
 8004a96:	414b      	adcs	r3, r1
 8004a98:	607b      	str	r3, [r7, #4]
 8004a9a:	f04f 0200 	mov.w	r2, #0
 8004a9e:	f04f 0300 	mov.w	r3, #0
 8004aa2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004aa6:	4659      	mov	r1, fp
 8004aa8:	00cb      	lsls	r3, r1, #3
 8004aaa:	4651      	mov	r1, sl
 8004aac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ab0:	4651      	mov	r1, sl
 8004ab2:	00ca      	lsls	r2, r1, #3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	4603      	mov	r3, r0
 8004aba:	4642      	mov	r2, r8
 8004abc:	189b      	adds	r3, r3, r2
 8004abe:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ac0:	464b      	mov	r3, r9
 8004ac2:	460a      	mov	r2, r1
 8004ac4:	eb42 0303 	adc.w	r3, r2, r3
 8004ac8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	663b      	str	r3, [r7, #96]	; 0x60
 8004ad4:	667a      	str	r2, [r7, #100]	; 0x64
 8004ad6:	f04f 0200 	mov.w	r2, #0
 8004ada:	f04f 0300 	mov.w	r3, #0
 8004ade:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004ae2:	4649      	mov	r1, r9
 8004ae4:	008b      	lsls	r3, r1, #2
 8004ae6:	4641      	mov	r1, r8
 8004ae8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004aec:	4641      	mov	r1, r8
 8004aee:	008a      	lsls	r2, r1, #2
 8004af0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004af4:	f7fb fb74 	bl	80001e0 <__aeabi_uldivmod>
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <UART_SetConfig+0x4e4>)
 8004afe:	fba3 1302 	umull	r1, r3, r3, r2
 8004b02:	095b      	lsrs	r3, r3, #5
 8004b04:	2164      	movs	r1, #100	; 0x64
 8004b06:	fb01 f303 	mul.w	r3, r1, r3
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	011b      	lsls	r3, r3, #4
 8004b0e:	3332      	adds	r3, #50	; 0x32
 8004b10:	4a08      	ldr	r2, [pc, #32]	; (8004b34 <UART_SetConfig+0x4e4>)
 8004b12:	fba2 2303 	umull	r2, r3, r2, r3
 8004b16:	095b      	lsrs	r3, r3, #5
 8004b18:	f003 020f 	and.w	r2, r3, #15
 8004b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4422      	add	r2, r4
 8004b24:	609a      	str	r2, [r3, #8]
}
 8004b26:	bf00      	nop
 8004b28:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b32:	bf00      	nop
 8004b34:	51eb851f 	.word	0x51eb851f

08004b38 <__NVIC_SetPriority>:
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	4603      	mov	r3, r0
 8004b40:	6039      	str	r1, [r7, #0]
 8004b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	db0a      	blt.n	8004b62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	b2da      	uxtb	r2, r3
 8004b50:	490c      	ldr	r1, [pc, #48]	; (8004b84 <__NVIC_SetPriority+0x4c>)
 8004b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b56:	0112      	lsls	r2, r2, #4
 8004b58:	b2d2      	uxtb	r2, r2
 8004b5a:	440b      	add	r3, r1
 8004b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004b60:	e00a      	b.n	8004b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	4908      	ldr	r1, [pc, #32]	; (8004b88 <__NVIC_SetPriority+0x50>)
 8004b68:	79fb      	ldrb	r3, [r7, #7]
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	3b04      	subs	r3, #4
 8004b70:	0112      	lsls	r2, r2, #4
 8004b72:	b2d2      	uxtb	r2, r2
 8004b74:	440b      	add	r3, r1
 8004b76:	761a      	strb	r2, [r3, #24]
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr
 8004b84:	e000e100 	.word	0xe000e100
 8004b88:	e000ed00 	.word	0xe000ed00

08004b8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b90:	2100      	movs	r1, #0
 8004b92:	f06f 0004 	mvn.w	r0, #4
 8004b96:	f7ff ffcf 	bl	8004b38 <__NVIC_SetPriority>
#endif
}
 8004b9a:	bf00      	nop
 8004b9c:	bd80      	pop	{r7, pc}
	...

08004ba0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ba6:	f3ef 8305 	mrs	r3, IPSR
 8004baa:	603b      	str	r3, [r7, #0]
  return(result);
 8004bac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004bb2:	f06f 0305 	mvn.w	r3, #5
 8004bb6:	607b      	str	r3, [r7, #4]
 8004bb8:	e00c      	b.n	8004bd4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004bba:	4b0a      	ldr	r3, [pc, #40]	; (8004be4 <osKernelInitialize+0x44>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d105      	bne.n	8004bce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004bc2:	4b08      	ldr	r3, [pc, #32]	; (8004be4 <osKernelInitialize+0x44>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	607b      	str	r3, [r7, #4]
 8004bcc:	e002      	b.n	8004bd4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004bce:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bd4:	687b      	ldr	r3, [r7, #4]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	200001e8 	.word	0x200001e8

08004be8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bee:	f3ef 8305 	mrs	r3, IPSR
 8004bf2:	603b      	str	r3, [r7, #0]
  return(result);
 8004bf4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004bfa:	f06f 0305 	mvn.w	r3, #5
 8004bfe:	607b      	str	r3, [r7, #4]
 8004c00:	e010      	b.n	8004c24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004c02:	4b0b      	ldr	r3, [pc, #44]	; (8004c30 <osKernelStart+0x48>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d109      	bne.n	8004c1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004c0a:	f7ff ffbf 	bl	8004b8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004c0e:	4b08      	ldr	r3, [pc, #32]	; (8004c30 <osKernelStart+0x48>)
 8004c10:	2202      	movs	r2, #2
 8004c12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004c14:	f002 f8f6 	bl	8006e04 <vTaskStartScheduler>
      stat = osOK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	607b      	str	r3, [r7, #4]
 8004c1c:	e002      	b.n	8004c24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c24:	687b      	ldr	r3, [r7, #4]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	200001e8 	.word	0x200001e8

08004c34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b08e      	sub	sp, #56	; 0x38
 8004c38:	af04      	add	r7, sp, #16
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c40:	2300      	movs	r3, #0
 8004c42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c44:	f3ef 8305 	mrs	r3, IPSR
 8004c48:	617b      	str	r3, [r7, #20]
  return(result);
 8004c4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d17e      	bne.n	8004d4e <osThreadNew+0x11a>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d07b      	beq.n	8004d4e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004c56:	2380      	movs	r3, #128	; 0x80
 8004c58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004c5a:	2318      	movs	r3, #24
 8004c5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004c62:	f04f 33ff 	mov.w	r3, #4294967295
 8004c66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d045      	beq.n	8004cfa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d002      	beq.n	8004c7c <osThreadNew+0x48>
        name = attr->name;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d008      	beq.n	8004ca2 <osThreadNew+0x6e>
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	2b38      	cmp	r3, #56	; 0x38
 8004c94:	d805      	bhi.n	8004ca2 <osThreadNew+0x6e>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <osThreadNew+0x72>
        return (NULL);
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	e054      	b.n	8004d50 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d003      	beq.n	8004cb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	089b      	lsrs	r3, r3, #2
 8004cb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00e      	beq.n	8004cdc <osThreadNew+0xa8>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	2bbb      	cmp	r3, #187	; 0xbb
 8004cc4:	d90a      	bls.n	8004cdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d006      	beq.n	8004cdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d002      	beq.n	8004cdc <osThreadNew+0xa8>
        mem = 1;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	61bb      	str	r3, [r7, #24]
 8004cda:	e010      	b.n	8004cfe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10c      	bne.n	8004cfe <osThreadNew+0xca>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d108      	bne.n	8004cfe <osThreadNew+0xca>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d104      	bne.n	8004cfe <osThreadNew+0xca>
          mem = 0;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	61bb      	str	r3, [r7, #24]
 8004cf8:	e001      	b.n	8004cfe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d110      	bne.n	8004d26 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d0c:	9202      	str	r2, [sp, #8]
 8004d0e:	9301      	str	r3, [sp, #4]
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	6a3a      	ldr	r2, [r7, #32]
 8004d18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f001 fe86 	bl	8006a2c <xTaskCreateStatic>
 8004d20:	4603      	mov	r3, r0
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	e013      	b.n	8004d4e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d110      	bne.n	8004d4e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	f107 0310 	add.w	r3, r7, #16
 8004d34:	9301      	str	r3, [sp, #4]
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f001 fed1 	bl	8006ae6 <xTaskCreate>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d001      	beq.n	8004d4e <osThreadNew+0x11a>
            hTask = NULL;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d4e:	693b      	ldr	r3, [r7, #16]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3728      	adds	r7, #40	; 0x28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d60:	f3ef 8305 	mrs	r3, IPSR
 8004d64:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d66:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <osDelay+0x1c>
    stat = osErrorISR;
 8004d6c:	f06f 0305 	mvn.w	r3, #5
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	e007      	b.n	8004d84 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f002 f80c 	bl	8006d9c <vTaskDelay>
    }
  }

  return (stat);
 8004d84:	68fb      	ldr	r3, [r7, #12]
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b086      	sub	sp, #24
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d9a:	f3ef 8305 	mrs	r3, IPSR
 8004d9e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004da0:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d12d      	bne.n	8004e02 <osEventFlagsNew+0x74>
    mem = -1;
 8004da6:	f04f 33ff 	mov.w	r3, #4294967295
 8004daa:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d015      	beq.n	8004dde <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d006      	beq.n	8004dc8 <osEventFlagsNew+0x3a>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	2b1f      	cmp	r3, #31
 8004dc0:	d902      	bls.n	8004dc8 <osEventFlagsNew+0x3a>
        mem = 1;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	613b      	str	r3, [r7, #16]
 8004dc6:	e00c      	b.n	8004de2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d108      	bne.n	8004de2 <osEventFlagsNew+0x54>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d104      	bne.n	8004de2 <osEventFlagsNew+0x54>
          mem = 0;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	613b      	str	r3, [r7, #16]
 8004ddc:	e001      	b.n	8004de2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8004dde:	2300      	movs	r3, #0
 8004de0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d106      	bne.n	8004df6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 fb7d 	bl	80054ec <xEventGroupCreateStatic>
 8004df2:	6178      	str	r0, [r7, #20]
 8004df4:	e005      	b.n	8004e02 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8004dfc:	f000 fbad 	bl	800555a <xEventGroupCreate>
 8004e00:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004e02:	697b      	ldr	r3, [r7, #20]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3718      	adds	r7, #24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d004      	beq.n	8004e2a <osEventFlagsSet+0x1e>
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004e2a:	f06f 0303 	mvn.w	r3, #3
 8004e2e:	617b      	str	r3, [r7, #20]
 8004e30:	e028      	b.n	8004e84 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e32:	f3ef 8305 	mrs	r3, IPSR
 8004e36:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e38:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d01d      	beq.n	8004e7a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004e42:	f107 0308 	add.w	r3, r7, #8
 8004e46:	461a      	mov	r2, r3
 8004e48:	6839      	ldr	r1, [r7, #0]
 8004e4a:	6938      	ldr	r0, [r7, #16]
 8004e4c:	f000 fda6 	bl	800599c <xEventGroupSetBitsFromISR>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d103      	bne.n	8004e5e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8004e56:	f06f 0302 	mvn.w	r3, #2
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	e012      	b.n	8004e84 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00d      	beq.n	8004e84 <osEventFlagsSet+0x78>
 8004e68:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <osEventFlagsSet+0x84>)
 8004e6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e6e:	601a      	str	r2, [r3, #0]
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	e004      	b.n	8004e84 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004e7a:	6839      	ldr	r1, [r7, #0]
 8004e7c:	6938      	ldr	r0, [r7, #16]
 8004e7e:	f000 fcc5 	bl	800580c <xEventGroupSetBits>
 8004e82:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004e84:	697b      	ldr	r3, [r7, #20]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	e000ed04 	.word	0xe000ed04

08004e94 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d004      	beq.n	8004eb2 <osEventFlagsClear+0x1e>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004eb2:	f06f 0303 	mvn.w	r3, #3
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	e019      	b.n	8004eee <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004eba:	f3ef 8305 	mrs	r3, IPSR
 8004ebe:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00e      	beq.n	8004ee4 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8004ec6:	6938      	ldr	r0, [r7, #16]
 8004ec8:	f000 fc7c 	bl	80057c4 <xEventGroupGetBitsFromISR>
 8004ecc:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8004ece:	6839      	ldr	r1, [r7, #0]
 8004ed0:	6938      	ldr	r0, [r7, #16]
 8004ed2:	f000 fc63 	bl	800579c <xEventGroupClearBitsFromISR>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d108      	bne.n	8004eee <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8004edc:	f06f 0302 	mvn.w	r3, #2
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	e004      	b.n	8004eee <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8004ee4:	6839      	ldr	r1, [r7, #0]
 8004ee6:	6938      	ldr	r0, [r7, #16]
 8004ee8:	f000 fc20 	bl	800572c <xEventGroupClearBits>
 8004eec:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004eee:	697b      	ldr	r3, [r7, #20]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d102      	bne.n	8004f10 <osEventFlagsGet+0x18>
    rflags = 0U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	e00f      	b.n	8004f30 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f10:	f3ef 8305 	mrs	r3, IPSR
 8004f14:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f16:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d004      	beq.n	8004f26 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8004f1c:	6938      	ldr	r0, [r7, #16]
 8004f1e:	f000 fc51 	bl	80057c4 <xEventGroupGetBitsFromISR>
 8004f22:	6178      	str	r0, [r7, #20]
 8004f24:	e004      	b.n	8004f30 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8004f26:	2100      	movs	r1, #0
 8004f28:	6938      	ldr	r0, [r7, #16]
 8004f2a:	f000 fbff 	bl	800572c <xEventGroupClearBits>
 8004f2e:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004f30:	697b      	ldr	r3, [r7, #20]
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b08c      	sub	sp, #48	; 0x30
 8004f3e:	af02      	add	r7, sp, #8
 8004f40:	60f8      	str	r0, [r7, #12]
 8004f42:	60b9      	str	r1, [r7, #8]
 8004f44:	607a      	str	r2, [r7, #4]
 8004f46:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d004      	beq.n	8004f5c <osEventFlagsWait+0x22>
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d003      	beq.n	8004f64 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8004f5c:	f06f 0303 	mvn.w	r3, #3
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	e04b      	b.n	8004ffc <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f64:	f3ef 8305 	mrs	r3, IPSR
 8004f68:	617b      	str	r3, [r7, #20]
  return(result);
 8004f6a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8004f70:	f06f 0305 	mvn.w	r3, #5
 8004f74:	61fb      	str	r3, [r7, #28]
 8004f76:	e041      	b.n	8004ffc <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8004f82:	2301      	movs	r3, #1
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
 8004f86:	e001      	b.n	8004f8c <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d002      	beq.n	8004f9c <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8004f96:	2300      	movs	r3, #0
 8004f98:	623b      	str	r3, [r7, #32]
 8004f9a:	e001      	b.n	8004fa0 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa6:	6a3a      	ldr	r2, [r7, #32]
 8004fa8:	68b9      	ldr	r1, [r7, #8]
 8004faa:	69b8      	ldr	r0, [r7, #24]
 8004fac:	f000 faf0 	bl	8005590 <xEventGroupWaitBits>
 8004fb0:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f003 0301 	and.w	r3, r3, #1
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d010      	beq.n	8004fde <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	68ba      	ldr	r2, [r7, #8]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d019      	beq.n	8004ffc <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8004fce:	f06f 0301 	mvn.w	r3, #1
 8004fd2:	61fb      	str	r3, [r7, #28]
 8004fd4:	e012      	b.n	8004ffc <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004fd6:	f06f 0302 	mvn.w	r3, #2
 8004fda:	61fb      	str	r3, [r7, #28]
 8004fdc:	e00e      	b.n	8004ffc <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004fde:	68ba      	ldr	r2, [r7, #8]
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d109      	bne.n	8004ffc <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8004fee:	f06f 0301 	mvn.w	r3, #1
 8004ff2:	61fb      	str	r3, [r7, #28]
 8004ff4:	e002      	b.n	8004ffc <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004ff6:	f06f 0302 	mvn.w	r3, #2
 8004ffa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8004ffc:	69fb      	ldr	r3, [r7, #28]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3728      	adds	r7, #40	; 0x28
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005006:	b580      	push	{r7, lr}
 8005008:	b088      	sub	sp, #32
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800500e:	2300      	movs	r3, #0
 8005010:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005012:	f3ef 8305 	mrs	r3, IPSR
 8005016:	60bb      	str	r3, [r7, #8]
  return(result);
 8005018:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800501a:	2b00      	cmp	r3, #0
 800501c:	d174      	bne.n	8005108 <osMutexNew+0x102>
    if (attr != NULL) {
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <osMutexNew+0x26>
      type = attr->attr_bits;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	61bb      	str	r3, [r7, #24]
 800502a:	e001      	b.n	8005030 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <osMutexNew+0x3a>
      rmtx = 1U;
 800503a:	2301      	movs	r3, #1
 800503c:	617b      	str	r3, [r7, #20]
 800503e:	e001      	b.n	8005044 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005040:	2300      	movs	r3, #0
 8005042:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	f003 0308 	and.w	r3, r3, #8
 800504a:	2b00      	cmp	r3, #0
 800504c:	d15c      	bne.n	8005108 <osMutexNew+0x102>
      mem = -1;
 800504e:	f04f 33ff 	mov.w	r3, #4294967295
 8005052:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d015      	beq.n	8005086 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d006      	beq.n	8005070 <osMutexNew+0x6a>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	2b4f      	cmp	r3, #79	; 0x4f
 8005068:	d902      	bls.n	8005070 <osMutexNew+0x6a>
          mem = 1;
 800506a:	2301      	movs	r3, #1
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	e00c      	b.n	800508a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d108      	bne.n	800508a <osMutexNew+0x84>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d104      	bne.n	800508a <osMutexNew+0x84>
            mem = 0;
 8005080:	2300      	movs	r3, #0
 8005082:	613b      	str	r3, [r7, #16]
 8005084:	e001      	b.n	800508a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005086:	2300      	movs	r3, #0
 8005088:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d112      	bne.n	80050b6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d007      	beq.n	80050a6 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	4619      	mov	r1, r3
 800509c:	2004      	movs	r0, #4
 800509e:	f000 feb4 	bl	8005e0a <xQueueCreateMutexStatic>
 80050a2:	61f8      	str	r0, [r7, #28]
 80050a4:	e016      	b.n	80050d4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	4619      	mov	r1, r3
 80050ac:	2001      	movs	r0, #1
 80050ae:	f000 feac 	bl	8005e0a <xQueueCreateMutexStatic>
 80050b2:	61f8      	str	r0, [r7, #28]
 80050b4:	e00e      	b.n	80050d4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10b      	bne.n	80050d4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d004      	beq.n	80050cc <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80050c2:	2004      	movs	r0, #4
 80050c4:	f000 fe89 	bl	8005dda <xQueueCreateMutex>
 80050c8:	61f8      	str	r0, [r7, #28]
 80050ca:	e003      	b.n	80050d4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80050cc:	2001      	movs	r0, #1
 80050ce:	f000 fe84 	bl	8005dda <xQueueCreateMutex>
 80050d2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00c      	beq.n	80050f4 <osMutexNew+0xee>
        if (attr != NULL) {
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d003      	beq.n	80050e8 <osMutexNew+0xe2>
          name = attr->name;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	60fb      	str	r3, [r7, #12]
 80050e6:	e001      	b.n	80050ec <osMutexNew+0xe6>
        } else {
          name = NULL;
 80050e8:	2300      	movs	r3, #0
 80050ea:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80050ec:	68f9      	ldr	r1, [r7, #12]
 80050ee:	69f8      	ldr	r0, [r7, #28]
 80050f0:	f001 fc3e 	bl	8006970 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d006      	beq.n	8005108 <osMutexNew+0x102>
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	f043 0301 	orr.w	r3, r3, #1
 8005106:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005108:	69fb      	ldr	r3, [r7, #28]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3720      	adds	r7, #32
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005112:	b580      	push	{r7, lr}
 8005114:	b086      	sub	sp, #24
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
 800511a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f023 0301 	bic.w	r3, r3, #1
 8005122:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800512c:	2300      	movs	r3, #0
 800512e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005130:	f3ef 8305 	mrs	r3, IPSR
 8005134:	60bb      	str	r3, [r7, #8]
  return(result);
 8005136:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800513c:	f06f 0305 	mvn.w	r3, #5
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	e02c      	b.n	800519e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d103      	bne.n	8005152 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800514a:	f06f 0303 	mvn.w	r3, #3
 800514e:	617b      	str	r3, [r7, #20]
 8005150:	e025      	b.n	800519e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d011      	beq.n	800517c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005158:	6839      	ldr	r1, [r7, #0]
 800515a:	6938      	ldr	r0, [r7, #16]
 800515c:	f000 fea4 	bl	8005ea8 <xQueueTakeMutexRecursive>
 8005160:	4603      	mov	r3, r0
 8005162:	2b01      	cmp	r3, #1
 8005164:	d01b      	beq.n	800519e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800516c:	f06f 0301 	mvn.w	r3, #1
 8005170:	617b      	str	r3, [r7, #20]
 8005172:	e014      	b.n	800519e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005174:	f06f 0302 	mvn.w	r3, #2
 8005178:	617b      	str	r3, [r7, #20]
 800517a:	e010      	b.n	800519e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800517c:	6839      	ldr	r1, [r7, #0]
 800517e:	6938      	ldr	r0, [r7, #16]
 8005180:	f001 f942 	bl	8006408 <xQueueSemaphoreTake>
 8005184:	4603      	mov	r3, r0
 8005186:	2b01      	cmp	r3, #1
 8005188:	d009      	beq.n	800519e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005190:	f06f 0301 	mvn.w	r3, #1
 8005194:	617b      	str	r3, [r7, #20]
 8005196:	e002      	b.n	800519e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005198:	f06f 0302 	mvn.w	r3, #2
 800519c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800519e:	697b      	ldr	r3, [r7, #20]
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f023 0301 	bic.w	r3, r3, #1
 80051b6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051c4:	f3ef 8305 	mrs	r3, IPSR
 80051c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80051ca:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <osMutexRelease+0x30>
    stat = osErrorISR;
 80051d0:	f06f 0305 	mvn.w	r3, #5
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	e01f      	b.n	8005218 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d103      	bne.n	80051e6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80051de:	f06f 0303 	mvn.w	r3, #3
 80051e2:	617b      	str	r3, [r7, #20]
 80051e4:	e018      	b.n	8005218 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d009      	beq.n	8005200 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80051ec:	6938      	ldr	r0, [r7, #16]
 80051ee:	f000 fe27 	bl	8005e40 <xQueueGiveMutexRecursive>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d00f      	beq.n	8005218 <osMutexRelease+0x70>
        stat = osErrorResource;
 80051f8:	f06f 0302 	mvn.w	r3, #2
 80051fc:	617b      	str	r3, [r7, #20]
 80051fe:	e00b      	b.n	8005218 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005200:	2300      	movs	r3, #0
 8005202:	2200      	movs	r2, #0
 8005204:	2100      	movs	r1, #0
 8005206:	6938      	ldr	r0, [r7, #16]
 8005208:	f000 fe84 	bl	8005f14 <xQueueGenericSend>
 800520c:	4603      	mov	r3, r0
 800520e:	2b01      	cmp	r3, #1
 8005210:	d002      	beq.n	8005218 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005212:	f06f 0302 	mvn.w	r3, #2
 8005216:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005218:	697b      	ldr	r3, [r7, #20]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3718      	adds	r7, #24
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005222:	b580      	push	{r7, lr}
 8005224:	b08a      	sub	sp, #40	; 0x28
 8005226:	af02      	add	r7, sp, #8
 8005228:	60f8      	str	r0, [r7, #12]
 800522a:	60b9      	str	r1, [r7, #8]
 800522c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800522e:	2300      	movs	r3, #0
 8005230:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005232:	f3ef 8305 	mrs	r3, IPSR
 8005236:	613b      	str	r3, [r7, #16]
  return(result);
 8005238:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800523a:	2b00      	cmp	r3, #0
 800523c:	d15f      	bne.n	80052fe <osMessageQueueNew+0xdc>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d05c      	beq.n	80052fe <osMessageQueueNew+0xdc>
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d059      	beq.n	80052fe <osMessageQueueNew+0xdc>
    mem = -1;
 800524a:	f04f 33ff 	mov.w	r3, #4294967295
 800524e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d029      	beq.n	80052aa <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d012      	beq.n	8005284 <osMessageQueueNew+0x62>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	2b4f      	cmp	r3, #79	; 0x4f
 8005264:	d90e      	bls.n	8005284 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	695a      	ldr	r2, [r3, #20]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	fb01 f303 	mul.w	r3, r1, r3
 800527a:	429a      	cmp	r2, r3
 800527c:	d302      	bcc.n	8005284 <osMessageQueueNew+0x62>
        mem = 1;
 800527e:	2301      	movs	r3, #1
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	e014      	b.n	80052ae <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d110      	bne.n	80052ae <osMessageQueueNew+0x8c>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10c      	bne.n	80052ae <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005298:	2b00      	cmp	r3, #0
 800529a:	d108      	bne.n	80052ae <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d104      	bne.n	80052ae <osMessageQueueNew+0x8c>
          mem = 0;
 80052a4:	2300      	movs	r3, #0
 80052a6:	61bb      	str	r3, [r7, #24]
 80052a8:	e001      	b.n	80052ae <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80052aa:	2300      	movs	r3, #0
 80052ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d10b      	bne.n	80052cc <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	2100      	movs	r1, #0
 80052be:	9100      	str	r1, [sp, #0]
 80052c0:	68b9      	ldr	r1, [r7, #8]
 80052c2:	68f8      	ldr	r0, [r7, #12]
 80052c4:	f000 fc9a 	bl	8005bfc <xQueueGenericCreateStatic>
 80052c8:	61f8      	str	r0, [r7, #28]
 80052ca:	e008      	b.n	80052de <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d105      	bne.n	80052de <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80052d2:	2200      	movs	r2, #0
 80052d4:	68b9      	ldr	r1, [r7, #8]
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 fd08 	bl	8005cec <xQueueGenericCreate>
 80052dc:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00c      	beq.n	80052fe <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <osMessageQueueNew+0xd0>
        name = attr->name;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	617b      	str	r3, [r7, #20]
 80052f0:	e001      	b.n	80052f6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80052f2:	2300      	movs	r3, #0
 80052f4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80052f6:	6979      	ldr	r1, [r7, #20]
 80052f8:	69f8      	ldr	r0, [r7, #28]
 80052fa:	f001 fb39 	bl	8006970 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80052fe:	69fb      	ldr	r3, [r7, #28]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3720      	adds	r7, #32
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005308:	b580      	push	{r7, lr}
 800530a:	b088      	sub	sp, #32
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	603b      	str	r3, [r7, #0]
 8005314:	4613      	mov	r3, r2
 8005316:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800531c:	2300      	movs	r3, #0
 800531e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005320:	f3ef 8305 	mrs	r3, IPSR
 8005324:	617b      	str	r3, [r7, #20]
  return(result);
 8005326:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005328:	2b00      	cmp	r3, #0
 800532a:	d028      	beq.n	800537e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d005      	beq.n	800533e <osMessageQueuePut+0x36>
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <osMessageQueuePut+0x36>
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800533e:	f06f 0303 	mvn.w	r3, #3
 8005342:	61fb      	str	r3, [r7, #28]
 8005344:	e038      	b.n	80053b8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005346:	2300      	movs	r3, #0
 8005348:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800534a:	f107 0210 	add.w	r2, r7, #16
 800534e:	2300      	movs	r3, #0
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	69b8      	ldr	r0, [r7, #24]
 8005354:	f000 fedc 	bl	8006110 <xQueueGenericSendFromISR>
 8005358:	4603      	mov	r3, r0
 800535a:	2b01      	cmp	r3, #1
 800535c:	d003      	beq.n	8005366 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800535e:	f06f 0302 	mvn.w	r3, #2
 8005362:	61fb      	str	r3, [r7, #28]
 8005364:	e028      	b.n	80053b8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d025      	beq.n	80053b8 <osMessageQueuePut+0xb0>
 800536c:	4b15      	ldr	r3, [pc, #84]	; (80053c4 <osMessageQueuePut+0xbc>)
 800536e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	f3bf 8f4f 	dsb	sy
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	e01c      	b.n	80053b8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d002      	beq.n	800538a <osMessageQueuePut+0x82>
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d103      	bne.n	8005392 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800538a:	f06f 0303 	mvn.w	r3, #3
 800538e:	61fb      	str	r3, [r7, #28]
 8005390:	e012      	b.n	80053b8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005392:	2300      	movs	r3, #0
 8005394:	683a      	ldr	r2, [r7, #0]
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	69b8      	ldr	r0, [r7, #24]
 800539a:	f000 fdbb 	bl	8005f14 <xQueueGenericSend>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d009      	beq.n	80053b8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80053aa:	f06f 0301 	mvn.w	r3, #1
 80053ae:	61fb      	str	r3, [r7, #28]
 80053b0:	e002      	b.n	80053b8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80053b2:	f06f 0302 	mvn.w	r3, #2
 80053b6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80053b8:	69fb      	ldr	r3, [r7, #28]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3720      	adds	r7, #32
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	e000ed04 	.word	0xe000ed04

080053c8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b088      	sub	sp, #32
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
 80053d4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80053da:	2300      	movs	r3, #0
 80053dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053de:	f3ef 8305 	mrs	r3, IPSR
 80053e2:	617b      	str	r3, [r7, #20]
  return(result);
 80053e4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d028      	beq.n	800543c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d005      	beq.n	80053fc <osMessageQueueGet+0x34>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <osMessageQueueGet+0x34>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80053fc:	f06f 0303 	mvn.w	r3, #3
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e037      	b.n	8005474 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005404:	2300      	movs	r3, #0
 8005406:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005408:	f107 0310 	add.w	r3, r7, #16
 800540c:	461a      	mov	r2, r3
 800540e:	68b9      	ldr	r1, [r7, #8]
 8005410:	69b8      	ldr	r0, [r7, #24]
 8005412:	f001 f905 	bl	8006620 <xQueueReceiveFromISR>
 8005416:	4603      	mov	r3, r0
 8005418:	2b01      	cmp	r3, #1
 800541a:	d003      	beq.n	8005424 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800541c:	f06f 0302 	mvn.w	r3, #2
 8005420:	61fb      	str	r3, [r7, #28]
 8005422:	e027      	b.n	8005474 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d024      	beq.n	8005474 <osMessageQueueGet+0xac>
 800542a:	4b15      	ldr	r3, [pc, #84]	; (8005480 <osMessageQueueGet+0xb8>)
 800542c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	f3bf 8f6f 	isb	sy
 800543a:	e01b      	b.n	8005474 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <osMessageQueueGet+0x80>
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d103      	bne.n	8005450 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005448:	f06f 0303 	mvn.w	r3, #3
 800544c:	61fb      	str	r3, [r7, #28]
 800544e:	e011      	b.n	8005474 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	68b9      	ldr	r1, [r7, #8]
 8005454:	69b8      	ldr	r0, [r7, #24]
 8005456:	f000 fef7 	bl	8006248 <xQueueReceive>
 800545a:	4603      	mov	r3, r0
 800545c:	2b01      	cmp	r3, #1
 800545e:	d009      	beq.n	8005474 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005466:	f06f 0301 	mvn.w	r3, #1
 800546a:	61fb      	str	r3, [r7, #28]
 800546c:	e002      	b.n	8005474 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800546e:	f06f 0302 	mvn.w	r3, #2
 8005472:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005474:	69fb      	ldr	r3, [r7, #28]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3720      	adds	r7, #32
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	e000ed04 	.word	0xe000ed04

08005484 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	4a07      	ldr	r2, [pc, #28]	; (80054b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005494:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	4a06      	ldr	r2, [pc, #24]	; (80054b4 <vApplicationGetIdleTaskMemory+0x30>)
 800549a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2280      	movs	r2, #128	; 0x80
 80054a0:	601a      	str	r2, [r3, #0]
}
 80054a2:	bf00      	nop
 80054a4:	3714      	adds	r7, #20
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	200001ec 	.word	0x200001ec
 80054b4:	200002a8 	.word	0x200002a8

080054b8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4a07      	ldr	r2, [pc, #28]	; (80054e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80054c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	4a06      	ldr	r2, [pc, #24]	; (80054e8 <vApplicationGetTimerTaskMemory+0x30>)
 80054ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054d6:	601a      	str	r2, [r3, #0]
}
 80054d8:	bf00      	nop
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr
 80054e4:	200004a8 	.word	0x200004a8
 80054e8:	20000564 	.word	0x20000564

080054ec <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800550c:	bf00      	nop
 800550e:	e7fe      	b.n	800550e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005510:	2320      	movs	r3, #32
 8005512:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	2b20      	cmp	r3, #32
 8005518:	d00a      	beq.n	8005530 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800551a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551e:	f383 8811 	msr	BASEPRI, r3
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	60fb      	str	r3, [r7, #12]
}
 800552c:	bf00      	nop
 800552e:	e7fe      	b.n	800552e <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2200      	movs	r2, #0
 800553e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	3304      	adds	r3, #4
 8005544:	4618      	mov	r0, r3
 8005546:	f000 fa3d 	bl	80059c4 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2201      	movs	r2, #1
 800554e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8005550:	697b      	ldr	r3, [r7, #20]
	}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800555a:	b580      	push	{r7, lr}
 800555c:	b082      	sub	sp, #8
 800555e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005560:	2020      	movs	r0, #32
 8005562:	f003 f909 	bl	8008778 <pvPortMalloc>
 8005566:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00a      	beq.n	8005584 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3304      	adds	r3, #4
 8005578:	4618      	mov	r0, r3
 800557a:	f000 fa23 	bl	80059c4 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8005584:	687b      	ldr	r3, [r7, #4]
	}
 8005586:	4618      	mov	r0, r3
 8005588:	3708      	adds	r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
	...

08005590 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b090      	sub	sp, #64	; 0x40
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80055a2:	2300      	movs	r3, #0
 80055a4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80055a6:	2300      	movs	r3, #0
 80055a8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10a      	bne.n	80055c6 <xEventGroupWaitBits+0x36>
	__asm volatile
 80055b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	623b      	str	r3, [r7, #32]
}
 80055c2:	bf00      	nop
 80055c4:	e7fe      	b.n	80055c4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00a      	beq.n	80055e6 <xEventGroupWaitBits+0x56>
	__asm volatile
 80055d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	61fb      	str	r3, [r7, #28]
}
 80055e2:	bf00      	nop
 80055e4:	e7fe      	b.n	80055e4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10a      	bne.n	8005602 <xEventGroupWaitBits+0x72>
	__asm volatile
 80055ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	61bb      	str	r3, [r7, #24]
}
 80055fe:	bf00      	nop
 8005600:	e7fe      	b.n	8005600 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005602:	f002 f909 	bl	8007818 <xTaskGetSchedulerState>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <xEventGroupWaitBits+0x82>
 800560c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <xEventGroupWaitBits+0x86>
 8005612:	2301      	movs	r3, #1
 8005614:	e000      	b.n	8005618 <xEventGroupWaitBits+0x88>
 8005616:	2300      	movs	r3, #0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10a      	bne.n	8005632 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800561c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005620:	f383 8811 	msr	BASEPRI, r3
 8005624:	f3bf 8f6f 	isb	sy
 8005628:	f3bf 8f4f 	dsb	sy
 800562c:	617b      	str	r3, [r7, #20]
}
 800562e:	bf00      	nop
 8005630:	e7fe      	b.n	8005630 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8005632:	f001 fc57 	bl	8006ee4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	68b9      	ldr	r1, [r7, #8]
 8005640:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005642:	f000 f988 	bl	8005956 <prvTestWaitCondition>
 8005646:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8005648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00e      	beq.n	800566c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800564e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005650:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005652:	2300      	movs	r3, #0
 8005654:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d028      	beq.n	80056ae <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800565c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	43db      	mvns	r3, r3
 8005664:	401a      	ands	r2, r3
 8005666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	e020      	b.n	80056ae <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800566c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800566e:	2b00      	cmp	r3, #0
 8005670:	d104      	bne.n	800567c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005674:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8005676:	2301      	movs	r3, #1
 8005678:	633b      	str	r3, [r7, #48]	; 0x30
 800567a:	e018      	b.n	80056ae <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005684:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005688:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005692:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005696:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800569a:	1d18      	adds	r0, r3, #4
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056a0:	4313      	orrs	r3, r2
 80056a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056a4:	4619      	mov	r1, r3
 80056a6:	f001 fe1b 	bl	80072e0 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80056aa:	2300      	movs	r3, #0
 80056ac:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80056ae:	f001 fc27 	bl	8006f00 <xTaskResumeAll>
 80056b2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80056b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d031      	beq.n	800571e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80056ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d107      	bne.n	80056d0 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <xEventGroupWaitBits+0x198>)
 80056c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80056d0:	f002 fa18 	bl	8007b04 <uxTaskResetEventItemValue>
 80056d4:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80056d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d11a      	bne.n	8005716 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80056e0:	f002 ff28 	bl	8008534 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80056e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	68b9      	ldr	r1, [r7, #8]
 80056ee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80056f0:	f000 f931 	bl	8005956 <prvTestWaitCondition>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d009      	beq.n	800570e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d006      	beq.n	800570e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	43db      	mvns	r3, r3
 8005708:	401a      	ands	r2, r3
 800570a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800570c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800570e:	2301      	movs	r3, #1
 8005710:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8005712:	f002 ff3f 	bl	8008594 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005718:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800571c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800571e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005720:	4618      	mov	r0, r3
 8005722:	3740      	adds	r7, #64	; 0x40
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	e000ed04 	.word	0xe000ed04

0800572c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10a      	bne.n	8005756 <xEventGroupClearBits+0x2a>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	60fb      	str	r3, [r7, #12]
}
 8005752:	bf00      	nop
 8005754:	e7fe      	b.n	8005754 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <xEventGroupClearBits+0x4a>
	__asm volatile
 8005760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005764:	f383 8811 	msr	BASEPRI, r3
 8005768:	f3bf 8f6f 	isb	sy
 800576c:	f3bf 8f4f 	dsb	sy
 8005770:	60bb      	str	r3, [r7, #8]
}
 8005772:	bf00      	nop
 8005774:	e7fe      	b.n	8005774 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8005776:	f002 fedd 	bl	8008534 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	43db      	mvns	r3, r3
 8005788:	401a      	ands	r2, r3
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800578e:	f002 ff01 	bl	8008594 <vPortExitCritical>

	return uxReturn;
 8005792:	693b      	ldr	r3, [r7, #16]
}
 8005794:	4618      	mov	r0, r3
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80057a6:	2300      	movs	r3, #0
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	6879      	ldr	r1, [r7, #4]
 80057ac:	4804      	ldr	r0, [pc, #16]	; (80057c0 <xEventGroupClearBitsFromISR+0x24>)
 80057ae:	f002 fd77 	bl	80082a0 <xTimerPendFunctionCallFromISR>
 80057b2:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80057b4:	68fb      	ldr	r3, [r7, #12]
	}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	0800593d 	.word	0x0800593d

080057c4 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 80057c4:	b480      	push	{r7}
 80057c6:	b089      	sub	sp, #36	; 0x24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80057d0:	f3ef 8211 	mrs	r2, BASEPRI
 80057d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d8:	f383 8811 	msr	BASEPRI, r3
 80057dc:	f3bf 8f6f 	isb	sy
 80057e0:	f3bf 8f4f 	dsb	sy
 80057e4:	60fa      	str	r2, [r7, #12]
 80057e6:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80057e8:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057ea:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	617b      	str	r3, [r7, #20]
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80057fc:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 80057fe:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8005800:	4618      	mov	r0, r3
 8005802:	3724      	adds	r7, #36	; 0x24
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b08e      	sub	sp, #56	; 0x38
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005816:	2300      	movs	r3, #0
 8005818:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800581e:	2300      	movs	r3, #0
 8005820:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10a      	bne.n	800583e <xEventGroupSetBits+0x32>
	__asm volatile
 8005828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	613b      	str	r3, [r7, #16]
}
 800583a:	bf00      	nop
 800583c:	e7fe      	b.n	800583c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d00a      	beq.n	800585e <xEventGroupSetBits+0x52>
	__asm volatile
 8005848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	60fb      	str	r3, [r7, #12]
}
 800585a:	bf00      	nop
 800585c:	e7fe      	b.n	800585c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800585e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005860:	3304      	adds	r3, #4
 8005862:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	3308      	adds	r3, #8
 8005868:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800586a:	f001 fb3b 	bl	8006ee4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	431a      	orrs	r2, r3
 800587c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8005880:	e03c      	b.n	80058fc <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8005882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8005888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800588e:	2300      	movs	r3, #0
 8005890:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005898:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80058a0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d108      	bne.n	80058be <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80058ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	4013      	ands	r3, r2
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00b      	beq.n	80058d0 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80058b8:	2301      	movs	r3, #1
 80058ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058bc:	e008      	b.n	80058d0 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80058be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	4013      	ands	r3, r2
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d101      	bne.n	80058d0 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80058cc:	2301      	movs	r3, #1
 80058ce:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80058d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d010      	beq.n	80058f8 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80058e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80058e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80058f0:	4619      	mov	r1, r3
 80058f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80058f4:	f001 fdc0 	bl	8007478 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80058fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058fe:	6a3b      	ldr	r3, [r7, #32]
 8005900:	429a      	cmp	r2, r3
 8005902:	d1be      	bne.n	8005882 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800590a:	43db      	mvns	r3, r3
 800590c:	401a      	ands	r2, r3
 800590e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005910:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005912:	f001 faf5 	bl	8006f00 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005918:	681b      	ldr	r3, [r3, #0]
}
 800591a:	4618      	mov	r0, r3
 800591c:	3738      	adds	r7, #56	; 0x38
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
 800592a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800592c:	6839      	ldr	r1, [r7, #0]
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7ff ff6c 	bl	800580c <xEventGroupSetBits>
}
 8005934:	bf00      	nop
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8005946:	6839      	ldr	r1, [r7, #0]
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7ff feef 	bl	800572c <xEventGroupClearBits>
}
 800594e:	bf00      	nop
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005956:	b480      	push	{r7}
 8005958:	b087      	sub	sp, #28
 800595a:	af00      	add	r7, sp, #0
 800595c:	60f8      	str	r0, [r7, #12]
 800595e:	60b9      	str	r1, [r7, #8]
 8005960:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005962:	2300      	movs	r3, #0
 8005964:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d107      	bne.n	800597c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	4013      	ands	r3, r2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00a      	beq.n	800598c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005976:	2301      	movs	r3, #1
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	e007      	b.n	800598c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	4013      	ands	r3, r2
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	429a      	cmp	r2, r3
 8005986:	d101      	bne.n	800598c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005988:	2301      	movs	r3, #1
 800598a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800598c:	697b      	ldr	r3, [r7, #20]
}
 800598e:	4618      	mov	r0, r3
 8005990:	371c      	adds	r7, #28
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
	...

0800599c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	68f9      	ldr	r1, [r7, #12]
 80059ae:	4804      	ldr	r0, [pc, #16]	; (80059c0 <xEventGroupSetBitsFromISR+0x24>)
 80059b0:	f002 fc76 	bl	80082a0 <xTimerPendFunctionCallFromISR>
 80059b4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80059b6:	697b      	ldr	r3, [r7, #20]
	}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3718      	adds	r7, #24
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	08005923 	.word	0x08005923

080059c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f103 0208 	add.w	r2, r3, #8
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f04f 32ff 	mov.w	r2, #4294967295
 80059dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f103 0208 	add.w	r2, r3, #8
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f103 0208 	add.w	r2, r3, #8
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b085      	sub	sp, #20
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
 8005a26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	689a      	ldr	r2, [r3, #8]
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	601a      	str	r2, [r3, #0]
}
 8005a5a:	bf00      	nop
 8005a5c:	3714      	adds	r7, #20
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a66:	b480      	push	{r7}
 8005a68:	b085      	sub	sp, #20
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7c:	d103      	bne.n	8005a86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	e00c      	b.n	8005aa0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3308      	adds	r3, #8
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	e002      	b.n	8005a94 <vListInsert+0x2e>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d2f6      	bcs.n	8005a8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	683a      	ldr	r2, [r7, #0]
 8005aba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	1c5a      	adds	r2, r3, #1
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	601a      	str	r2, [r3, #0]
}
 8005acc:	bf00      	nop
 8005ace:	3714      	adds	r7, #20
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6892      	ldr	r2, [r2, #8]
 8005aee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	6852      	ldr	r2, [r2, #4]
 8005af8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d103      	bne.n	8005b0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	1e5a      	subs	r2, r3, #1
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10a      	bne.n	8005b56 <xQueueGenericReset+0x2a>
	__asm volatile
 8005b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b44:	f383 8811 	msr	BASEPRI, r3
 8005b48:	f3bf 8f6f 	isb	sy
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	60bb      	str	r3, [r7, #8]
}
 8005b52:	bf00      	nop
 8005b54:	e7fe      	b.n	8005b54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005b56:	f002 fced 	bl	8008534 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b62:	68f9      	ldr	r1, [r7, #12]
 8005b64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b66:	fb01 f303 	mul.w	r3, r1, r3
 8005b6a:	441a      	add	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b86:	3b01      	subs	r3, #1
 8005b88:	68f9      	ldr	r1, [r7, #12]
 8005b8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b8c:	fb01 f303 	mul.w	r3, r1, r3
 8005b90:	441a      	add	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	22ff      	movs	r2, #255	; 0xff
 8005b9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	22ff      	movs	r2, #255	; 0xff
 8005ba2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d114      	bne.n	8005bd6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01a      	beq.n	8005bea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	3310      	adds	r3, #16
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f001 fbf9 	bl	80073b0 <xTaskRemoveFromEventList>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d012      	beq.n	8005bea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005bc4:	4b0c      	ldr	r3, [pc, #48]	; (8005bf8 <xQueueGenericReset+0xcc>)
 8005bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	e009      	b.n	8005bea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	3310      	adds	r3, #16
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff fef2 	bl	80059c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3324      	adds	r3, #36	; 0x24
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff feed 	bl	80059c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005bea:	f002 fcd3 	bl	8008594 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005bee:	2301      	movs	r3, #1
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	e000ed04 	.word	0xe000ed04

08005bfc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08e      	sub	sp, #56	; 0x38
 8005c00:	af02      	add	r7, sp, #8
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
 8005c08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d10a      	bne.n	8005c26 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005c22:	bf00      	nop
 8005c24:	e7fe      	b.n	8005c24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10a      	bne.n	8005c42 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005c3e:	bf00      	nop
 8005c40:	e7fe      	b.n	8005c40 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <xQueueGenericCreateStatic+0x52>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <xQueueGenericCreateStatic+0x56>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e000      	b.n	8005c54 <xQueueGenericCreateStatic+0x58>
 8005c52:	2300      	movs	r3, #0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d10a      	bne.n	8005c6e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c5c:	f383 8811 	msr	BASEPRI, r3
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	623b      	str	r3, [r7, #32]
}
 8005c6a:	bf00      	nop
 8005c6c:	e7fe      	b.n	8005c6c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d102      	bne.n	8005c7a <xQueueGenericCreateStatic+0x7e>
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <xQueueGenericCreateStatic+0x82>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e000      	b.n	8005c80 <xQueueGenericCreateStatic+0x84>
 8005c7e:	2300      	movs	r3, #0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10a      	bne.n	8005c9a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c88:	f383 8811 	msr	BASEPRI, r3
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	f3bf 8f4f 	dsb	sy
 8005c94:	61fb      	str	r3, [r7, #28]
}
 8005c96:	bf00      	nop
 8005c98:	e7fe      	b.n	8005c98 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c9a:	2350      	movs	r3, #80	; 0x50
 8005c9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	2b50      	cmp	r3, #80	; 0x50
 8005ca2:	d00a      	beq.n	8005cba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	61bb      	str	r3, [r7, #24]
}
 8005cb6:	bf00      	nop
 8005cb8:	e7fe      	b.n	8005cb8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005cba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00d      	beq.n	8005ce2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	68b9      	ldr	r1, [r7, #8]
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f000 f83f 	bl	8005d60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3730      	adds	r7, #48	; 0x30
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08a      	sub	sp, #40	; 0x28
 8005cf0:	af02      	add	r7, sp, #8
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d10a      	bne.n	8005d16 <xQueueGenericCreate+0x2a>
	__asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d04:	f383 8811 	msr	BASEPRI, r3
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	613b      	str	r3, [r7, #16]
}
 8005d12:	bf00      	nop
 8005d14:	e7fe      	b.n	8005d14 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	fb02 f303 	mul.w	r3, r2, r3
 8005d1e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	3350      	adds	r3, #80	; 0x50
 8005d24:	4618      	mov	r0, r3
 8005d26:	f002 fd27 	bl	8008778 <pvPortMalloc>
 8005d2a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d011      	beq.n	8005d56 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	3350      	adds	r3, #80	; 0x50
 8005d3a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d44:	79fa      	ldrb	r2, [r7, #7]
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	68b9      	ldr	r1, [r7, #8]
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f000 f805 	bl	8005d60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d56:	69bb      	ldr	r3, [r7, #24]
	}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3720      	adds	r7, #32
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
 8005d6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d103      	bne.n	8005d7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	69ba      	ldr	r2, [r7, #24]
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	e002      	b.n	8005d82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d8e:	2101      	movs	r1, #1
 8005d90:	69b8      	ldr	r0, [r7, #24]
 8005d92:	f7ff fecb 	bl	8005b2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	78fa      	ldrb	r2, [r7, #3]
 8005d9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d9e:	bf00      	nop
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b082      	sub	sp, #8
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00e      	beq.n	8005dd2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2100      	movs	r1, #0
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 f8a1 	bl	8005f14 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005dd2:	bf00      	nop
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b086      	sub	sp, #24
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	4603      	mov	r3, r0
 8005de2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005de4:	2301      	movs	r3, #1
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	2300      	movs	r3, #0
 8005dea:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005dec:	79fb      	ldrb	r3, [r7, #7]
 8005dee:	461a      	mov	r2, r3
 8005df0:	6939      	ldr	r1, [r7, #16]
 8005df2:	6978      	ldr	r0, [r7, #20]
 8005df4:	f7ff ff7a 	bl	8005cec <xQueueGenericCreate>
 8005df8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f7ff ffd3 	bl	8005da6 <prvInitialiseMutex>

		return xNewQueue;
 8005e00:	68fb      	ldr	r3, [r7, #12]
	}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3718      	adds	r7, #24
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b088      	sub	sp, #32
 8005e0e:	af02      	add	r7, sp, #8
 8005e10:	4603      	mov	r3, r0
 8005e12:	6039      	str	r1, [r7, #0]
 8005e14:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005e16:	2301      	movs	r3, #1
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005e1e:	79fb      	ldrb	r3, [r7, #7]
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2200      	movs	r2, #0
 8005e26:	6939      	ldr	r1, [r7, #16]
 8005e28:	6978      	ldr	r0, [r7, #20]
 8005e2a:	f7ff fee7 	bl	8005bfc <xQueueGenericCreateStatic>
 8005e2e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f7ff ffb8 	bl	8005da6 <prvInitialiseMutex>

		return xNewQueue;
 8005e36:	68fb      	ldr	r3, [r7, #12]
	}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3718      	adds	r7, #24
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005e40:	b590      	push	{r4, r7, lr}
 8005e42:	b087      	sub	sp, #28
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10a      	bne.n	8005e68 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8005e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e56:	f383 8811 	msr	BASEPRI, r3
 8005e5a:	f3bf 8f6f 	isb	sy
 8005e5e:	f3bf 8f4f 	dsb	sy
 8005e62:	60fb      	str	r3, [r7, #12]
}
 8005e64:	bf00      	nop
 8005e66:	e7fe      	b.n	8005e66 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	689c      	ldr	r4, [r3, #8]
 8005e6c:	f001 fcc4 	bl	80077f8 <xTaskGetCurrentTaskHandle>
 8005e70:	4603      	mov	r3, r0
 8005e72:	429c      	cmp	r4, r3
 8005e74:	d111      	bne.n	8005e9a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	1e5a      	subs	r2, r3, #1
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d105      	bne.n	8005e94 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005e88:	2300      	movs	r3, #0
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	6938      	ldr	r0, [r7, #16]
 8005e90:	f000 f840 	bl	8005f14 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005e94:	2301      	movs	r3, #1
 8005e96:	617b      	str	r3, [r7, #20]
 8005e98:	e001      	b.n	8005e9e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005e9e:	697b      	ldr	r3, [r7, #20]
	}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	371c      	adds	r7, #28
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd90      	pop	{r4, r7, pc}

08005ea8 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005ea8:	b590      	push	{r4, r7, lr}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10a      	bne.n	8005ed2 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8005ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec0:	f383 8811 	msr	BASEPRI, r3
 8005ec4:	f3bf 8f6f 	isb	sy
 8005ec8:	f3bf 8f4f 	dsb	sy
 8005ecc:	60fb      	str	r3, [r7, #12]
}
 8005ece:	bf00      	nop
 8005ed0:	e7fe      	b.n	8005ed0 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	689c      	ldr	r4, [r3, #8]
 8005ed6:	f001 fc8f 	bl	80077f8 <xTaskGetCurrentTaskHandle>
 8005eda:	4603      	mov	r3, r0
 8005edc:	429c      	cmp	r4, r3
 8005ede:	d107      	bne.n	8005ef0 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005eea:	2301      	movs	r3, #1
 8005eec:	617b      	str	r3, [r7, #20]
 8005eee:	e00c      	b.n	8005f0a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005ef0:	6839      	ldr	r1, [r7, #0]
 8005ef2:	6938      	ldr	r0, [r7, #16]
 8005ef4:	f000 fa88 	bl	8006408 <xQueueSemaphoreTake>
 8005ef8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d004      	beq.n	8005f0a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	1c5a      	adds	r2, r3, #1
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005f0a:	697b      	ldr	r3, [r7, #20]
	}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	371c      	adds	r7, #28
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd90      	pop	{r4, r7, pc}

08005f14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b08e      	sub	sp, #56	; 0x38
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	607a      	str	r2, [r7, #4]
 8005f20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005f22:	2300      	movs	r3, #0
 8005f24:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10a      	bne.n	8005f46 <xQueueGenericSend+0x32>
	__asm volatile
 8005f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f34:	f383 8811 	msr	BASEPRI, r3
 8005f38:	f3bf 8f6f 	isb	sy
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f42:	bf00      	nop
 8005f44:	e7fe      	b.n	8005f44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d103      	bne.n	8005f54 <xQueueGenericSend+0x40>
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <xQueueGenericSend+0x44>
 8005f54:	2301      	movs	r3, #1
 8005f56:	e000      	b.n	8005f5a <xQueueGenericSend+0x46>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10a      	bne.n	8005f74 <xQueueGenericSend+0x60>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f70:	bf00      	nop
 8005f72:	e7fe      	b.n	8005f72 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d103      	bne.n	8005f82 <xQueueGenericSend+0x6e>
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d101      	bne.n	8005f86 <xQueueGenericSend+0x72>
 8005f82:	2301      	movs	r3, #1
 8005f84:	e000      	b.n	8005f88 <xQueueGenericSend+0x74>
 8005f86:	2300      	movs	r3, #0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10a      	bne.n	8005fa2 <xQueueGenericSend+0x8e>
	__asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	623b      	str	r3, [r7, #32]
}
 8005f9e:	bf00      	nop
 8005fa0:	e7fe      	b.n	8005fa0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fa2:	f001 fc39 	bl	8007818 <xTaskGetSchedulerState>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d102      	bne.n	8005fb2 <xQueueGenericSend+0x9e>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <xQueueGenericSend+0xa2>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e000      	b.n	8005fb8 <xQueueGenericSend+0xa4>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10a      	bne.n	8005fd2 <xQueueGenericSend+0xbe>
	__asm volatile
 8005fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	61fb      	str	r3, [r7, #28]
}
 8005fce:	bf00      	nop
 8005fd0:	e7fe      	b.n	8005fd0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fd2:	f002 faaf 	bl	8008534 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d302      	bcc.n	8005fe8 <xQueueGenericSend+0xd4>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d129      	bne.n	800603c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fe8:	683a      	ldr	r2, [r7, #0]
 8005fea:	68b9      	ldr	r1, [r7, #8]
 8005fec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fee:	f000 fbaf 	bl	8006750 <prvCopyDataToQueue>
 8005ff2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d010      	beq.n	800601e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffe:	3324      	adds	r3, #36	; 0x24
 8006000:	4618      	mov	r0, r3
 8006002:	f001 f9d5 	bl	80073b0 <xTaskRemoveFromEventList>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d013      	beq.n	8006034 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800600c:	4b3f      	ldr	r3, [pc, #252]	; (800610c <xQueueGenericSend+0x1f8>)
 800600e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006012:	601a      	str	r2, [r3, #0]
 8006014:	f3bf 8f4f 	dsb	sy
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	e00a      	b.n	8006034 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800601e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006020:	2b00      	cmp	r3, #0
 8006022:	d007      	beq.n	8006034 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006024:	4b39      	ldr	r3, [pc, #228]	; (800610c <xQueueGenericSend+0x1f8>)
 8006026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800602a:	601a      	str	r2, [r3, #0]
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006034:	f002 faae 	bl	8008594 <vPortExitCritical>
				return pdPASS;
 8006038:	2301      	movs	r3, #1
 800603a:	e063      	b.n	8006104 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d103      	bne.n	800604a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006042:	f002 faa7 	bl	8008594 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006046:	2300      	movs	r3, #0
 8006048:	e05c      	b.n	8006104 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800604a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800604c:	2b00      	cmp	r3, #0
 800604e:	d106      	bne.n	800605e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006050:	f107 0314 	add.w	r3, r7, #20
 8006054:	4618      	mov	r0, r3
 8006056:	f001 fa71 	bl	800753c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800605a:	2301      	movs	r3, #1
 800605c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800605e:	f002 fa99 	bl	8008594 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006062:	f000 ff3f 	bl	8006ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006066:	f002 fa65 	bl	8008534 <vPortEnterCritical>
 800606a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006070:	b25b      	sxtb	r3, r3
 8006072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006076:	d103      	bne.n	8006080 <xQueueGenericSend+0x16c>
 8006078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607a:	2200      	movs	r2, #0
 800607c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006082:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006086:	b25b      	sxtb	r3, r3
 8006088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608c:	d103      	bne.n	8006096 <xQueueGenericSend+0x182>
 800608e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006090:	2200      	movs	r2, #0
 8006092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006096:	f002 fa7d 	bl	8008594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800609a:	1d3a      	adds	r2, r7, #4
 800609c:	f107 0314 	add.w	r3, r7, #20
 80060a0:	4611      	mov	r1, r2
 80060a2:	4618      	mov	r0, r3
 80060a4:	f001 fa60 	bl	8007568 <xTaskCheckForTimeOut>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d124      	bne.n	80060f8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80060ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060b0:	f000 fc46 	bl	8006940 <prvIsQueueFull>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d018      	beq.n	80060ec <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80060ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060bc:	3310      	adds	r3, #16
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	4611      	mov	r1, r2
 80060c2:	4618      	mov	r0, r3
 80060c4:	f001 f8e8 	bl	8007298 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80060c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060ca:	f000 fbd1 	bl	8006870 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80060ce:	f000 ff17 	bl	8006f00 <xTaskResumeAll>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f47f af7c 	bne.w	8005fd2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80060da:	4b0c      	ldr	r3, [pc, #48]	; (800610c <xQueueGenericSend+0x1f8>)
 80060dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	f3bf 8f6f 	isb	sy
 80060ea:	e772      	b.n	8005fd2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80060ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060ee:	f000 fbbf 	bl	8006870 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060f2:	f000 ff05 	bl	8006f00 <xTaskResumeAll>
 80060f6:	e76c      	b.n	8005fd2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80060f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060fa:	f000 fbb9 	bl	8006870 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060fe:	f000 feff 	bl	8006f00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006102:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006104:	4618      	mov	r0, r3
 8006106:	3738      	adds	r7, #56	; 0x38
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	e000ed04 	.word	0xe000ed04

08006110 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b090      	sub	sp, #64	; 0x40
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
 800611c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10a      	bne.n	800613e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800613a:	bf00      	nop
 800613c:	e7fe      	b.n	800613c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d103      	bne.n	800614c <xQueueGenericSendFromISR+0x3c>
 8006144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <xQueueGenericSendFromISR+0x40>
 800614c:	2301      	movs	r3, #1
 800614e:	e000      	b.n	8006152 <xQueueGenericSendFromISR+0x42>
 8006150:	2300      	movs	r3, #0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10a      	bne.n	800616c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006168:	bf00      	nop
 800616a:	e7fe      	b.n	800616a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	2b02      	cmp	r3, #2
 8006170:	d103      	bne.n	800617a <xQueueGenericSendFromISR+0x6a>
 8006172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006176:	2b01      	cmp	r3, #1
 8006178:	d101      	bne.n	800617e <xQueueGenericSendFromISR+0x6e>
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <xQueueGenericSendFromISR+0x70>
 800617e:	2300      	movs	r3, #0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	623b      	str	r3, [r7, #32]
}
 8006196:	bf00      	nop
 8006198:	e7fe      	b.n	8006198 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800619a:	f002 faad 	bl	80086f8 <vPortValidateInterruptPriority>
	__asm volatile
 800619e:	f3ef 8211 	mrs	r2, BASEPRI
 80061a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a6:	f383 8811 	msr	BASEPRI, r3
 80061aa:	f3bf 8f6f 	isb	sy
 80061ae:	f3bf 8f4f 	dsb	sy
 80061b2:	61fa      	str	r2, [r7, #28]
 80061b4:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80061b6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061b8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d302      	bcc.n	80061cc <xQueueGenericSendFromISR+0xbc>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d12f      	bne.n	800622c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80061d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061da:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80061e2:	f000 fab5 	bl	8006750 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80061e6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80061ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ee:	d112      	bne.n	8006216 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d016      	beq.n	8006226 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fa:	3324      	adds	r3, #36	; 0x24
 80061fc:	4618      	mov	r0, r3
 80061fe:	f001 f8d7 	bl	80073b0 <xTaskRemoveFromEventList>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00e      	beq.n	8006226 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00b      	beq.n	8006226 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	e007      	b.n	8006226 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006216:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800621a:	3301      	adds	r3, #1
 800621c:	b2db      	uxtb	r3, r3
 800621e:	b25a      	sxtb	r2, r3
 8006220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006226:	2301      	movs	r3, #1
 8006228:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800622a:	e001      	b.n	8006230 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800622c:	2300      	movs	r3, #0
 800622e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006232:	617b      	str	r3, [r7, #20]
	__asm volatile
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f383 8811 	msr	BASEPRI, r3
}
 800623a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800623c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800623e:	4618      	mov	r0, r3
 8006240:	3740      	adds	r7, #64	; 0x40
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
	...

08006248 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08c      	sub	sp, #48	; 0x30
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006254:	2300      	movs	r3, #0
 8006256:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800625c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10a      	bne.n	8006278 <xQueueReceive+0x30>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	623b      	str	r3, [r7, #32]
}
 8006274:	bf00      	nop
 8006276:	e7fe      	b.n	8006276 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d103      	bne.n	8006286 <xQueueReceive+0x3e>
 800627e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006282:	2b00      	cmp	r3, #0
 8006284:	d101      	bne.n	800628a <xQueueReceive+0x42>
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <xQueueReceive+0x44>
 800628a:	2300      	movs	r3, #0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10a      	bne.n	80062a6 <xQueueReceive+0x5e>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	61fb      	str	r3, [r7, #28]
}
 80062a2:	bf00      	nop
 80062a4:	e7fe      	b.n	80062a4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062a6:	f001 fab7 	bl	8007818 <xTaskGetSchedulerState>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d102      	bne.n	80062b6 <xQueueReceive+0x6e>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <xQueueReceive+0x72>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e000      	b.n	80062bc <xQueueReceive+0x74>
 80062ba:	2300      	movs	r3, #0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10a      	bne.n	80062d6 <xQueueReceive+0x8e>
	__asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	61bb      	str	r3, [r7, #24]
}
 80062d2:	bf00      	nop
 80062d4:	e7fe      	b.n	80062d4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062d6:	f002 f92d 	bl	8008534 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062de:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d01f      	beq.n	8006326 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062e6:	68b9      	ldr	r1, [r7, #8]
 80062e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062ea:	f000 fa9b 	bl	8006824 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	1e5a      	subs	r2, r3, #1
 80062f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00f      	beq.n	800631e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006300:	3310      	adds	r3, #16
 8006302:	4618      	mov	r0, r3
 8006304:	f001 f854 	bl	80073b0 <xTaskRemoveFromEventList>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d007      	beq.n	800631e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800630e:	4b3d      	ldr	r3, [pc, #244]	; (8006404 <xQueueReceive+0x1bc>)
 8006310:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006314:	601a      	str	r2, [r3, #0]
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800631e:	f002 f939 	bl	8008594 <vPortExitCritical>
				return pdPASS;
 8006322:	2301      	movs	r3, #1
 8006324:	e069      	b.n	80063fa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d103      	bne.n	8006334 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800632c:	f002 f932 	bl	8008594 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006330:	2300      	movs	r3, #0
 8006332:	e062      	b.n	80063fa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800633a:	f107 0310 	add.w	r3, r7, #16
 800633e:	4618      	mov	r0, r3
 8006340:	f001 f8fc 	bl	800753c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006344:	2301      	movs	r3, #1
 8006346:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006348:	f002 f924 	bl	8008594 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800634c:	f000 fdca 	bl	8006ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006350:	f002 f8f0 	bl	8008534 <vPortEnterCritical>
 8006354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006356:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800635a:	b25b      	sxtb	r3, r3
 800635c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006360:	d103      	bne.n	800636a <xQueueReceive+0x122>
 8006362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800636a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006370:	b25b      	sxtb	r3, r3
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006376:	d103      	bne.n	8006380 <xQueueReceive+0x138>
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	2200      	movs	r2, #0
 800637c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006380:	f002 f908 	bl	8008594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006384:	1d3a      	adds	r2, r7, #4
 8006386:	f107 0310 	add.w	r3, r7, #16
 800638a:	4611      	mov	r1, r2
 800638c:	4618      	mov	r0, r3
 800638e:	f001 f8eb 	bl	8007568 <xTaskCheckForTimeOut>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d123      	bne.n	80063e0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800639a:	f000 fabb 	bl	8006914 <prvIsQueueEmpty>
 800639e:	4603      	mov	r3, r0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d017      	beq.n	80063d4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80063a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a6:	3324      	adds	r3, #36	; 0x24
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	4611      	mov	r1, r2
 80063ac:	4618      	mov	r0, r3
 80063ae:	f000 ff73 	bl	8007298 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063b4:	f000 fa5c 	bl	8006870 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063b8:	f000 fda2 	bl	8006f00 <xTaskResumeAll>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d189      	bne.n	80062d6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80063c2:	4b10      	ldr	r3, [pc, #64]	; (8006404 <xQueueReceive+0x1bc>)
 80063c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	e780      	b.n	80062d6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80063d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063d6:	f000 fa4b 	bl	8006870 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063da:	f000 fd91 	bl	8006f00 <xTaskResumeAll>
 80063de:	e77a      	b.n	80062d6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063e2:	f000 fa45 	bl	8006870 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063e6:	f000 fd8b 	bl	8006f00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063ec:	f000 fa92 	bl	8006914 <prvIsQueueEmpty>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f43f af6f 	beq.w	80062d6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3730      	adds	r7, #48	; 0x30
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	e000ed04 	.word	0xe000ed04

08006408 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08e      	sub	sp, #56	; 0x38
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006412:	2300      	movs	r3, #0
 8006414:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800641a:	2300      	movs	r3, #0
 800641c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800641e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10a      	bne.n	800643a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006428:	f383 8811 	msr	BASEPRI, r3
 800642c:	f3bf 8f6f 	isb	sy
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	623b      	str	r3, [r7, #32]
}
 8006436:	bf00      	nop
 8006438:	e7fe      	b.n	8006438 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800643a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800643c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00a      	beq.n	8006458 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	61fb      	str	r3, [r7, #28]
}
 8006454:	bf00      	nop
 8006456:	e7fe      	b.n	8006456 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006458:	f001 f9de 	bl	8007818 <xTaskGetSchedulerState>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d102      	bne.n	8006468 <xQueueSemaphoreTake+0x60>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <xQueueSemaphoreTake+0x64>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <xQueueSemaphoreTake+0x66>
 800646c:	2300      	movs	r3, #0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10a      	bne.n	8006488 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006476:	f383 8811 	msr	BASEPRI, r3
 800647a:	f3bf 8f6f 	isb	sy
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	61bb      	str	r3, [r7, #24]
}
 8006484:	bf00      	nop
 8006486:	e7fe      	b.n	8006486 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006488:	f002 f854 	bl	8008534 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800648c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006490:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006494:	2b00      	cmp	r3, #0
 8006496:	d024      	beq.n	80064e2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649a:	1e5a      	subs	r2, r3, #1
 800649c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800649e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d104      	bne.n	80064b2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80064a8:	f001 fb44 	bl	8007b34 <pvTaskIncrementMutexHeldCount>
 80064ac:	4602      	mov	r2, r0
 80064ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00f      	beq.n	80064da <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064bc:	3310      	adds	r3, #16
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 ff76 	bl	80073b0 <xTaskRemoveFromEventList>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d007      	beq.n	80064da <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064ca:	4b54      	ldr	r3, [pc, #336]	; (800661c <xQueueSemaphoreTake+0x214>)
 80064cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d0:	601a      	str	r2, [r3, #0]
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064da:	f002 f85b 	bl	8008594 <vPortExitCritical>
				return pdPASS;
 80064de:	2301      	movs	r3, #1
 80064e0:	e097      	b.n	8006612 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d111      	bne.n	800650c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80064e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	617b      	str	r3, [r7, #20]
}
 8006500:	bf00      	nop
 8006502:	e7fe      	b.n	8006502 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006504:	f002 f846 	bl	8008594 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006508:	2300      	movs	r3, #0
 800650a:	e082      	b.n	8006612 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800650c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800650e:	2b00      	cmp	r3, #0
 8006510:	d106      	bne.n	8006520 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006512:	f107 030c 	add.w	r3, r7, #12
 8006516:	4618      	mov	r0, r3
 8006518:	f001 f810 	bl	800753c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800651c:	2301      	movs	r3, #1
 800651e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006520:	f002 f838 	bl	8008594 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006524:	f000 fcde 	bl	8006ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006528:	f002 f804 	bl	8008534 <vPortEnterCritical>
 800652c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006532:	b25b      	sxtb	r3, r3
 8006534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006538:	d103      	bne.n	8006542 <xQueueSemaphoreTake+0x13a>
 800653a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006544:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006548:	b25b      	sxtb	r3, r3
 800654a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654e:	d103      	bne.n	8006558 <xQueueSemaphoreTake+0x150>
 8006550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006558:	f002 f81c 	bl	8008594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800655c:	463a      	mov	r2, r7
 800655e:	f107 030c 	add.w	r3, r7, #12
 8006562:	4611      	mov	r1, r2
 8006564:	4618      	mov	r0, r3
 8006566:	f000 ffff 	bl	8007568 <xTaskCheckForTimeOut>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d132      	bne.n	80065d6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006570:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006572:	f000 f9cf 	bl	8006914 <prvIsQueueEmpty>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d026      	beq.n	80065ca <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800657c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d109      	bne.n	8006598 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006584:	f001 ffd6 	bl	8008534 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	4618      	mov	r0, r3
 800658e:	f001 f961 	bl	8007854 <xTaskPriorityInherit>
 8006592:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006594:	f001 fffe 	bl	8008594 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659a:	3324      	adds	r3, #36	; 0x24
 800659c:	683a      	ldr	r2, [r7, #0]
 800659e:	4611      	mov	r1, r2
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fe79 	bl	8007298 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065a8:	f000 f962 	bl	8006870 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065ac:	f000 fca8 	bl	8006f00 <xTaskResumeAll>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f47f af68 	bne.w	8006488 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80065b8:	4b18      	ldr	r3, [pc, #96]	; (800661c <xQueueSemaphoreTake+0x214>)
 80065ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	e75e      	b.n	8006488 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80065ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065cc:	f000 f950 	bl	8006870 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065d0:	f000 fc96 	bl	8006f00 <xTaskResumeAll>
 80065d4:	e758      	b.n	8006488 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80065d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065d8:	f000 f94a 	bl	8006870 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065dc:	f000 fc90 	bl	8006f00 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065e2:	f000 f997 	bl	8006914 <prvIsQueueEmpty>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f43f af4d 	beq.w	8006488 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80065ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00d      	beq.n	8006610 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80065f4:	f001 ff9e 	bl	8008534 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80065f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065fa:	f000 f891 	bl	8006720 <prvGetDisinheritPriorityAfterTimeout>
 80065fe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006606:	4618      	mov	r0, r3
 8006608:	f001 f9fa 	bl	8007a00 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800660c:	f001 ffc2 	bl	8008594 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006610:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006612:	4618      	mov	r0, r3
 8006614:	3738      	adds	r7, #56	; 0x38
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	e000ed04 	.word	0xe000ed04

08006620 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b08e      	sub	sp, #56	; 0x38
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10a      	bne.n	800664c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663a:	f383 8811 	msr	BASEPRI, r3
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	623b      	str	r3, [r7, #32]
}
 8006648:	bf00      	nop
 800664a:	e7fe      	b.n	800664a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d103      	bne.n	800665a <xQueueReceiveFromISR+0x3a>
 8006652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <xQueueReceiveFromISR+0x3e>
 800665a:	2301      	movs	r3, #1
 800665c:	e000      	b.n	8006660 <xQueueReceiveFromISR+0x40>
 800665e:	2300      	movs	r3, #0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10a      	bne.n	800667a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006668:	f383 8811 	msr	BASEPRI, r3
 800666c:	f3bf 8f6f 	isb	sy
 8006670:	f3bf 8f4f 	dsb	sy
 8006674:	61fb      	str	r3, [r7, #28]
}
 8006676:	bf00      	nop
 8006678:	e7fe      	b.n	8006678 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800667a:	f002 f83d 	bl	80086f8 <vPortValidateInterruptPriority>
	__asm volatile
 800667e:	f3ef 8211 	mrs	r2, BASEPRI
 8006682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006686:	f383 8811 	msr	BASEPRI, r3
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	f3bf 8f4f 	dsb	sy
 8006692:	61ba      	str	r2, [r7, #24]
 8006694:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006696:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006698:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800669a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d02f      	beq.n	8006706 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80066a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80066b0:	68b9      	ldr	r1, [r7, #8]
 80066b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066b4:	f000 f8b6 	bl	8006824 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ba:	1e5a      	subs	r2, r3, #1
 80066bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066be:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80066c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80066c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c8:	d112      	bne.n	80066f0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d016      	beq.n	8006700 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d4:	3310      	adds	r3, #16
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 fe6a 	bl	80073b0 <xTaskRemoveFromEventList>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00e      	beq.n	8006700 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d00b      	beq.n	8006700 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	601a      	str	r2, [r3, #0]
 80066ee:	e007      	b.n	8006700 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80066f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80066f4:	3301      	adds	r3, #1
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	b25a      	sxtb	r2, r3
 80066fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006700:	2301      	movs	r3, #1
 8006702:	637b      	str	r3, [r7, #52]	; 0x34
 8006704:	e001      	b.n	800670a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006706:	2300      	movs	r3, #0
 8006708:	637b      	str	r3, [r7, #52]	; 0x34
 800670a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f383 8811 	msr	BASEPRI, r3
}
 8006714:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006718:	4618      	mov	r0, r3
 800671a:	3738      	adds	r7, #56	; 0x38
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	2b00      	cmp	r3, #0
 800672e:	d006      	beq.n	800673e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800673a:	60fb      	str	r3, [r7, #12]
 800673c:	e001      	b.n	8006742 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800673e:	2300      	movs	r3, #0
 8006740:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006742:	68fb      	ldr	r3, [r7, #12]
	}
 8006744:	4618      	mov	r0, r3
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800675c:	2300      	movs	r3, #0
 800675e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006764:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10d      	bne.n	800678a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d14d      	bne.n	8006812 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	4618      	mov	r0, r3
 800677c:	f001 f8d2 	bl	8007924 <xTaskPriorityDisinherit>
 8006780:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	609a      	str	r2, [r3, #8]
 8006788:	e043      	b.n	8006812 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d119      	bne.n	80067c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6858      	ldr	r0, [r3, #4]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006798:	461a      	mov	r2, r3
 800679a:	68b9      	ldr	r1, [r7, #8]
 800679c:	f002 f9fc 	bl	8008b98 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a8:	441a      	add	r2, r3
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d32b      	bcc.n	8006812 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	605a      	str	r2, [r3, #4]
 80067c2:	e026      	b.n	8006812 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	68d8      	ldr	r0, [r3, #12]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067cc:	461a      	mov	r2, r3
 80067ce:	68b9      	ldr	r1, [r7, #8]
 80067d0:	f002 f9e2 	bl	8008b98 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	68da      	ldr	r2, [r3, #12]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067dc:	425b      	negs	r3, r3
 80067de:	441a      	add	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	68da      	ldr	r2, [r3, #12]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d207      	bcs.n	8006800 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	689a      	ldr	r2, [r3, #8]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f8:	425b      	negs	r3, r3
 80067fa:	441a      	add	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b02      	cmp	r3, #2
 8006804:	d105      	bne.n	8006812 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d002      	beq.n	8006812 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	3b01      	subs	r3, #1
 8006810:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	1c5a      	adds	r2, r3, #1
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800681a:	697b      	ldr	r3, [r7, #20]
}
 800681c:	4618      	mov	r0, r3
 800681e:	3718      	adds	r7, #24
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006832:	2b00      	cmp	r3, #0
 8006834:	d018      	beq.n	8006868 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	441a      	add	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68da      	ldr	r2, [r3, #12]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	429a      	cmp	r2, r3
 800684e:	d303      	bcc.n	8006858 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68d9      	ldr	r1, [r3, #12]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006860:	461a      	mov	r2, r3
 8006862:	6838      	ldr	r0, [r7, #0]
 8006864:	f002 f998 	bl	8008b98 <memcpy>
	}
}
 8006868:	bf00      	nop
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006878:	f001 fe5c 	bl	8008534 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006882:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006884:	e011      	b.n	80068aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688a:	2b00      	cmp	r3, #0
 800688c:	d012      	beq.n	80068b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	3324      	adds	r3, #36	; 0x24
 8006892:	4618      	mov	r0, r3
 8006894:	f000 fd8c 	bl	80073b0 <xTaskRemoveFromEventList>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800689e:	f000 fec5 	bl	800762c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80068a2:	7bfb      	ldrb	r3, [r7, #15]
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	dce9      	bgt.n	8006886 <prvUnlockQueue+0x16>
 80068b2:	e000      	b.n	80068b6 <prvUnlockQueue+0x46>
					break;
 80068b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	22ff      	movs	r2, #255	; 0xff
 80068ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80068be:	f001 fe69 	bl	8008594 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80068c2:	f001 fe37 	bl	8008534 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068ce:	e011      	b.n	80068f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d012      	beq.n	80068fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	3310      	adds	r3, #16
 80068dc:	4618      	mov	r0, r3
 80068de:	f000 fd67 	bl	80073b0 <xTaskRemoveFromEventList>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80068e8:	f000 fea0 	bl	800762c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80068ec:	7bbb      	ldrb	r3, [r7, #14]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	dce9      	bgt.n	80068d0 <prvUnlockQueue+0x60>
 80068fc:	e000      	b.n	8006900 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80068fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	22ff      	movs	r2, #255	; 0xff
 8006904:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006908:	f001 fe44 	bl	8008594 <vPortExitCritical>
}
 800690c:	bf00      	nop
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800691c:	f001 fe0a 	bl	8008534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006924:	2b00      	cmp	r3, #0
 8006926:	d102      	bne.n	800692e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006928:	2301      	movs	r3, #1
 800692a:	60fb      	str	r3, [r7, #12]
 800692c:	e001      	b.n	8006932 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800692e:	2300      	movs	r3, #0
 8006930:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006932:	f001 fe2f 	bl	8008594 <vPortExitCritical>

	return xReturn;
 8006936:	68fb      	ldr	r3, [r7, #12]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006948:	f001 fdf4 	bl	8008534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006954:	429a      	cmp	r2, r3
 8006956:	d102      	bne.n	800695e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006958:	2301      	movs	r3, #1
 800695a:	60fb      	str	r3, [r7, #12]
 800695c:	e001      	b.n	8006962 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800695e:	2300      	movs	r3, #0
 8006960:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006962:	f001 fe17 	bl	8008594 <vPortExitCritical>

	return xReturn;
 8006966:	68fb      	ldr	r3, [r7, #12]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800697a:	2300      	movs	r3, #0
 800697c:	60fb      	str	r3, [r7, #12]
 800697e:	e014      	b.n	80069aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006980:	4a0f      	ldr	r2, [pc, #60]	; (80069c0 <vQueueAddToRegistry+0x50>)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10b      	bne.n	80069a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800698c:	490c      	ldr	r1, [pc, #48]	; (80069c0 <vQueueAddToRegistry+0x50>)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006996:	4a0a      	ldr	r2, [pc, #40]	; (80069c0 <vQueueAddToRegistry+0x50>)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	4413      	add	r3, r2
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80069a2:	e006      	b.n	80069b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	3301      	adds	r3, #1
 80069a8:	60fb      	str	r3, [r7, #12]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b07      	cmp	r3, #7
 80069ae:	d9e7      	bls.n	8006980 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80069b0:	bf00      	nop
 80069b2:	bf00      	nop
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	20000964 	.word	0x20000964

080069c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b086      	sub	sp, #24
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80069d4:	f001 fdae 	bl	8008534 <vPortEnterCritical>
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069de:	b25b      	sxtb	r3, r3
 80069e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e4:	d103      	bne.n	80069ee <vQueueWaitForMessageRestricted+0x2a>
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069f4:	b25b      	sxtb	r3, r3
 80069f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fa:	d103      	bne.n	8006a04 <vQueueWaitForMessageRestricted+0x40>
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a04:	f001 fdc6 	bl	8008594 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d106      	bne.n	8006a1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	3324      	adds	r3, #36	; 0x24
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	68b9      	ldr	r1, [r7, #8]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f000 fc9d 	bl	8007358 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006a1e:	6978      	ldr	r0, [r7, #20]
 8006a20:	f7ff ff26 	bl	8006870 <prvUnlockQueue>
	}
 8006a24:	bf00      	nop
 8006a26:	3718      	adds	r7, #24
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b08e      	sub	sp, #56	; 0x38
 8006a30:	af04      	add	r7, sp, #16
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
 8006a38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10a      	bne.n	8006a56 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a44:	f383 8811 	msr	BASEPRI, r3
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	623b      	str	r3, [r7, #32]
}
 8006a52:	bf00      	nop
 8006a54:	e7fe      	b.n	8006a54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10a      	bne.n	8006a72 <xTaskCreateStatic+0x46>
	__asm volatile
 8006a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a60:	f383 8811 	msr	BASEPRI, r3
 8006a64:	f3bf 8f6f 	isb	sy
 8006a68:	f3bf 8f4f 	dsb	sy
 8006a6c:	61fb      	str	r3, [r7, #28]
}
 8006a6e:	bf00      	nop
 8006a70:	e7fe      	b.n	8006a70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a72:	23bc      	movs	r3, #188	; 0xbc
 8006a74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	2bbc      	cmp	r3, #188	; 0xbc
 8006a7a:	d00a      	beq.n	8006a92 <xTaskCreateStatic+0x66>
	__asm volatile
 8006a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a80:	f383 8811 	msr	BASEPRI, r3
 8006a84:	f3bf 8f6f 	isb	sy
 8006a88:	f3bf 8f4f 	dsb	sy
 8006a8c:	61bb      	str	r3, [r7, #24]
}
 8006a8e:	bf00      	nop
 8006a90:	e7fe      	b.n	8006a90 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d01e      	beq.n	8006ad8 <xTaskCreateStatic+0xac>
 8006a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01b      	beq.n	8006ad8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006aa8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	2202      	movs	r2, #2
 8006aae:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	9303      	str	r3, [sp, #12]
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab8:	9302      	str	r3, [sp, #8]
 8006aba:	f107 0314 	add.w	r3, r7, #20
 8006abe:	9301      	str	r3, [sp, #4]
 8006ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac2:	9300      	str	r3, [sp, #0]
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	68b9      	ldr	r1, [r7, #8]
 8006aca:	68f8      	ldr	r0, [r7, #12]
 8006acc:	f000 f850 	bl	8006b70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ad0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ad2:	f000 f8f3 	bl	8006cbc <prvAddNewTaskToReadyList>
 8006ad6:	e001      	b.n	8006adc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006adc:	697b      	ldr	r3, [r7, #20]
	}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3728      	adds	r7, #40	; 0x28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}

08006ae6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ae6:	b580      	push	{r7, lr}
 8006ae8:	b08c      	sub	sp, #48	; 0x30
 8006aea:	af04      	add	r7, sp, #16
 8006aec:	60f8      	str	r0, [r7, #12]
 8006aee:	60b9      	str	r1, [r7, #8]
 8006af0:	603b      	str	r3, [r7, #0]
 8006af2:	4613      	mov	r3, r2
 8006af4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006af6:	88fb      	ldrh	r3, [r7, #6]
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	4618      	mov	r0, r3
 8006afc:	f001 fe3c 	bl	8008778 <pvPortMalloc>
 8006b00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00e      	beq.n	8006b26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006b08:	20bc      	movs	r0, #188	; 0xbc
 8006b0a:	f001 fe35 	bl	8008778 <pvPortMalloc>
 8006b0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	631a      	str	r2, [r3, #48]	; 0x30
 8006b1c:	e005      	b.n	8006b2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b1e:	6978      	ldr	r0, [r7, #20]
 8006b20:	f001 fef6 	bl	8008910 <vPortFree>
 8006b24:	e001      	b.n	8006b2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b26:	2300      	movs	r3, #0
 8006b28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d017      	beq.n	8006b60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b38:	88fa      	ldrh	r2, [r7, #6]
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9303      	str	r3, [sp, #12]
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	9302      	str	r3, [sp, #8]
 8006b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f000 f80e 	bl	8006b70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b54:	69f8      	ldr	r0, [r7, #28]
 8006b56:	f000 f8b1 	bl	8006cbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	61bb      	str	r3, [r7, #24]
 8006b5e:	e002      	b.n	8006b66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b60:	f04f 33ff 	mov.w	r3, #4294967295
 8006b64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b66:	69bb      	ldr	r3, [r7, #24]
	}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3720      	adds	r7, #32
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	607a      	str	r2, [r7, #4]
 8006b7c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b80:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	461a      	mov	r2, r3
 8006b88:	21a5      	movs	r1, #165	; 0xa5
 8006b8a:	f002 f813 	bl	8008bb4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b98:	3b01      	subs	r3, #1
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4413      	add	r3, r2
 8006b9e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	f023 0307 	bic.w	r3, r3, #7
 8006ba6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	f003 0307 	and.w	r3, r3, #7
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00a      	beq.n	8006bc8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	617b      	str	r3, [r7, #20]
}
 8006bc4:	bf00      	nop
 8006bc6:	e7fe      	b.n	8006bc6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d01f      	beq.n	8006c0e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bce:	2300      	movs	r3, #0
 8006bd0:	61fb      	str	r3, [r7, #28]
 8006bd2:	e012      	b.n	8006bfa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	4413      	add	r3, r2
 8006bda:	7819      	ldrb	r1, [r3, #0]
 8006bdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	4413      	add	r3, r2
 8006be2:	3334      	adds	r3, #52	; 0x34
 8006be4:	460a      	mov	r2, r1
 8006be6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	4413      	add	r3, r2
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d006      	beq.n	8006c02 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	61fb      	str	r3, [r7, #28]
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	2b0f      	cmp	r3, #15
 8006bfe:	d9e9      	bls.n	8006bd4 <prvInitialiseNewTask+0x64>
 8006c00:	e000      	b.n	8006c04 <prvInitialiseNewTask+0x94>
			{
				break;
 8006c02:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c0c:	e003      	b.n	8006c16 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c18:	2b37      	cmp	r3, #55	; 0x37
 8006c1a:	d901      	bls.n	8006c20 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006c1c:	2337      	movs	r3, #55	; 0x37
 8006c1e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c24:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2e:	2200      	movs	r2, #0
 8006c30:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c34:	3304      	adds	r3, #4
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7fe fee4 	bl	8005a04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3e:	3318      	adds	r3, #24
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7fe fedf 	bl	8005a04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c4e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6e:	3354      	adds	r3, #84	; 0x54
 8006c70:	2260      	movs	r2, #96	; 0x60
 8006c72:	2100      	movs	r1, #0
 8006c74:	4618      	mov	r0, r3
 8006c76:	f001 ff9d 	bl	8008bb4 <memset>
 8006c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7c:	4a0c      	ldr	r2, [pc, #48]	; (8006cb0 <prvInitialiseNewTask+0x140>)
 8006c7e:	659a      	str	r2, [r3, #88]	; 0x58
 8006c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c82:	4a0c      	ldr	r2, [pc, #48]	; (8006cb4 <prvInitialiseNewTask+0x144>)
 8006c84:	65da      	str	r2, [r3, #92]	; 0x5c
 8006c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c88:	4a0b      	ldr	r2, [pc, #44]	; (8006cb8 <prvInitialiseNewTask+0x148>)
 8006c8a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c8c:	683a      	ldr	r2, [r7, #0]
 8006c8e:	68f9      	ldr	r1, [r7, #12]
 8006c90:	69b8      	ldr	r0, [r7, #24]
 8006c92:	f001 fb25 	bl	80082e0 <pxPortInitialiseStack>
 8006c96:	4602      	mov	r2, r0
 8006c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d002      	beq.n	8006ca8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ca6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ca8:	bf00      	nop
 8006caa:	3720      	adds	r7, #32
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	08008f0c 	.word	0x08008f0c
 8006cb4:	08008f2c 	.word	0x08008f2c
 8006cb8:	08008eec 	.word	0x08008eec

08006cbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006cc4:	f001 fc36 	bl	8008534 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006cc8:	4b2d      	ldr	r3, [pc, #180]	; (8006d80 <prvAddNewTaskToReadyList+0xc4>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	4a2c      	ldr	r2, [pc, #176]	; (8006d80 <prvAddNewTaskToReadyList+0xc4>)
 8006cd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006cd2:	4b2c      	ldr	r3, [pc, #176]	; (8006d84 <prvAddNewTaskToReadyList+0xc8>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d109      	bne.n	8006cee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006cda:	4a2a      	ldr	r2, [pc, #168]	; (8006d84 <prvAddNewTaskToReadyList+0xc8>)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ce0:	4b27      	ldr	r3, [pc, #156]	; (8006d80 <prvAddNewTaskToReadyList+0xc4>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d110      	bne.n	8006d0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ce8:	f000 fcc4 	bl	8007674 <prvInitialiseTaskLists>
 8006cec:	e00d      	b.n	8006d0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006cee:	4b26      	ldr	r3, [pc, #152]	; (8006d88 <prvAddNewTaskToReadyList+0xcc>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d109      	bne.n	8006d0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006cf6:	4b23      	ldr	r3, [pc, #140]	; (8006d84 <prvAddNewTaskToReadyList+0xc8>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d802      	bhi.n	8006d0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006d04:	4a1f      	ldr	r2, [pc, #124]	; (8006d84 <prvAddNewTaskToReadyList+0xc8>)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006d0a:	4b20      	ldr	r3, [pc, #128]	; (8006d8c <prvAddNewTaskToReadyList+0xd0>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	3301      	adds	r3, #1
 8006d10:	4a1e      	ldr	r2, [pc, #120]	; (8006d8c <prvAddNewTaskToReadyList+0xd0>)
 8006d12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006d14:	4b1d      	ldr	r3, [pc, #116]	; (8006d8c <prvAddNewTaskToReadyList+0xd0>)
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d20:	4b1b      	ldr	r3, [pc, #108]	; (8006d90 <prvAddNewTaskToReadyList+0xd4>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d903      	bls.n	8006d30 <prvAddNewTaskToReadyList+0x74>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d2c:	4a18      	ldr	r2, [pc, #96]	; (8006d90 <prvAddNewTaskToReadyList+0xd4>)
 8006d2e:	6013      	str	r3, [r2, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d34:	4613      	mov	r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4a15      	ldr	r2, [pc, #84]	; (8006d94 <prvAddNewTaskToReadyList+0xd8>)
 8006d3e:	441a      	add	r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3304      	adds	r3, #4
 8006d44:	4619      	mov	r1, r3
 8006d46:	4610      	mov	r0, r2
 8006d48:	f7fe fe69 	bl	8005a1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d4c:	f001 fc22 	bl	8008594 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d50:	4b0d      	ldr	r3, [pc, #52]	; (8006d88 <prvAddNewTaskToReadyList+0xcc>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00e      	beq.n	8006d76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d58:	4b0a      	ldr	r3, [pc, #40]	; (8006d84 <prvAddNewTaskToReadyList+0xc8>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d207      	bcs.n	8006d76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d66:	4b0c      	ldr	r3, [pc, #48]	; (8006d98 <prvAddNewTaskToReadyList+0xdc>)
 8006d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d76:	bf00      	nop
 8006d78:	3708      	adds	r7, #8
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	20000e78 	.word	0x20000e78
 8006d84:	200009a4 	.word	0x200009a4
 8006d88:	20000e84 	.word	0x20000e84
 8006d8c:	20000e94 	.word	0x20000e94
 8006d90:	20000e80 	.word	0x20000e80
 8006d94:	200009a8 	.word	0x200009a8
 8006d98:	e000ed04 	.word	0xe000ed04

08006d9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006da4:	2300      	movs	r3, #0
 8006da6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d017      	beq.n	8006dde <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006dae:	4b13      	ldr	r3, [pc, #76]	; (8006dfc <vTaskDelay+0x60>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00a      	beq.n	8006dcc <vTaskDelay+0x30>
	__asm volatile
 8006db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dba:	f383 8811 	msr	BASEPRI, r3
 8006dbe:	f3bf 8f6f 	isb	sy
 8006dc2:	f3bf 8f4f 	dsb	sy
 8006dc6:	60bb      	str	r3, [r7, #8]
}
 8006dc8:	bf00      	nop
 8006dca:	e7fe      	b.n	8006dca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006dcc:	f000 f88a 	bl	8006ee4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fec2 	bl	8007b5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006dd8:	f000 f892 	bl	8006f00 <xTaskResumeAll>
 8006ddc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d107      	bne.n	8006df4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006de4:	4b06      	ldr	r3, [pc, #24]	; (8006e00 <vTaskDelay+0x64>)
 8006de6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dea:	601a      	str	r2, [r3, #0]
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006df4:	bf00      	nop
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	20000ea0 	.word	0x20000ea0
 8006e00:	e000ed04 	.word	0xe000ed04

08006e04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b08a      	sub	sp, #40	; 0x28
 8006e08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e12:	463a      	mov	r2, r7
 8006e14:	1d39      	adds	r1, r7, #4
 8006e16:	f107 0308 	add.w	r3, r7, #8
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7fe fb32 	bl	8005484 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e20:	6839      	ldr	r1, [r7, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	9202      	str	r2, [sp, #8]
 8006e28:	9301      	str	r3, [sp, #4]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	9300      	str	r3, [sp, #0]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	460a      	mov	r2, r1
 8006e32:	4924      	ldr	r1, [pc, #144]	; (8006ec4 <vTaskStartScheduler+0xc0>)
 8006e34:	4824      	ldr	r0, [pc, #144]	; (8006ec8 <vTaskStartScheduler+0xc4>)
 8006e36:	f7ff fdf9 	bl	8006a2c <xTaskCreateStatic>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	4a23      	ldr	r2, [pc, #140]	; (8006ecc <vTaskStartScheduler+0xc8>)
 8006e3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e40:	4b22      	ldr	r3, [pc, #136]	; (8006ecc <vTaskStartScheduler+0xc8>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d002      	beq.n	8006e4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	617b      	str	r3, [r7, #20]
 8006e4c:	e001      	b.n	8006e52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d102      	bne.n	8006e5e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e58:	f000 fed4 	bl	8007c04 <xTimerCreateTimerTask>
 8006e5c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d11b      	bne.n	8006e9c <vTaskStartScheduler+0x98>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	613b      	str	r3, [r7, #16]
}
 8006e76:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e78:	4b15      	ldr	r3, [pc, #84]	; (8006ed0 <vTaskStartScheduler+0xcc>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	3354      	adds	r3, #84	; 0x54
 8006e7e:	4a15      	ldr	r2, [pc, #84]	; (8006ed4 <vTaskStartScheduler+0xd0>)
 8006e80:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e82:	4b15      	ldr	r3, [pc, #84]	; (8006ed8 <vTaskStartScheduler+0xd4>)
 8006e84:	f04f 32ff 	mov.w	r2, #4294967295
 8006e88:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e8a:	4b14      	ldr	r3, [pc, #80]	; (8006edc <vTaskStartScheduler+0xd8>)
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e90:	4b13      	ldr	r3, [pc, #76]	; (8006ee0 <vTaskStartScheduler+0xdc>)
 8006e92:	2200      	movs	r2, #0
 8006e94:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e96:	f001 faab 	bl	80083f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e9a:	e00e      	b.n	8006eba <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea2:	d10a      	bne.n	8006eba <vTaskStartScheduler+0xb6>
	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	60fb      	str	r3, [r7, #12]
}
 8006eb6:	bf00      	nop
 8006eb8:	e7fe      	b.n	8006eb8 <vTaskStartScheduler+0xb4>
}
 8006eba:	bf00      	nop
 8006ebc:	3718      	adds	r7, #24
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	08008dcc 	.word	0x08008dcc
 8006ec8:	08007645 	.word	0x08007645
 8006ecc:	20000e9c 	.word	0x20000e9c
 8006ed0:	200009a4 	.word	0x200009a4
 8006ed4:	2000001c 	.word	0x2000001c
 8006ed8:	20000e98 	.word	0x20000e98
 8006edc:	20000e84 	.word	0x20000e84
 8006ee0:	20000e7c 	.word	0x20000e7c

08006ee4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006ee8:	4b04      	ldr	r3, [pc, #16]	; (8006efc <vTaskSuspendAll+0x18>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3301      	adds	r3, #1
 8006eee:	4a03      	ldr	r2, [pc, #12]	; (8006efc <vTaskSuspendAll+0x18>)
 8006ef0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006ef2:	bf00      	nop
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr
 8006efc:	20000ea0 	.word	0x20000ea0

08006f00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f0e:	4b42      	ldr	r3, [pc, #264]	; (8007018 <xTaskResumeAll+0x118>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10a      	bne.n	8006f2c <xTaskResumeAll+0x2c>
	__asm volatile
 8006f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f1a:	f383 8811 	msr	BASEPRI, r3
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f3bf 8f4f 	dsb	sy
 8006f26:	603b      	str	r3, [r7, #0]
}
 8006f28:	bf00      	nop
 8006f2a:	e7fe      	b.n	8006f2a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f2c:	f001 fb02 	bl	8008534 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f30:	4b39      	ldr	r3, [pc, #228]	; (8007018 <xTaskResumeAll+0x118>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3b01      	subs	r3, #1
 8006f36:	4a38      	ldr	r2, [pc, #224]	; (8007018 <xTaskResumeAll+0x118>)
 8006f38:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f3a:	4b37      	ldr	r3, [pc, #220]	; (8007018 <xTaskResumeAll+0x118>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d162      	bne.n	8007008 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f42:	4b36      	ldr	r3, [pc, #216]	; (800701c <xTaskResumeAll+0x11c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d05e      	beq.n	8007008 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f4a:	e02f      	b.n	8006fac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f4c:	4b34      	ldr	r3, [pc, #208]	; (8007020 <xTaskResumeAll+0x120>)
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	3318      	adds	r3, #24
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7fe fdbd 	bl	8005ad8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	3304      	adds	r3, #4
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7fe fdb8 	bl	8005ad8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f6c:	4b2d      	ldr	r3, [pc, #180]	; (8007024 <xTaskResumeAll+0x124>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d903      	bls.n	8006f7c <xTaskResumeAll+0x7c>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f78:	4a2a      	ldr	r2, [pc, #168]	; (8007024 <xTaskResumeAll+0x124>)
 8006f7a:	6013      	str	r3, [r2, #0]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f80:	4613      	mov	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	4413      	add	r3, r2
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	4a27      	ldr	r2, [pc, #156]	; (8007028 <xTaskResumeAll+0x128>)
 8006f8a:	441a      	add	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	3304      	adds	r3, #4
 8006f90:	4619      	mov	r1, r3
 8006f92:	4610      	mov	r0, r2
 8006f94:	f7fe fd43 	bl	8005a1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f9c:	4b23      	ldr	r3, [pc, #140]	; (800702c <xTaskResumeAll+0x12c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d302      	bcc.n	8006fac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006fa6:	4b22      	ldr	r3, [pc, #136]	; (8007030 <xTaskResumeAll+0x130>)
 8006fa8:	2201      	movs	r2, #1
 8006faa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fac:	4b1c      	ldr	r3, [pc, #112]	; (8007020 <xTaskResumeAll+0x120>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d1cb      	bne.n	8006f4c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006fba:	f000 fbfd 	bl	80077b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006fbe:	4b1d      	ldr	r3, [pc, #116]	; (8007034 <xTaskResumeAll+0x134>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d010      	beq.n	8006fec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006fca:	f000 f847 	bl	800705c <xTaskIncrementTick>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006fd4:	4b16      	ldr	r3, [pc, #88]	; (8007030 <xTaskResumeAll+0x130>)
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1f1      	bne.n	8006fca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006fe6:	4b13      	ldr	r3, [pc, #76]	; (8007034 <xTaskResumeAll+0x134>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006fec:	4b10      	ldr	r3, [pc, #64]	; (8007030 <xTaskResumeAll+0x130>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d009      	beq.n	8007008 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ff8:	4b0f      	ldr	r3, [pc, #60]	; (8007038 <xTaskResumeAll+0x138>)
 8006ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ffe:	601a      	str	r2, [r3, #0]
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007008:	f001 fac4 	bl	8008594 <vPortExitCritical>

	return xAlreadyYielded;
 800700c:	68bb      	ldr	r3, [r7, #8]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	20000ea0 	.word	0x20000ea0
 800701c:	20000e78 	.word	0x20000e78
 8007020:	20000e38 	.word	0x20000e38
 8007024:	20000e80 	.word	0x20000e80
 8007028:	200009a8 	.word	0x200009a8
 800702c:	200009a4 	.word	0x200009a4
 8007030:	20000e8c 	.word	0x20000e8c
 8007034:	20000e88 	.word	0x20000e88
 8007038:	e000ed04 	.word	0xe000ed04

0800703c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007042:	4b05      	ldr	r3, [pc, #20]	; (8007058 <xTaskGetTickCount+0x1c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007048:	687b      	ldr	r3, [r7, #4]
}
 800704a:	4618      	mov	r0, r3
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	20000e7c 	.word	0x20000e7c

0800705c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007062:	2300      	movs	r3, #0
 8007064:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007066:	4b4f      	ldr	r3, [pc, #316]	; (80071a4 <xTaskIncrementTick+0x148>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	f040 808f 	bne.w	800718e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007070:	4b4d      	ldr	r3, [pc, #308]	; (80071a8 <xTaskIncrementTick+0x14c>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	3301      	adds	r3, #1
 8007076:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007078:	4a4b      	ldr	r2, [pc, #300]	; (80071a8 <xTaskIncrementTick+0x14c>)
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d120      	bne.n	80070c6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007084:	4b49      	ldr	r3, [pc, #292]	; (80071ac <xTaskIncrementTick+0x150>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00a      	beq.n	80070a4 <xTaskIncrementTick+0x48>
	__asm volatile
 800708e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007092:	f383 8811 	msr	BASEPRI, r3
 8007096:	f3bf 8f6f 	isb	sy
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	603b      	str	r3, [r7, #0]
}
 80070a0:	bf00      	nop
 80070a2:	e7fe      	b.n	80070a2 <xTaskIncrementTick+0x46>
 80070a4:	4b41      	ldr	r3, [pc, #260]	; (80071ac <xTaskIncrementTick+0x150>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60fb      	str	r3, [r7, #12]
 80070aa:	4b41      	ldr	r3, [pc, #260]	; (80071b0 <xTaskIncrementTick+0x154>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a3f      	ldr	r2, [pc, #252]	; (80071ac <xTaskIncrementTick+0x150>)
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	4a3f      	ldr	r2, [pc, #252]	; (80071b0 <xTaskIncrementTick+0x154>)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6013      	str	r3, [r2, #0]
 80070b8:	4b3e      	ldr	r3, [pc, #248]	; (80071b4 <xTaskIncrementTick+0x158>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	3301      	adds	r3, #1
 80070be:	4a3d      	ldr	r2, [pc, #244]	; (80071b4 <xTaskIncrementTick+0x158>)
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	f000 fb79 	bl	80077b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80070c6:	4b3c      	ldr	r3, [pc, #240]	; (80071b8 <xTaskIncrementTick+0x15c>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d349      	bcc.n	8007164 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070d0:	4b36      	ldr	r3, [pc, #216]	; (80071ac <xTaskIncrementTick+0x150>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d104      	bne.n	80070e4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070da:	4b37      	ldr	r3, [pc, #220]	; (80071b8 <xTaskIncrementTick+0x15c>)
 80070dc:	f04f 32ff 	mov.w	r2, #4294967295
 80070e0:	601a      	str	r2, [r3, #0]
					break;
 80070e2:	e03f      	b.n	8007164 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070e4:	4b31      	ldr	r3, [pc, #196]	; (80071ac <xTaskIncrementTick+0x150>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d203      	bcs.n	8007104 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80070fc:	4a2e      	ldr	r2, [pc, #184]	; (80071b8 <xTaskIncrementTick+0x15c>)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007102:	e02f      	b.n	8007164 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	3304      	adds	r3, #4
 8007108:	4618      	mov	r0, r3
 800710a:	f7fe fce5 	bl	8005ad8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007112:	2b00      	cmp	r3, #0
 8007114:	d004      	beq.n	8007120 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	3318      	adds	r3, #24
 800711a:	4618      	mov	r0, r3
 800711c:	f7fe fcdc 	bl	8005ad8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007124:	4b25      	ldr	r3, [pc, #148]	; (80071bc <xTaskIncrementTick+0x160>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	429a      	cmp	r2, r3
 800712a:	d903      	bls.n	8007134 <xTaskIncrementTick+0xd8>
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007130:	4a22      	ldr	r2, [pc, #136]	; (80071bc <xTaskIncrementTick+0x160>)
 8007132:	6013      	str	r3, [r2, #0]
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007138:	4613      	mov	r3, r2
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	4413      	add	r3, r2
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4a1f      	ldr	r2, [pc, #124]	; (80071c0 <xTaskIncrementTick+0x164>)
 8007142:	441a      	add	r2, r3
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	3304      	adds	r3, #4
 8007148:	4619      	mov	r1, r3
 800714a:	4610      	mov	r0, r2
 800714c:	f7fe fc67 	bl	8005a1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007154:	4b1b      	ldr	r3, [pc, #108]	; (80071c4 <xTaskIncrementTick+0x168>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715a:	429a      	cmp	r2, r3
 800715c:	d3b8      	bcc.n	80070d0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800715e:	2301      	movs	r3, #1
 8007160:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007162:	e7b5      	b.n	80070d0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007164:	4b17      	ldr	r3, [pc, #92]	; (80071c4 <xTaskIncrementTick+0x168>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800716a:	4915      	ldr	r1, [pc, #84]	; (80071c0 <xTaskIncrementTick+0x164>)
 800716c:	4613      	mov	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	440b      	add	r3, r1
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d901      	bls.n	8007180 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800717c:	2301      	movs	r3, #1
 800717e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007180:	4b11      	ldr	r3, [pc, #68]	; (80071c8 <xTaskIncrementTick+0x16c>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d007      	beq.n	8007198 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007188:	2301      	movs	r3, #1
 800718a:	617b      	str	r3, [r7, #20]
 800718c:	e004      	b.n	8007198 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800718e:	4b0f      	ldr	r3, [pc, #60]	; (80071cc <xTaskIncrementTick+0x170>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3301      	adds	r3, #1
 8007194:	4a0d      	ldr	r2, [pc, #52]	; (80071cc <xTaskIncrementTick+0x170>)
 8007196:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007198:	697b      	ldr	r3, [r7, #20]
}
 800719a:	4618      	mov	r0, r3
 800719c:	3718      	adds	r7, #24
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	20000ea0 	.word	0x20000ea0
 80071a8:	20000e7c 	.word	0x20000e7c
 80071ac:	20000e30 	.word	0x20000e30
 80071b0:	20000e34 	.word	0x20000e34
 80071b4:	20000e90 	.word	0x20000e90
 80071b8:	20000e98 	.word	0x20000e98
 80071bc:	20000e80 	.word	0x20000e80
 80071c0:	200009a8 	.word	0x200009a8
 80071c4:	200009a4 	.word	0x200009a4
 80071c8:	20000e8c 	.word	0x20000e8c
 80071cc:	20000e88 	.word	0x20000e88

080071d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80071d6:	4b2a      	ldr	r3, [pc, #168]	; (8007280 <vTaskSwitchContext+0xb0>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d003      	beq.n	80071e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80071de:	4b29      	ldr	r3, [pc, #164]	; (8007284 <vTaskSwitchContext+0xb4>)
 80071e0:	2201      	movs	r2, #1
 80071e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80071e4:	e046      	b.n	8007274 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80071e6:	4b27      	ldr	r3, [pc, #156]	; (8007284 <vTaskSwitchContext+0xb4>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071ec:	4b26      	ldr	r3, [pc, #152]	; (8007288 <vTaskSwitchContext+0xb8>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	60fb      	str	r3, [r7, #12]
 80071f2:	e010      	b.n	8007216 <vTaskSwitchContext+0x46>
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10a      	bne.n	8007210 <vTaskSwitchContext+0x40>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	607b      	str	r3, [r7, #4]
}
 800720c:	bf00      	nop
 800720e:	e7fe      	b.n	800720e <vTaskSwitchContext+0x3e>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	3b01      	subs	r3, #1
 8007214:	60fb      	str	r3, [r7, #12]
 8007216:	491d      	ldr	r1, [pc, #116]	; (800728c <vTaskSwitchContext+0xbc>)
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	4613      	mov	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4413      	add	r3, r2
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	440b      	add	r3, r1
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d0e4      	beq.n	80071f4 <vTaskSwitchContext+0x24>
 800722a:	68fa      	ldr	r2, [r7, #12]
 800722c:	4613      	mov	r3, r2
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	4a15      	ldr	r2, [pc, #84]	; (800728c <vTaskSwitchContext+0xbc>)
 8007236:	4413      	add	r3, r2
 8007238:	60bb      	str	r3, [r7, #8]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	685a      	ldr	r2, [r3, #4]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	605a      	str	r2, [r3, #4]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	3308      	adds	r3, #8
 800724c:	429a      	cmp	r2, r3
 800724e:	d104      	bne.n	800725a <vTaskSwitchContext+0x8a>
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	685a      	ldr	r2, [r3, #4]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	605a      	str	r2, [r3, #4]
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	4a0b      	ldr	r2, [pc, #44]	; (8007290 <vTaskSwitchContext+0xc0>)
 8007262:	6013      	str	r3, [r2, #0]
 8007264:	4a08      	ldr	r2, [pc, #32]	; (8007288 <vTaskSwitchContext+0xb8>)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800726a:	4b09      	ldr	r3, [pc, #36]	; (8007290 <vTaskSwitchContext+0xc0>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3354      	adds	r3, #84	; 0x54
 8007270:	4a08      	ldr	r2, [pc, #32]	; (8007294 <vTaskSwitchContext+0xc4>)
 8007272:	6013      	str	r3, [r2, #0]
}
 8007274:	bf00      	nop
 8007276:	3714      	adds	r7, #20
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr
 8007280:	20000ea0 	.word	0x20000ea0
 8007284:	20000e8c 	.word	0x20000e8c
 8007288:	20000e80 	.word	0x20000e80
 800728c:	200009a8 	.word	0x200009a8
 8007290:	200009a4 	.word	0x200009a4
 8007294:	2000001c 	.word	0x2000001c

08007298 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10a      	bne.n	80072be <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	60fb      	str	r3, [r7, #12]
}
 80072ba:	bf00      	nop
 80072bc:	e7fe      	b.n	80072bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072be:	4b07      	ldr	r3, [pc, #28]	; (80072dc <vTaskPlaceOnEventList+0x44>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	3318      	adds	r3, #24
 80072c4:	4619      	mov	r1, r3
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f7fe fbcd 	bl	8005a66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80072cc:	2101      	movs	r1, #1
 80072ce:	6838      	ldr	r0, [r7, #0]
 80072d0:	f000 fc44 	bl	8007b5c <prvAddCurrentTaskToDelayedList>
}
 80072d4:	bf00      	nop
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	200009a4 	.word	0x200009a4

080072e0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b086      	sub	sp, #24
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10a      	bne.n	8007308 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80072f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	617b      	str	r3, [r7, #20]
}
 8007304:	bf00      	nop
 8007306:	e7fe      	b.n	8007306 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007308:	4b11      	ldr	r3, [pc, #68]	; (8007350 <vTaskPlaceOnUnorderedEventList+0x70>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10a      	bne.n	8007326 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8007310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007314:	f383 8811 	msr	BASEPRI, r3
 8007318:	f3bf 8f6f 	isb	sy
 800731c:	f3bf 8f4f 	dsb	sy
 8007320:	613b      	str	r3, [r7, #16]
}
 8007322:	bf00      	nop
 8007324:	e7fe      	b.n	8007324 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007326:	4b0b      	ldr	r3, [pc, #44]	; (8007354 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007330:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007332:	4b08      	ldr	r3, [pc, #32]	; (8007354 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3318      	adds	r3, #24
 8007338:	4619      	mov	r1, r3
 800733a:	68f8      	ldr	r0, [r7, #12]
 800733c:	f7fe fb6f 	bl	8005a1e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007340:	2101      	movs	r1, #1
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 fc0a 	bl	8007b5c <prvAddCurrentTaskToDelayedList>
}
 8007348:	bf00      	nop
 800734a:	3718      	adds	r7, #24
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	20000ea0 	.word	0x20000ea0
 8007354:	200009a4 	.word	0x200009a4

08007358 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10a      	bne.n	8007380 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800736a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736e:	f383 8811 	msr	BASEPRI, r3
 8007372:	f3bf 8f6f 	isb	sy
 8007376:	f3bf 8f4f 	dsb	sy
 800737a:	617b      	str	r3, [r7, #20]
}
 800737c:	bf00      	nop
 800737e:	e7fe      	b.n	800737e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007380:	4b0a      	ldr	r3, [pc, #40]	; (80073ac <vTaskPlaceOnEventListRestricted+0x54>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3318      	adds	r3, #24
 8007386:	4619      	mov	r1, r3
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f7fe fb48 	bl	8005a1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007394:	f04f 33ff 	mov.w	r3, #4294967295
 8007398:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800739a:	6879      	ldr	r1, [r7, #4]
 800739c:	68b8      	ldr	r0, [r7, #8]
 800739e:	f000 fbdd 	bl	8007b5c <prvAddCurrentTaskToDelayedList>
	}
 80073a2:	bf00      	nop
 80073a4:	3718      	adds	r7, #24
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	200009a4 	.word	0x200009a4

080073b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10a      	bne.n	80073dc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80073c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ca:	f383 8811 	msr	BASEPRI, r3
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f3bf 8f4f 	dsb	sy
 80073d6:	60fb      	str	r3, [r7, #12]
}
 80073d8:	bf00      	nop
 80073da:	e7fe      	b.n	80073da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	3318      	adds	r3, #24
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7fe fb79 	bl	8005ad8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073e6:	4b1e      	ldr	r3, [pc, #120]	; (8007460 <xTaskRemoveFromEventList+0xb0>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d11d      	bne.n	800742a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	3304      	adds	r3, #4
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7fe fb70 	bl	8005ad8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073fc:	4b19      	ldr	r3, [pc, #100]	; (8007464 <xTaskRemoveFromEventList+0xb4>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	429a      	cmp	r2, r3
 8007402:	d903      	bls.n	800740c <xTaskRemoveFromEventList+0x5c>
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007408:	4a16      	ldr	r2, [pc, #88]	; (8007464 <xTaskRemoveFromEventList+0xb4>)
 800740a:	6013      	str	r3, [r2, #0]
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007410:	4613      	mov	r3, r2
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	4a13      	ldr	r2, [pc, #76]	; (8007468 <xTaskRemoveFromEventList+0xb8>)
 800741a:	441a      	add	r2, r3
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	3304      	adds	r3, #4
 8007420:	4619      	mov	r1, r3
 8007422:	4610      	mov	r0, r2
 8007424:	f7fe fafb 	bl	8005a1e <vListInsertEnd>
 8007428:	e005      	b.n	8007436 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	3318      	adds	r3, #24
 800742e:	4619      	mov	r1, r3
 8007430:	480e      	ldr	r0, [pc, #56]	; (800746c <xTaskRemoveFromEventList+0xbc>)
 8007432:	f7fe faf4 	bl	8005a1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800743a:	4b0d      	ldr	r3, [pc, #52]	; (8007470 <xTaskRemoveFromEventList+0xc0>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007440:	429a      	cmp	r2, r3
 8007442:	d905      	bls.n	8007450 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007444:	2301      	movs	r3, #1
 8007446:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007448:	4b0a      	ldr	r3, [pc, #40]	; (8007474 <xTaskRemoveFromEventList+0xc4>)
 800744a:	2201      	movs	r2, #1
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	e001      	b.n	8007454 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007450:	2300      	movs	r3, #0
 8007452:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007454:	697b      	ldr	r3, [r7, #20]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3718      	adds	r7, #24
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	20000ea0 	.word	0x20000ea0
 8007464:	20000e80 	.word	0x20000e80
 8007468:	200009a8 	.word	0x200009a8
 800746c:	20000e38 	.word	0x20000e38
 8007470:	200009a4 	.word	0x200009a4
 8007474:	20000e8c 	.word	0x20000e8c

08007478 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b086      	sub	sp, #24
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007482:	4b29      	ldr	r3, [pc, #164]	; (8007528 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d10a      	bne.n	80074a0 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800748a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800748e:	f383 8811 	msr	BASEPRI, r3
 8007492:	f3bf 8f6f 	isb	sy
 8007496:	f3bf 8f4f 	dsb	sy
 800749a:	613b      	str	r3, [r7, #16]
}
 800749c:	bf00      	nop
 800749e:	e7fe      	b.n	800749e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10a      	bne.n	80074cc <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	60fb      	str	r3, [r7, #12]
}
 80074c8:	bf00      	nop
 80074ca:	e7fe      	b.n	80074ca <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f7fe fb03 	bl	8005ad8 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	3304      	adds	r3, #4
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fe fafe 	bl	8005ad8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e0:	4b12      	ldr	r3, [pc, #72]	; (800752c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d903      	bls.n	80074f0 <vTaskRemoveFromUnorderedEventList+0x78>
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ec:	4a0f      	ldr	r2, [pc, #60]	; (800752c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f4:	4613      	mov	r3, r2
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	4413      	add	r3, r2
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4a0c      	ldr	r2, [pc, #48]	; (8007530 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80074fe:	441a      	add	r2, r3
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	3304      	adds	r3, #4
 8007504:	4619      	mov	r1, r3
 8007506:	4610      	mov	r0, r2
 8007508:	f7fe fa89 	bl	8005a1e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007510:	4b08      	ldr	r3, [pc, #32]	; (8007534 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007516:	429a      	cmp	r2, r3
 8007518:	d902      	bls.n	8007520 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800751a:	4b07      	ldr	r3, [pc, #28]	; (8007538 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800751c:	2201      	movs	r2, #1
 800751e:	601a      	str	r2, [r3, #0]
	}
}
 8007520:	bf00      	nop
 8007522:	3718      	adds	r7, #24
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	20000ea0 	.word	0x20000ea0
 800752c:	20000e80 	.word	0x20000e80
 8007530:	200009a8 	.word	0x200009a8
 8007534:	200009a4 	.word	0x200009a4
 8007538:	20000e8c 	.word	0x20000e8c

0800753c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007544:	4b06      	ldr	r3, [pc, #24]	; (8007560 <vTaskInternalSetTimeOutState+0x24>)
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800754c:	4b05      	ldr	r3, [pc, #20]	; (8007564 <vTaskInternalSetTimeOutState+0x28>)
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	605a      	str	r2, [r3, #4]
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	20000e90 	.word	0x20000e90
 8007564:	20000e7c 	.word	0x20000e7c

08007568 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b088      	sub	sp, #32
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	613b      	str	r3, [r7, #16]
}
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10a      	bne.n	80075aa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007598:	f383 8811 	msr	BASEPRI, r3
 800759c:	f3bf 8f6f 	isb	sy
 80075a0:	f3bf 8f4f 	dsb	sy
 80075a4:	60fb      	str	r3, [r7, #12]
}
 80075a6:	bf00      	nop
 80075a8:	e7fe      	b.n	80075a8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80075aa:	f000 ffc3 	bl	8008534 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80075ae:	4b1d      	ldr	r3, [pc, #116]	; (8007624 <xTaskCheckForTimeOut+0xbc>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c6:	d102      	bne.n	80075ce <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61fb      	str	r3, [r7, #28]
 80075cc:	e023      	b.n	8007616 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	4b15      	ldr	r3, [pc, #84]	; (8007628 <xTaskCheckForTimeOut+0xc0>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d007      	beq.n	80075ea <xTaskCheckForTimeOut+0x82>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	69ba      	ldr	r2, [r7, #24]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d302      	bcc.n	80075ea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80075e4:	2301      	movs	r3, #1
 80075e6:	61fb      	str	r3, [r7, #28]
 80075e8:	e015      	b.n	8007616 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d20b      	bcs.n	800760c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	1ad2      	subs	r2, r2, r3
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f7ff ff9b 	bl	800753c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007606:	2300      	movs	r3, #0
 8007608:	61fb      	str	r3, [r7, #28]
 800760a:	e004      	b.n	8007616 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	2200      	movs	r2, #0
 8007610:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007612:	2301      	movs	r3, #1
 8007614:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007616:	f000 ffbd 	bl	8008594 <vPortExitCritical>

	return xReturn;
 800761a:	69fb      	ldr	r3, [r7, #28]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3720      	adds	r7, #32
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	20000e7c 	.word	0x20000e7c
 8007628:	20000e90 	.word	0x20000e90

0800762c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007630:	4b03      	ldr	r3, [pc, #12]	; (8007640 <vTaskMissedYield+0x14>)
 8007632:	2201      	movs	r2, #1
 8007634:	601a      	str	r2, [r3, #0]
}
 8007636:	bf00      	nop
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr
 8007640:	20000e8c 	.word	0x20000e8c

08007644 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800764c:	f000 f852 	bl	80076f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007650:	4b06      	ldr	r3, [pc, #24]	; (800766c <prvIdleTask+0x28>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d9f9      	bls.n	800764c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007658:	4b05      	ldr	r3, [pc, #20]	; (8007670 <prvIdleTask+0x2c>)
 800765a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	f3bf 8f4f 	dsb	sy
 8007664:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007668:	e7f0      	b.n	800764c <prvIdleTask+0x8>
 800766a:	bf00      	nop
 800766c:	200009a8 	.word	0x200009a8
 8007670:	e000ed04 	.word	0xe000ed04

08007674 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800767a:	2300      	movs	r3, #0
 800767c:	607b      	str	r3, [r7, #4]
 800767e:	e00c      	b.n	800769a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	4613      	mov	r3, r2
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	4a12      	ldr	r2, [pc, #72]	; (80076d4 <prvInitialiseTaskLists+0x60>)
 800768c:	4413      	add	r3, r2
 800768e:	4618      	mov	r0, r3
 8007690:	f7fe f998 	bl	80059c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3301      	adds	r3, #1
 8007698:	607b      	str	r3, [r7, #4]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b37      	cmp	r3, #55	; 0x37
 800769e:	d9ef      	bls.n	8007680 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80076a0:	480d      	ldr	r0, [pc, #52]	; (80076d8 <prvInitialiseTaskLists+0x64>)
 80076a2:	f7fe f98f 	bl	80059c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80076a6:	480d      	ldr	r0, [pc, #52]	; (80076dc <prvInitialiseTaskLists+0x68>)
 80076a8:	f7fe f98c 	bl	80059c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80076ac:	480c      	ldr	r0, [pc, #48]	; (80076e0 <prvInitialiseTaskLists+0x6c>)
 80076ae:	f7fe f989 	bl	80059c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80076b2:	480c      	ldr	r0, [pc, #48]	; (80076e4 <prvInitialiseTaskLists+0x70>)
 80076b4:	f7fe f986 	bl	80059c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80076b8:	480b      	ldr	r0, [pc, #44]	; (80076e8 <prvInitialiseTaskLists+0x74>)
 80076ba:	f7fe f983 	bl	80059c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80076be:	4b0b      	ldr	r3, [pc, #44]	; (80076ec <prvInitialiseTaskLists+0x78>)
 80076c0:	4a05      	ldr	r2, [pc, #20]	; (80076d8 <prvInitialiseTaskLists+0x64>)
 80076c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80076c4:	4b0a      	ldr	r3, [pc, #40]	; (80076f0 <prvInitialiseTaskLists+0x7c>)
 80076c6:	4a05      	ldr	r2, [pc, #20]	; (80076dc <prvInitialiseTaskLists+0x68>)
 80076c8:	601a      	str	r2, [r3, #0]
}
 80076ca:	bf00      	nop
 80076cc:	3708      	adds	r7, #8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	200009a8 	.word	0x200009a8
 80076d8:	20000e08 	.word	0x20000e08
 80076dc:	20000e1c 	.word	0x20000e1c
 80076e0:	20000e38 	.word	0x20000e38
 80076e4:	20000e4c 	.word	0x20000e4c
 80076e8:	20000e64 	.word	0x20000e64
 80076ec:	20000e30 	.word	0x20000e30
 80076f0:	20000e34 	.word	0x20000e34

080076f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076fa:	e019      	b.n	8007730 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80076fc:	f000 ff1a 	bl	8008534 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007700:	4b10      	ldr	r3, [pc, #64]	; (8007744 <prvCheckTasksWaitingTermination+0x50>)
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3304      	adds	r3, #4
 800770c:	4618      	mov	r0, r3
 800770e:	f7fe f9e3 	bl	8005ad8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007712:	4b0d      	ldr	r3, [pc, #52]	; (8007748 <prvCheckTasksWaitingTermination+0x54>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3b01      	subs	r3, #1
 8007718:	4a0b      	ldr	r2, [pc, #44]	; (8007748 <prvCheckTasksWaitingTermination+0x54>)
 800771a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800771c:	4b0b      	ldr	r3, [pc, #44]	; (800774c <prvCheckTasksWaitingTermination+0x58>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3b01      	subs	r3, #1
 8007722:	4a0a      	ldr	r2, [pc, #40]	; (800774c <prvCheckTasksWaitingTermination+0x58>)
 8007724:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007726:	f000 ff35 	bl	8008594 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 f810 	bl	8007750 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007730:	4b06      	ldr	r3, [pc, #24]	; (800774c <prvCheckTasksWaitingTermination+0x58>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e1      	bne.n	80076fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007738:	bf00      	nop
 800773a:	bf00      	nop
 800773c:	3708      	adds	r7, #8
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	20000e4c 	.word	0x20000e4c
 8007748:	20000e78 	.word	0x20000e78
 800774c:	20000e60 	.word	0x20000e60

08007750 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	3354      	adds	r3, #84	; 0x54
 800775c:	4618      	mov	r0, r3
 800775e:	f001 fa3f 	bl	8008be0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007768:	2b00      	cmp	r3, #0
 800776a:	d108      	bne.n	800777e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007770:	4618      	mov	r0, r3
 8007772:	f001 f8cd 	bl	8008910 <vPortFree>
				vPortFree( pxTCB );
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f001 f8ca 	bl	8008910 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800777c:	e018      	b.n	80077b0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007784:	2b01      	cmp	r3, #1
 8007786:	d103      	bne.n	8007790 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f001 f8c1 	bl	8008910 <vPortFree>
	}
 800778e:	e00f      	b.n	80077b0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007796:	2b02      	cmp	r3, #2
 8007798:	d00a      	beq.n	80077b0 <prvDeleteTCB+0x60>
	__asm volatile
 800779a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800779e:	f383 8811 	msr	BASEPRI, r3
 80077a2:	f3bf 8f6f 	isb	sy
 80077a6:	f3bf 8f4f 	dsb	sy
 80077aa:	60fb      	str	r3, [r7, #12]
}
 80077ac:	bf00      	nop
 80077ae:	e7fe      	b.n	80077ae <prvDeleteTCB+0x5e>
	}
 80077b0:	bf00      	nop
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80077be:	4b0c      	ldr	r3, [pc, #48]	; (80077f0 <prvResetNextTaskUnblockTime+0x38>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d104      	bne.n	80077d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80077c8:	4b0a      	ldr	r3, [pc, #40]	; (80077f4 <prvResetNextTaskUnblockTime+0x3c>)
 80077ca:	f04f 32ff 	mov.w	r2, #4294967295
 80077ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80077d0:	e008      	b.n	80077e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077d2:	4b07      	ldr	r3, [pc, #28]	; (80077f0 <prvResetNextTaskUnblockTime+0x38>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	4a04      	ldr	r2, [pc, #16]	; (80077f4 <prvResetNextTaskUnblockTime+0x3c>)
 80077e2:	6013      	str	r3, [r2, #0]
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr
 80077f0:	20000e30 	.word	0x20000e30
 80077f4:	20000e98 	.word	0x20000e98

080077f8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80077fe:	4b05      	ldr	r3, [pc, #20]	; (8007814 <xTaskGetCurrentTaskHandle+0x1c>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007804:	687b      	ldr	r3, [r7, #4]
	}
 8007806:	4618      	mov	r0, r3
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop
 8007814:	200009a4 	.word	0x200009a4

08007818 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800781e:	4b0b      	ldr	r3, [pc, #44]	; (800784c <xTaskGetSchedulerState+0x34>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d102      	bne.n	800782c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007826:	2301      	movs	r3, #1
 8007828:	607b      	str	r3, [r7, #4]
 800782a:	e008      	b.n	800783e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800782c:	4b08      	ldr	r3, [pc, #32]	; (8007850 <xTaskGetSchedulerState+0x38>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007834:	2302      	movs	r3, #2
 8007836:	607b      	str	r3, [r7, #4]
 8007838:	e001      	b.n	800783e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800783a:	2300      	movs	r3, #0
 800783c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800783e:	687b      	ldr	r3, [r7, #4]
	}
 8007840:	4618      	mov	r0, r3
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr
 800784c:	20000e84 	.word	0x20000e84
 8007850:	20000ea0 	.word	0x20000ea0

08007854 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d051      	beq.n	800790e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800786e:	4b2a      	ldr	r3, [pc, #168]	; (8007918 <xTaskPriorityInherit+0xc4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007874:	429a      	cmp	r2, r3
 8007876:	d241      	bcs.n	80078fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	2b00      	cmp	r3, #0
 800787e:	db06      	blt.n	800788e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007880:	4b25      	ldr	r3, [pc, #148]	; (8007918 <xTaskPriorityInherit+0xc4>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007886:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	6959      	ldr	r1, [r3, #20]
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007896:	4613      	mov	r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4a1f      	ldr	r2, [pc, #124]	; (800791c <xTaskPriorityInherit+0xc8>)
 80078a0:	4413      	add	r3, r2
 80078a2:	4299      	cmp	r1, r3
 80078a4:	d122      	bne.n	80078ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	3304      	adds	r3, #4
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fe f914 	bl	8005ad8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80078b0:	4b19      	ldr	r3, [pc, #100]	; (8007918 <xTaskPriorityInherit+0xc4>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078be:	4b18      	ldr	r3, [pc, #96]	; (8007920 <xTaskPriorityInherit+0xcc>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d903      	bls.n	80078ce <xTaskPriorityInherit+0x7a>
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ca:	4a15      	ldr	r2, [pc, #84]	; (8007920 <xTaskPriorityInherit+0xcc>)
 80078cc:	6013      	str	r3, [r2, #0]
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d2:	4613      	mov	r3, r2
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	4413      	add	r3, r2
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	4a10      	ldr	r2, [pc, #64]	; (800791c <xTaskPriorityInherit+0xc8>)
 80078dc:	441a      	add	r2, r3
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	3304      	adds	r3, #4
 80078e2:	4619      	mov	r1, r3
 80078e4:	4610      	mov	r0, r2
 80078e6:	f7fe f89a 	bl	8005a1e <vListInsertEnd>
 80078ea:	e004      	b.n	80078f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80078ec:	4b0a      	ldr	r3, [pc, #40]	; (8007918 <xTaskPriorityInherit+0xc4>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80078f6:	2301      	movs	r3, #1
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	e008      	b.n	800790e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007900:	4b05      	ldr	r3, [pc, #20]	; (8007918 <xTaskPriorityInherit+0xc4>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007906:	429a      	cmp	r2, r3
 8007908:	d201      	bcs.n	800790e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800790a:	2301      	movs	r3, #1
 800790c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800790e:	68fb      	ldr	r3, [r7, #12]
	}
 8007910:	4618      	mov	r0, r3
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	200009a4 	.word	0x200009a4
 800791c:	200009a8 	.word	0x200009a8
 8007920:	20000e80 	.word	0x20000e80

08007924 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007924:	b580      	push	{r7, lr}
 8007926:	b086      	sub	sp, #24
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007930:	2300      	movs	r3, #0
 8007932:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d056      	beq.n	80079e8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800793a:	4b2e      	ldr	r3, [pc, #184]	; (80079f4 <xTaskPriorityDisinherit+0xd0>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	429a      	cmp	r2, r3
 8007942:	d00a      	beq.n	800795a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007948:	f383 8811 	msr	BASEPRI, r3
 800794c:	f3bf 8f6f 	isb	sy
 8007950:	f3bf 8f4f 	dsb	sy
 8007954:	60fb      	str	r3, [r7, #12]
}
 8007956:	bf00      	nop
 8007958:	e7fe      	b.n	8007958 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800795e:	2b00      	cmp	r3, #0
 8007960:	d10a      	bne.n	8007978 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007966:	f383 8811 	msr	BASEPRI, r3
 800796a:	f3bf 8f6f 	isb	sy
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	60bb      	str	r3, [r7, #8]
}
 8007974:	bf00      	nop
 8007976:	e7fe      	b.n	8007976 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800797c:	1e5a      	subs	r2, r3, #1
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800798a:	429a      	cmp	r2, r3
 800798c:	d02c      	beq.n	80079e8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007992:	2b00      	cmp	r3, #0
 8007994:	d128      	bne.n	80079e8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	3304      	adds	r3, #4
 800799a:	4618      	mov	r0, r3
 800799c:	f7fe f89c 	bl	8005ad8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ac:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079b8:	4b0f      	ldr	r3, [pc, #60]	; (80079f8 <xTaskPriorityDisinherit+0xd4>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d903      	bls.n	80079c8 <xTaskPriorityDisinherit+0xa4>
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079c4:	4a0c      	ldr	r2, [pc, #48]	; (80079f8 <xTaskPriorityDisinherit+0xd4>)
 80079c6:	6013      	str	r3, [r2, #0]
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079cc:	4613      	mov	r3, r2
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4a09      	ldr	r2, [pc, #36]	; (80079fc <xTaskPriorityDisinherit+0xd8>)
 80079d6:	441a      	add	r2, r3
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	3304      	adds	r3, #4
 80079dc:	4619      	mov	r1, r3
 80079de:	4610      	mov	r0, r2
 80079e0:	f7fe f81d 	bl	8005a1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80079e4:	2301      	movs	r3, #1
 80079e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80079e8:	697b      	ldr	r3, [r7, #20]
	}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	200009a4 	.word	0x200009a4
 80079f8:	20000e80 	.word	0x20000e80
 80079fc:	200009a8 	.word	0x200009a8

08007a00 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b088      	sub	sp, #32
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d06a      	beq.n	8007aee <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d10a      	bne.n	8007a36 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	60fb      	str	r3, [r7, #12]
}
 8007a32:	bf00      	nop
 8007a34:	e7fe      	b.n	8007a34 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d902      	bls.n	8007a46 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	61fb      	str	r3, [r7, #28]
 8007a44:	e002      	b.n	8007a4c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a4a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a50:	69fa      	ldr	r2, [r7, #28]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d04b      	beq.n	8007aee <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d146      	bne.n	8007aee <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007a60:	4b25      	ldr	r3, [pc, #148]	; (8007af8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	69ba      	ldr	r2, [r7, #24]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d10a      	bne.n	8007a80 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6e:	f383 8811 	msr	BASEPRI, r3
 8007a72:	f3bf 8f6f 	isb	sy
 8007a76:	f3bf 8f4f 	dsb	sy
 8007a7a:	60bb      	str	r3, [r7, #8]
}
 8007a7c:	bf00      	nop
 8007a7e:	e7fe      	b.n	8007a7e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a84:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	69fa      	ldr	r2, [r7, #28]
 8007a8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a8c:	69bb      	ldr	r3, [r7, #24]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	db04      	blt.n	8007a9e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007a9e:	69bb      	ldr	r3, [r7, #24]
 8007aa0:	6959      	ldr	r1, [r3, #20]
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	4413      	add	r3, r2
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	4a13      	ldr	r2, [pc, #76]	; (8007afc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007aae:	4413      	add	r3, r2
 8007ab0:	4299      	cmp	r1, r3
 8007ab2:	d11c      	bne.n	8007aee <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7fe f80d 	bl	8005ad8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac2:	4b0f      	ldr	r3, [pc, #60]	; (8007b00 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d903      	bls.n	8007ad2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ace:	4a0c      	ldr	r2, [pc, #48]	; (8007b00 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ad0:	6013      	str	r3, [r2, #0]
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	4a07      	ldr	r2, [pc, #28]	; (8007afc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ae0:	441a      	add	r2, r3
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	3304      	adds	r3, #4
 8007ae6:	4619      	mov	r1, r3
 8007ae8:	4610      	mov	r0, r2
 8007aea:	f7fd ff98 	bl	8005a1e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007aee:	bf00      	nop
 8007af0:	3720      	adds	r7, #32
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	200009a4 	.word	0x200009a4
 8007afc:	200009a8 	.word	0x200009a8
 8007b00:	20000e80 	.word	0x20000e80

08007b04 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007b0a:	4b09      	ldr	r3, [pc, #36]	; (8007b30 <uxTaskResetEventItemValue+0x2c>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b12:	4b07      	ldr	r3, [pc, #28]	; (8007b30 <uxTaskResetEventItemValue+0x2c>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b18:	4b05      	ldr	r3, [pc, #20]	; (8007b30 <uxTaskResetEventItemValue+0x2c>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8007b20:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007b22:	687b      	ldr	r3, [r7, #4]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	200009a4 	.word	0x200009a4

08007b34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007b34:	b480      	push	{r7}
 8007b36:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007b38:	4b07      	ldr	r3, [pc, #28]	; (8007b58 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d004      	beq.n	8007b4a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007b40:	4b05      	ldr	r3, [pc, #20]	; (8007b58 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b46:	3201      	adds	r2, #1
 8007b48:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007b4a:	4b03      	ldr	r3, [pc, #12]	; (8007b58 <pvTaskIncrementMutexHeldCount+0x24>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
	}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	200009a4 	.word	0x200009a4

08007b5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b084      	sub	sp, #16
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007b66:	4b21      	ldr	r3, [pc, #132]	; (8007bec <prvAddCurrentTaskToDelayedList+0x90>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b6c:	4b20      	ldr	r3, [pc, #128]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	3304      	adds	r3, #4
 8007b72:	4618      	mov	r0, r3
 8007b74:	f7fd ffb0 	bl	8005ad8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b7e:	d10a      	bne.n	8007b96 <prvAddCurrentTaskToDelayedList+0x3a>
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d007      	beq.n	8007b96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b86:	4b1a      	ldr	r3, [pc, #104]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4819      	ldr	r0, [pc, #100]	; (8007bf4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007b90:	f7fd ff45 	bl	8005a1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b94:	e026      	b.n	8007be4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b9e:	4b14      	ldr	r3, [pc, #80]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68ba      	ldr	r2, [r7, #8]
 8007ba4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d209      	bcs.n	8007bc2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bae:	4b12      	ldr	r3, [pc, #72]	; (8007bf8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	4b0f      	ldr	r3, [pc, #60]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	3304      	adds	r3, #4
 8007bb8:	4619      	mov	r1, r3
 8007bba:	4610      	mov	r0, r2
 8007bbc:	f7fd ff53 	bl	8005a66 <vListInsert>
}
 8007bc0:	e010      	b.n	8007be4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bc2:	4b0e      	ldr	r3, [pc, #56]	; (8007bfc <prvAddCurrentTaskToDelayedList+0xa0>)
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	4b0a      	ldr	r3, [pc, #40]	; (8007bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	3304      	adds	r3, #4
 8007bcc:	4619      	mov	r1, r3
 8007bce:	4610      	mov	r0, r2
 8007bd0:	f7fd ff49 	bl	8005a66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007bd4:	4b0a      	ldr	r3, [pc, #40]	; (8007c00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68ba      	ldr	r2, [r7, #8]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d202      	bcs.n	8007be4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007bde:	4a08      	ldr	r2, [pc, #32]	; (8007c00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	6013      	str	r3, [r2, #0]
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	20000e7c 	.word	0x20000e7c
 8007bf0:	200009a4 	.word	0x200009a4
 8007bf4:	20000e64 	.word	0x20000e64
 8007bf8:	20000e34 	.word	0x20000e34
 8007bfc:	20000e30 	.word	0x20000e30
 8007c00:	20000e98 	.word	0x20000e98

08007c04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b08a      	sub	sp, #40	; 0x28
 8007c08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007c0e:	f000 fb07 	bl	8008220 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007c12:	4b1c      	ldr	r3, [pc, #112]	; (8007c84 <xTimerCreateTimerTask+0x80>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d021      	beq.n	8007c5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007c22:	1d3a      	adds	r2, r7, #4
 8007c24:	f107 0108 	add.w	r1, r7, #8
 8007c28:	f107 030c 	add.w	r3, r7, #12
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fd fc43 	bl	80054b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007c32:	6879      	ldr	r1, [r7, #4]
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	9202      	str	r2, [sp, #8]
 8007c3a:	9301      	str	r3, [sp, #4]
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	2300      	movs	r3, #0
 8007c42:	460a      	mov	r2, r1
 8007c44:	4910      	ldr	r1, [pc, #64]	; (8007c88 <xTimerCreateTimerTask+0x84>)
 8007c46:	4811      	ldr	r0, [pc, #68]	; (8007c8c <xTimerCreateTimerTask+0x88>)
 8007c48:	f7fe fef0 	bl	8006a2c <xTaskCreateStatic>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	4a10      	ldr	r2, [pc, #64]	; (8007c90 <xTimerCreateTimerTask+0x8c>)
 8007c50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007c52:	4b0f      	ldr	r3, [pc, #60]	; (8007c90 <xTimerCreateTimerTask+0x8c>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d10a      	bne.n	8007c7a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c68:	f383 8811 	msr	BASEPRI, r3
 8007c6c:	f3bf 8f6f 	isb	sy
 8007c70:	f3bf 8f4f 	dsb	sy
 8007c74:	613b      	str	r3, [r7, #16]
}
 8007c76:	bf00      	nop
 8007c78:	e7fe      	b.n	8007c78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007c7a:	697b      	ldr	r3, [r7, #20]
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3718      	adds	r7, #24
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	20000ed4 	.word	0x20000ed4
 8007c88:	08008dd4 	.word	0x08008dd4
 8007c8c:	08007dc9 	.word	0x08007dc9
 8007c90:	20000ed8 	.word	0x20000ed8

08007c94 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b08a      	sub	sp, #40	; 0x28
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
 8007ca0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10a      	bne.n	8007cc2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	623b      	str	r3, [r7, #32]
}
 8007cbe:	bf00      	nop
 8007cc0:	e7fe      	b.n	8007cc0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007cc2:	4b1a      	ldr	r3, [pc, #104]	; (8007d2c <xTimerGenericCommand+0x98>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d02a      	beq.n	8007d20 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	2b05      	cmp	r3, #5
 8007cda:	dc18      	bgt.n	8007d0e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007cdc:	f7ff fd9c 	bl	8007818 <xTaskGetSchedulerState>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d109      	bne.n	8007cfa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ce6:	4b11      	ldr	r3, [pc, #68]	; (8007d2c <xTimerGenericCommand+0x98>)
 8007ce8:	6818      	ldr	r0, [r3, #0]
 8007cea:	f107 0110 	add.w	r1, r7, #16
 8007cee:	2300      	movs	r3, #0
 8007cf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cf2:	f7fe f90f 	bl	8005f14 <xQueueGenericSend>
 8007cf6:	6278      	str	r0, [r7, #36]	; 0x24
 8007cf8:	e012      	b.n	8007d20 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007cfa:	4b0c      	ldr	r3, [pc, #48]	; (8007d2c <xTimerGenericCommand+0x98>)
 8007cfc:	6818      	ldr	r0, [r3, #0]
 8007cfe:	f107 0110 	add.w	r1, r7, #16
 8007d02:	2300      	movs	r3, #0
 8007d04:	2200      	movs	r2, #0
 8007d06:	f7fe f905 	bl	8005f14 <xQueueGenericSend>
 8007d0a:	6278      	str	r0, [r7, #36]	; 0x24
 8007d0c:	e008      	b.n	8007d20 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007d0e:	4b07      	ldr	r3, [pc, #28]	; (8007d2c <xTimerGenericCommand+0x98>)
 8007d10:	6818      	ldr	r0, [r3, #0]
 8007d12:	f107 0110 	add.w	r1, r7, #16
 8007d16:	2300      	movs	r3, #0
 8007d18:	683a      	ldr	r2, [r7, #0]
 8007d1a:	f7fe f9f9 	bl	8006110 <xQueueGenericSendFromISR>
 8007d1e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3728      	adds	r7, #40	; 0x28
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	20000ed4 	.word	0x20000ed4

08007d30 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b088      	sub	sp, #32
 8007d34:	af02      	add	r7, sp, #8
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d3a:	4b22      	ldr	r3, [pc, #136]	; (8007dc4 <prvProcessExpiredTimer+0x94>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	3304      	adds	r3, #4
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7fd fec5 	bl	8005ad8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d54:	f003 0304 	and.w	r3, r3, #4
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d022      	beq.n	8007da2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	699a      	ldr	r2, [r3, #24]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	18d1      	adds	r1, r2, r3
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	6978      	ldr	r0, [r7, #20]
 8007d6a:	f000 f8d1 	bl	8007f10 <prvInsertTimerInActiveList>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d01f      	beq.n	8007db4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d74:	2300      	movs	r3, #0
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	2300      	movs	r3, #0
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	6978      	ldr	r0, [r7, #20]
 8007d80:	f7ff ff88 	bl	8007c94 <xTimerGenericCommand>
 8007d84:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d113      	bne.n	8007db4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d90:	f383 8811 	msr	BASEPRI, r3
 8007d94:	f3bf 8f6f 	isb	sy
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	60fb      	str	r3, [r7, #12]
}
 8007d9e:	bf00      	nop
 8007da0:	e7fe      	b.n	8007da0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007da8:	f023 0301 	bic.w	r3, r3, #1
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	6978      	ldr	r0, [r7, #20]
 8007dba:	4798      	blx	r3
}
 8007dbc:	bf00      	nop
 8007dbe:	3718      	adds	r7, #24
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	20000ecc 	.word	0x20000ecc

08007dc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007dd0:	f107 0308 	add.w	r3, r7, #8
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 f857 	bl	8007e88 <prvGetNextExpireTime>
 8007dda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	4619      	mov	r1, r3
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f000 f803 	bl	8007dec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007de6:	f000 f8d5 	bl	8007f94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007dea:	e7f1      	b.n	8007dd0 <prvTimerTask+0x8>

08007dec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007df6:	f7ff f875 	bl	8006ee4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007dfa:	f107 0308 	add.w	r3, r7, #8
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 f866 	bl	8007ed0 <prvSampleTimeNow>
 8007e04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d130      	bne.n	8007e6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d10a      	bne.n	8007e28 <prvProcessTimerOrBlockTask+0x3c>
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d806      	bhi.n	8007e28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007e1a:	f7ff f871 	bl	8006f00 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007e1e:	68f9      	ldr	r1, [r7, #12]
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f7ff ff85 	bl	8007d30 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007e26:	e024      	b.n	8007e72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d008      	beq.n	8007e40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007e2e:	4b13      	ldr	r3, [pc, #76]	; (8007e7c <prvProcessTimerOrBlockTask+0x90>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <prvProcessTimerOrBlockTask+0x50>
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e000      	b.n	8007e3e <prvProcessTimerOrBlockTask+0x52>
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007e40:	4b0f      	ldr	r3, [pc, #60]	; (8007e80 <prvProcessTimerOrBlockTask+0x94>)
 8007e42:	6818      	ldr	r0, [r3, #0]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	683a      	ldr	r2, [r7, #0]
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	f7fe fdb9 	bl	80069c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007e52:	f7ff f855 	bl	8006f00 <xTaskResumeAll>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10a      	bne.n	8007e72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007e5c:	4b09      	ldr	r3, [pc, #36]	; (8007e84 <prvProcessTimerOrBlockTask+0x98>)
 8007e5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e62:	601a      	str	r2, [r3, #0]
 8007e64:	f3bf 8f4f 	dsb	sy
 8007e68:	f3bf 8f6f 	isb	sy
}
 8007e6c:	e001      	b.n	8007e72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007e6e:	f7ff f847 	bl	8006f00 <xTaskResumeAll>
}
 8007e72:	bf00      	nop
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	20000ed0 	.word	0x20000ed0
 8007e80:	20000ed4 	.word	0x20000ed4
 8007e84:	e000ed04 	.word	0xe000ed04

08007e88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007e90:	4b0e      	ldr	r3, [pc, #56]	; (8007ecc <prvGetNextExpireTime+0x44>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <prvGetNextExpireTime+0x16>
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	e000      	b.n	8007ea0 <prvGetNextExpireTime+0x18>
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d105      	bne.n	8007eb8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007eac:	4b07      	ldr	r3, [pc, #28]	; (8007ecc <prvGetNextExpireTime+0x44>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	60fb      	str	r3, [r7, #12]
 8007eb6:	e001      	b.n	8007ebc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	20000ecc 	.word	0x20000ecc

08007ed0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007ed8:	f7ff f8b0 	bl	800703c <xTaskGetTickCount>
 8007edc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007ede:	4b0b      	ldr	r3, [pc, #44]	; (8007f0c <prvSampleTimeNow+0x3c>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d205      	bcs.n	8007ef4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ee8:	f000 f936 	bl	8008158 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	e002      	b.n	8007efa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007efa:	4a04      	ldr	r2, [pc, #16]	; (8007f0c <prvSampleTimeNow+0x3c>)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007f00:	68fb      	ldr	r3, [r7, #12]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3710      	adds	r7, #16
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	20000edc 	.word	0x20000edc

08007f10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	68ba      	ldr	r2, [r7, #8]
 8007f26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d812      	bhi.n	8007f5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	1ad2      	subs	r2, r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d302      	bcc.n	8007f4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007f44:	2301      	movs	r3, #1
 8007f46:	617b      	str	r3, [r7, #20]
 8007f48:	e01b      	b.n	8007f82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007f4a:	4b10      	ldr	r3, [pc, #64]	; (8007f8c <prvInsertTimerInActiveList+0x7c>)
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	3304      	adds	r3, #4
 8007f52:	4619      	mov	r1, r3
 8007f54:	4610      	mov	r0, r2
 8007f56:	f7fd fd86 	bl	8005a66 <vListInsert>
 8007f5a:	e012      	b.n	8007f82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d206      	bcs.n	8007f72 <prvInsertTimerInActiveList+0x62>
 8007f64:	68ba      	ldr	r2, [r7, #8]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d302      	bcc.n	8007f72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	617b      	str	r3, [r7, #20]
 8007f70:	e007      	b.n	8007f82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f72:	4b07      	ldr	r3, [pc, #28]	; (8007f90 <prvInsertTimerInActiveList+0x80>)
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	3304      	adds	r3, #4
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	4610      	mov	r0, r2
 8007f7e:	f7fd fd72 	bl	8005a66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007f82:	697b      	ldr	r3, [r7, #20]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3718      	adds	r7, #24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}
 8007f8c:	20000ed0 	.word	0x20000ed0
 8007f90:	20000ecc 	.word	0x20000ecc

08007f94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b08e      	sub	sp, #56	; 0x38
 8007f98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f9a:	e0ca      	b.n	8008132 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	da18      	bge.n	8007fd4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007fa2:	1d3b      	adds	r3, r7, #4
 8007fa4:	3304      	adds	r3, #4
 8007fa6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10a      	bne.n	8007fc4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	61fb      	str	r3, [r7, #28]
}
 8007fc0:	bf00      	nop
 8007fc2:	e7fe      	b.n	8007fc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fca:	6850      	ldr	r0, [r2, #4]
 8007fcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fce:	6892      	ldr	r2, [r2, #8]
 8007fd0:	4611      	mov	r1, r2
 8007fd2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f2c0 80aa 	blt.w	8008130 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe2:	695b      	ldr	r3, [r3, #20]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d004      	beq.n	8007ff2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fea:	3304      	adds	r3, #4
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7fd fd73 	bl	8005ad8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ff2:	463b      	mov	r3, r7
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7ff ff6b 	bl	8007ed0 <prvSampleTimeNow>
 8007ffa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2b09      	cmp	r3, #9
 8008000:	f200 8097 	bhi.w	8008132 <prvProcessReceivedCommands+0x19e>
 8008004:	a201      	add	r2, pc, #4	; (adr r2, 800800c <prvProcessReceivedCommands+0x78>)
 8008006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800a:	bf00      	nop
 800800c:	08008035 	.word	0x08008035
 8008010:	08008035 	.word	0x08008035
 8008014:	08008035 	.word	0x08008035
 8008018:	080080a9 	.word	0x080080a9
 800801c:	080080bd 	.word	0x080080bd
 8008020:	08008107 	.word	0x08008107
 8008024:	08008035 	.word	0x08008035
 8008028:	08008035 	.word	0x08008035
 800802c:	080080a9 	.word	0x080080a9
 8008030:	080080bd 	.word	0x080080bd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008036:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800803a:	f043 0301 	orr.w	r3, r3, #1
 800803e:	b2da      	uxtb	r2, r3
 8008040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008042:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804a:	699b      	ldr	r3, [r3, #24]
 800804c:	18d1      	adds	r1, r2, r3
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008052:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008054:	f7ff ff5c 	bl	8007f10 <prvInsertTimerInActiveList>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d069      	beq.n	8008132 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800805e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008060:	6a1b      	ldr	r3, [r3, #32]
 8008062:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008064:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008068:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800806c:	f003 0304 	and.w	r3, r3, #4
 8008070:	2b00      	cmp	r3, #0
 8008072:	d05e      	beq.n	8008132 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008078:	699b      	ldr	r3, [r3, #24]
 800807a:	441a      	add	r2, r3
 800807c:	2300      	movs	r3, #0
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	2300      	movs	r3, #0
 8008082:	2100      	movs	r1, #0
 8008084:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008086:	f7ff fe05 	bl	8007c94 <xTimerGenericCommand>
 800808a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800808c:	6a3b      	ldr	r3, [r7, #32]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d14f      	bne.n	8008132 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008096:	f383 8811 	msr	BASEPRI, r3
 800809a:	f3bf 8f6f 	isb	sy
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	61bb      	str	r3, [r7, #24]
}
 80080a4:	bf00      	nop
 80080a6:	e7fe      	b.n	80080a6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80080a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080ae:	f023 0301 	bic.w	r3, r3, #1
 80080b2:	b2da      	uxtb	r2, r3
 80080b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80080ba:	e03a      	b.n	8008132 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80080bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080c2:	f043 0301 	orr.w	r3, r3, #1
 80080c6:	b2da      	uxtb	r2, r3
 80080c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80080d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10a      	bne.n	80080f2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80080dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e0:	f383 8811 	msr	BASEPRI, r3
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	f3bf 8f4f 	dsb	sy
 80080ec:	617b      	str	r3, [r7, #20]
}
 80080ee:	bf00      	nop
 80080f0:	e7fe      	b.n	80080f0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80080f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f4:	699a      	ldr	r2, [r3, #24]
 80080f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f8:	18d1      	adds	r1, r2, r3
 80080fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008100:	f7ff ff06 	bl	8007f10 <prvInsertTimerInActiveList>
					break;
 8008104:	e015      	b.n	8008132 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008108:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800810c:	f003 0302 	and.w	r3, r3, #2
 8008110:	2b00      	cmp	r3, #0
 8008112:	d103      	bne.n	800811c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008114:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008116:	f000 fbfb 	bl	8008910 <vPortFree>
 800811a:	e00a      	b.n	8008132 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800811c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008122:	f023 0301 	bic.w	r3, r3, #1
 8008126:	b2da      	uxtb	r2, r3
 8008128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800812a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800812e:	e000      	b.n	8008132 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008130:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008132:	4b08      	ldr	r3, [pc, #32]	; (8008154 <prvProcessReceivedCommands+0x1c0>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	1d39      	adds	r1, r7, #4
 8008138:	2200      	movs	r2, #0
 800813a:	4618      	mov	r0, r3
 800813c:	f7fe f884 	bl	8006248 <xQueueReceive>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	f47f af2a 	bne.w	8007f9c <prvProcessReceivedCommands+0x8>
	}
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	3730      	adds	r7, #48	; 0x30
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	20000ed4 	.word	0x20000ed4

08008158 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b088      	sub	sp, #32
 800815c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800815e:	e048      	b.n	80081f2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008160:	4b2d      	ldr	r3, [pc, #180]	; (8008218 <prvSwitchTimerLists+0xc0>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800816a:	4b2b      	ldr	r3, [pc, #172]	; (8008218 <prvSwitchTimerLists+0xc0>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3304      	adds	r3, #4
 8008178:	4618      	mov	r0, r3
 800817a:	f7fd fcad 	bl	8005ad8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800818c:	f003 0304 	and.w	r3, r3, #4
 8008190:	2b00      	cmp	r3, #0
 8008192:	d02e      	beq.n	80081f2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	693a      	ldr	r2, [r7, #16]
 800819a:	4413      	add	r3, r2
 800819c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800819e:	68ba      	ldr	r2, [r7, #8]
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d90e      	bls.n	80081c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	68ba      	ldr	r2, [r7, #8]
 80081aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	68fa      	ldr	r2, [r7, #12]
 80081b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80081b2:	4b19      	ldr	r3, [pc, #100]	; (8008218 <prvSwitchTimerLists+0xc0>)
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3304      	adds	r3, #4
 80081ba:	4619      	mov	r1, r3
 80081bc:	4610      	mov	r0, r2
 80081be:	f7fd fc52 	bl	8005a66 <vListInsert>
 80081c2:	e016      	b.n	80081f2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80081c4:	2300      	movs	r3, #0
 80081c6:	9300      	str	r3, [sp, #0]
 80081c8:	2300      	movs	r3, #0
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	2100      	movs	r1, #0
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f7ff fd60 	bl	8007c94 <xTimerGenericCommand>
 80081d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d10a      	bne.n	80081f2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80081dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	603b      	str	r3, [r7, #0]
}
 80081ee:	bf00      	nop
 80081f0:	e7fe      	b.n	80081f0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081f2:	4b09      	ldr	r3, [pc, #36]	; (8008218 <prvSwitchTimerLists+0xc0>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1b1      	bne.n	8008160 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80081fc:	4b06      	ldr	r3, [pc, #24]	; (8008218 <prvSwitchTimerLists+0xc0>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008202:	4b06      	ldr	r3, [pc, #24]	; (800821c <prvSwitchTimerLists+0xc4>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a04      	ldr	r2, [pc, #16]	; (8008218 <prvSwitchTimerLists+0xc0>)
 8008208:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800820a:	4a04      	ldr	r2, [pc, #16]	; (800821c <prvSwitchTimerLists+0xc4>)
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	6013      	str	r3, [r2, #0]
}
 8008210:	bf00      	nop
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}
 8008218:	20000ecc 	.word	0x20000ecc
 800821c:	20000ed0 	.word	0x20000ed0

08008220 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008226:	f000 f985 	bl	8008534 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800822a:	4b15      	ldr	r3, [pc, #84]	; (8008280 <prvCheckForValidListAndQueue+0x60>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d120      	bne.n	8008274 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008232:	4814      	ldr	r0, [pc, #80]	; (8008284 <prvCheckForValidListAndQueue+0x64>)
 8008234:	f7fd fbc6 	bl	80059c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008238:	4813      	ldr	r0, [pc, #76]	; (8008288 <prvCheckForValidListAndQueue+0x68>)
 800823a:	f7fd fbc3 	bl	80059c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800823e:	4b13      	ldr	r3, [pc, #76]	; (800828c <prvCheckForValidListAndQueue+0x6c>)
 8008240:	4a10      	ldr	r2, [pc, #64]	; (8008284 <prvCheckForValidListAndQueue+0x64>)
 8008242:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008244:	4b12      	ldr	r3, [pc, #72]	; (8008290 <prvCheckForValidListAndQueue+0x70>)
 8008246:	4a10      	ldr	r2, [pc, #64]	; (8008288 <prvCheckForValidListAndQueue+0x68>)
 8008248:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800824a:	2300      	movs	r3, #0
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	4b11      	ldr	r3, [pc, #68]	; (8008294 <prvCheckForValidListAndQueue+0x74>)
 8008250:	4a11      	ldr	r2, [pc, #68]	; (8008298 <prvCheckForValidListAndQueue+0x78>)
 8008252:	2110      	movs	r1, #16
 8008254:	200a      	movs	r0, #10
 8008256:	f7fd fcd1 	bl	8005bfc <xQueueGenericCreateStatic>
 800825a:	4603      	mov	r3, r0
 800825c:	4a08      	ldr	r2, [pc, #32]	; (8008280 <prvCheckForValidListAndQueue+0x60>)
 800825e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008260:	4b07      	ldr	r3, [pc, #28]	; (8008280 <prvCheckForValidListAndQueue+0x60>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d005      	beq.n	8008274 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008268:	4b05      	ldr	r3, [pc, #20]	; (8008280 <prvCheckForValidListAndQueue+0x60>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	490b      	ldr	r1, [pc, #44]	; (800829c <prvCheckForValidListAndQueue+0x7c>)
 800826e:	4618      	mov	r0, r3
 8008270:	f7fe fb7e 	bl	8006970 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008274:	f000 f98e 	bl	8008594 <vPortExitCritical>
}
 8008278:	bf00      	nop
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	20000ed4 	.word	0x20000ed4
 8008284:	20000ea4 	.word	0x20000ea4
 8008288:	20000eb8 	.word	0x20000eb8
 800828c:	20000ecc 	.word	0x20000ecc
 8008290:	20000ed0 	.word	0x20000ed0
 8008294:	20000f80 	.word	0x20000f80
 8008298:	20000ee0 	.word	0x20000ee0
 800829c:	08008ddc 	.word	0x08008ddc

080082a0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b08a      	sub	sp, #40	; 0x28
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
 80082ac:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80082ae:	f06f 0301 	mvn.w	r3, #1
 80082b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80082c0:	4b06      	ldr	r3, [pc, #24]	; (80082dc <xTimerPendFunctionCallFromISR+0x3c>)
 80082c2:	6818      	ldr	r0, [r3, #0]
 80082c4:	f107 0114 	add.w	r1, r7, #20
 80082c8:	2300      	movs	r3, #0
 80082ca:	683a      	ldr	r2, [r7, #0]
 80082cc:	f7fd ff20 	bl	8006110 <xQueueGenericSendFromISR>
 80082d0:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80082d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3728      	adds	r7, #40	; 0x28
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	20000ed4 	.word	0x20000ed4

080082e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	3b04      	subs	r3, #4
 80082f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80082f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	3b04      	subs	r3, #4
 80082fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f023 0201 	bic.w	r2, r3, #1
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	3b04      	subs	r3, #4
 800830e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008310:	4a0c      	ldr	r2, [pc, #48]	; (8008344 <pxPortInitialiseStack+0x64>)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	3b14      	subs	r3, #20
 800831a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3b04      	subs	r3, #4
 8008326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f06f 0202 	mvn.w	r2, #2
 800832e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	3b20      	subs	r3, #32
 8008334:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008336:	68fb      	ldr	r3, [r7, #12]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3714      	adds	r7, #20
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	08008349 	.word	0x08008349

08008348 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800834e:	2300      	movs	r3, #0
 8008350:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008352:	4b12      	ldr	r3, [pc, #72]	; (800839c <prvTaskExitError+0x54>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800835a:	d00a      	beq.n	8008372 <prvTaskExitError+0x2a>
	__asm volatile
 800835c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008360:	f383 8811 	msr	BASEPRI, r3
 8008364:	f3bf 8f6f 	isb	sy
 8008368:	f3bf 8f4f 	dsb	sy
 800836c:	60fb      	str	r3, [r7, #12]
}
 800836e:	bf00      	nop
 8008370:	e7fe      	b.n	8008370 <prvTaskExitError+0x28>
	__asm volatile
 8008372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008376:	f383 8811 	msr	BASEPRI, r3
 800837a:	f3bf 8f6f 	isb	sy
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	60bb      	str	r3, [r7, #8]
}
 8008384:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008386:	bf00      	nop
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d0fc      	beq.n	8008388 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800838e:	bf00      	nop
 8008390:	bf00      	nop
 8008392:	3714      	adds	r7, #20
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr
 800839c:	20000018 	.word	0x20000018

080083a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80083a0:	4b07      	ldr	r3, [pc, #28]	; (80083c0 <pxCurrentTCBConst2>)
 80083a2:	6819      	ldr	r1, [r3, #0]
 80083a4:	6808      	ldr	r0, [r1, #0]
 80083a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083aa:	f380 8809 	msr	PSP, r0
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f04f 0000 	mov.w	r0, #0
 80083b6:	f380 8811 	msr	BASEPRI, r0
 80083ba:	4770      	bx	lr
 80083bc:	f3af 8000 	nop.w

080083c0 <pxCurrentTCBConst2>:
 80083c0:	200009a4 	.word	0x200009a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80083c4:	bf00      	nop
 80083c6:	bf00      	nop

080083c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80083c8:	4808      	ldr	r0, [pc, #32]	; (80083ec <prvPortStartFirstTask+0x24>)
 80083ca:	6800      	ldr	r0, [r0, #0]
 80083cc:	6800      	ldr	r0, [r0, #0]
 80083ce:	f380 8808 	msr	MSP, r0
 80083d2:	f04f 0000 	mov.w	r0, #0
 80083d6:	f380 8814 	msr	CONTROL, r0
 80083da:	b662      	cpsie	i
 80083dc:	b661      	cpsie	f
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	f3bf 8f6f 	isb	sy
 80083e6:	df00      	svc	0
 80083e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80083ea:	bf00      	nop
 80083ec:	e000ed08 	.word	0xe000ed08

080083f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b086      	sub	sp, #24
 80083f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80083f6:	4b46      	ldr	r3, [pc, #280]	; (8008510 <xPortStartScheduler+0x120>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a46      	ldr	r2, [pc, #280]	; (8008514 <xPortStartScheduler+0x124>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d10a      	bne.n	8008416 <xPortStartScheduler+0x26>
	__asm volatile
 8008400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	613b      	str	r3, [r7, #16]
}
 8008412:	bf00      	nop
 8008414:	e7fe      	b.n	8008414 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008416:	4b3e      	ldr	r3, [pc, #248]	; (8008510 <xPortStartScheduler+0x120>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a3f      	ldr	r2, [pc, #252]	; (8008518 <xPortStartScheduler+0x128>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d10a      	bne.n	8008436 <xPortStartScheduler+0x46>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	60fb      	str	r3, [r7, #12]
}
 8008432:	bf00      	nop
 8008434:	e7fe      	b.n	8008434 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008436:	4b39      	ldr	r3, [pc, #228]	; (800851c <xPortStartScheduler+0x12c>)
 8008438:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	b2db      	uxtb	r3, r3
 8008440:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	22ff      	movs	r2, #255	; 0xff
 8008446:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	b2db      	uxtb	r3, r3
 800844e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008450:	78fb      	ldrb	r3, [r7, #3]
 8008452:	b2db      	uxtb	r3, r3
 8008454:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008458:	b2da      	uxtb	r2, r3
 800845a:	4b31      	ldr	r3, [pc, #196]	; (8008520 <xPortStartScheduler+0x130>)
 800845c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800845e:	4b31      	ldr	r3, [pc, #196]	; (8008524 <xPortStartScheduler+0x134>)
 8008460:	2207      	movs	r2, #7
 8008462:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008464:	e009      	b.n	800847a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008466:	4b2f      	ldr	r3, [pc, #188]	; (8008524 <xPortStartScheduler+0x134>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	3b01      	subs	r3, #1
 800846c:	4a2d      	ldr	r2, [pc, #180]	; (8008524 <xPortStartScheduler+0x134>)
 800846e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008470:	78fb      	ldrb	r3, [r7, #3]
 8008472:	b2db      	uxtb	r3, r3
 8008474:	005b      	lsls	r3, r3, #1
 8008476:	b2db      	uxtb	r3, r3
 8008478:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800847a:	78fb      	ldrb	r3, [r7, #3]
 800847c:	b2db      	uxtb	r3, r3
 800847e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008482:	2b80      	cmp	r3, #128	; 0x80
 8008484:	d0ef      	beq.n	8008466 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008486:	4b27      	ldr	r3, [pc, #156]	; (8008524 <xPortStartScheduler+0x134>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f1c3 0307 	rsb	r3, r3, #7
 800848e:	2b04      	cmp	r3, #4
 8008490:	d00a      	beq.n	80084a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008496:	f383 8811 	msr	BASEPRI, r3
 800849a:	f3bf 8f6f 	isb	sy
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	60bb      	str	r3, [r7, #8]
}
 80084a4:	bf00      	nop
 80084a6:	e7fe      	b.n	80084a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80084a8:	4b1e      	ldr	r3, [pc, #120]	; (8008524 <xPortStartScheduler+0x134>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	021b      	lsls	r3, r3, #8
 80084ae:	4a1d      	ldr	r2, [pc, #116]	; (8008524 <xPortStartScheduler+0x134>)
 80084b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80084b2:	4b1c      	ldr	r3, [pc, #112]	; (8008524 <xPortStartScheduler+0x134>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80084ba:	4a1a      	ldr	r2, [pc, #104]	; (8008524 <xPortStartScheduler+0x134>)
 80084bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	b2da      	uxtb	r2, r3
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80084c6:	4b18      	ldr	r3, [pc, #96]	; (8008528 <xPortStartScheduler+0x138>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a17      	ldr	r2, [pc, #92]	; (8008528 <xPortStartScheduler+0x138>)
 80084cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80084d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80084d2:	4b15      	ldr	r3, [pc, #84]	; (8008528 <xPortStartScheduler+0x138>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a14      	ldr	r2, [pc, #80]	; (8008528 <xPortStartScheduler+0x138>)
 80084d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80084dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80084de:	f000 f8dd 	bl	800869c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80084e2:	4b12      	ldr	r3, [pc, #72]	; (800852c <xPortStartScheduler+0x13c>)
 80084e4:	2200      	movs	r2, #0
 80084e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80084e8:	f000 f8fc 	bl	80086e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80084ec:	4b10      	ldr	r3, [pc, #64]	; (8008530 <xPortStartScheduler+0x140>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a0f      	ldr	r2, [pc, #60]	; (8008530 <xPortStartScheduler+0x140>)
 80084f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80084f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80084f8:	f7ff ff66 	bl	80083c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80084fc:	f7fe fe68 	bl	80071d0 <vTaskSwitchContext>
	prvTaskExitError();
 8008500:	f7ff ff22 	bl	8008348 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3718      	adds	r7, #24
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	e000ed00 	.word	0xe000ed00
 8008514:	410fc271 	.word	0x410fc271
 8008518:	410fc270 	.word	0x410fc270
 800851c:	e000e400 	.word	0xe000e400
 8008520:	20000fd0 	.word	0x20000fd0
 8008524:	20000fd4 	.word	0x20000fd4
 8008528:	e000ed20 	.word	0xe000ed20
 800852c:	20000018 	.word	0x20000018
 8008530:	e000ef34 	.word	0xe000ef34

08008534 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	607b      	str	r3, [r7, #4]
}
 800854c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800854e:	4b0f      	ldr	r3, [pc, #60]	; (800858c <vPortEnterCritical+0x58>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3301      	adds	r3, #1
 8008554:	4a0d      	ldr	r2, [pc, #52]	; (800858c <vPortEnterCritical+0x58>)
 8008556:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008558:	4b0c      	ldr	r3, [pc, #48]	; (800858c <vPortEnterCritical+0x58>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b01      	cmp	r3, #1
 800855e:	d10f      	bne.n	8008580 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008560:	4b0b      	ldr	r3, [pc, #44]	; (8008590 <vPortEnterCritical+0x5c>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	b2db      	uxtb	r3, r3
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00a      	beq.n	8008580 <vPortEnterCritical+0x4c>
	__asm volatile
 800856a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800856e:	f383 8811 	msr	BASEPRI, r3
 8008572:	f3bf 8f6f 	isb	sy
 8008576:	f3bf 8f4f 	dsb	sy
 800857a:	603b      	str	r3, [r7, #0]
}
 800857c:	bf00      	nop
 800857e:	e7fe      	b.n	800857e <vPortEnterCritical+0x4a>
	}
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr
 800858c:	20000018 	.word	0x20000018
 8008590:	e000ed04 	.word	0xe000ed04

08008594 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800859a:	4b12      	ldr	r3, [pc, #72]	; (80085e4 <vPortExitCritical+0x50>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10a      	bne.n	80085b8 <vPortExitCritical+0x24>
	__asm volatile
 80085a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085a6:	f383 8811 	msr	BASEPRI, r3
 80085aa:	f3bf 8f6f 	isb	sy
 80085ae:	f3bf 8f4f 	dsb	sy
 80085b2:	607b      	str	r3, [r7, #4]
}
 80085b4:	bf00      	nop
 80085b6:	e7fe      	b.n	80085b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80085b8:	4b0a      	ldr	r3, [pc, #40]	; (80085e4 <vPortExitCritical+0x50>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	3b01      	subs	r3, #1
 80085be:	4a09      	ldr	r2, [pc, #36]	; (80085e4 <vPortExitCritical+0x50>)
 80085c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80085c2:	4b08      	ldr	r3, [pc, #32]	; (80085e4 <vPortExitCritical+0x50>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d105      	bne.n	80085d6 <vPortExitCritical+0x42>
 80085ca:	2300      	movs	r3, #0
 80085cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	f383 8811 	msr	BASEPRI, r3
}
 80085d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80085d6:	bf00      	nop
 80085d8:	370c      	adds	r7, #12
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	20000018 	.word	0x20000018
	...

080085f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80085f0:	f3ef 8009 	mrs	r0, PSP
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	4b15      	ldr	r3, [pc, #84]	; (8008650 <pxCurrentTCBConst>)
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	f01e 0f10 	tst.w	lr, #16
 8008600:	bf08      	it	eq
 8008602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860a:	6010      	str	r0, [r2, #0]
 800860c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008610:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008614:	f380 8811 	msr	BASEPRI, r0
 8008618:	f3bf 8f4f 	dsb	sy
 800861c:	f3bf 8f6f 	isb	sy
 8008620:	f7fe fdd6 	bl	80071d0 <vTaskSwitchContext>
 8008624:	f04f 0000 	mov.w	r0, #0
 8008628:	f380 8811 	msr	BASEPRI, r0
 800862c:	bc09      	pop	{r0, r3}
 800862e:	6819      	ldr	r1, [r3, #0]
 8008630:	6808      	ldr	r0, [r1, #0]
 8008632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008636:	f01e 0f10 	tst.w	lr, #16
 800863a:	bf08      	it	eq
 800863c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008640:	f380 8809 	msr	PSP, r0
 8008644:	f3bf 8f6f 	isb	sy
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	f3af 8000 	nop.w

08008650 <pxCurrentTCBConst>:
 8008650:	200009a4 	.word	0x200009a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008654:	bf00      	nop
 8008656:	bf00      	nop

08008658 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b082      	sub	sp, #8
 800865c:	af00      	add	r7, sp, #0
	__asm volatile
 800865e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008662:	f383 8811 	msr	BASEPRI, r3
 8008666:	f3bf 8f6f 	isb	sy
 800866a:	f3bf 8f4f 	dsb	sy
 800866e:	607b      	str	r3, [r7, #4]
}
 8008670:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008672:	f7fe fcf3 	bl	800705c <xTaskIncrementTick>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d003      	beq.n	8008684 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800867c:	4b06      	ldr	r3, [pc, #24]	; (8008698 <xPortSysTickHandler+0x40>)
 800867e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008682:	601a      	str	r2, [r3, #0]
 8008684:	2300      	movs	r3, #0
 8008686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	f383 8811 	msr	BASEPRI, r3
}
 800868e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008690:	bf00      	nop
 8008692:	3708      	adds	r7, #8
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	e000ed04 	.word	0xe000ed04

0800869c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800869c:	b480      	push	{r7}
 800869e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80086a0:	4b0b      	ldr	r3, [pc, #44]	; (80086d0 <vPortSetupTimerInterrupt+0x34>)
 80086a2:	2200      	movs	r2, #0
 80086a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80086a6:	4b0b      	ldr	r3, [pc, #44]	; (80086d4 <vPortSetupTimerInterrupt+0x38>)
 80086a8:	2200      	movs	r2, #0
 80086aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086ac:	4b0a      	ldr	r3, [pc, #40]	; (80086d8 <vPortSetupTimerInterrupt+0x3c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a0a      	ldr	r2, [pc, #40]	; (80086dc <vPortSetupTimerInterrupt+0x40>)
 80086b2:	fba2 2303 	umull	r2, r3, r2, r3
 80086b6:	099b      	lsrs	r3, r3, #6
 80086b8:	4a09      	ldr	r2, [pc, #36]	; (80086e0 <vPortSetupTimerInterrupt+0x44>)
 80086ba:	3b01      	subs	r3, #1
 80086bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086be:	4b04      	ldr	r3, [pc, #16]	; (80086d0 <vPortSetupTimerInterrupt+0x34>)
 80086c0:	2207      	movs	r2, #7
 80086c2:	601a      	str	r2, [r3, #0]
}
 80086c4:	bf00      	nop
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	e000e010 	.word	0xe000e010
 80086d4:	e000e018 	.word	0xe000e018
 80086d8:	2000000c 	.word	0x2000000c
 80086dc:	10624dd3 	.word	0x10624dd3
 80086e0:	e000e014 	.word	0xe000e014

080086e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80086e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80086f4 <vPortEnableVFP+0x10>
 80086e8:	6801      	ldr	r1, [r0, #0]
 80086ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ee:	6001      	str	r1, [r0, #0]
 80086f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80086f2:	bf00      	nop
 80086f4:	e000ed88 	.word	0xe000ed88

080086f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80086f8:	b480      	push	{r7}
 80086fa:	b085      	sub	sp, #20
 80086fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80086fe:	f3ef 8305 	mrs	r3, IPSR
 8008702:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2b0f      	cmp	r3, #15
 8008708:	d914      	bls.n	8008734 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800870a:	4a17      	ldr	r2, [pc, #92]	; (8008768 <vPortValidateInterruptPriority+0x70>)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	4413      	add	r3, r2
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008714:	4b15      	ldr	r3, [pc, #84]	; (800876c <vPortValidateInterruptPriority+0x74>)
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	7afa      	ldrb	r2, [r7, #11]
 800871a:	429a      	cmp	r2, r3
 800871c:	d20a      	bcs.n	8008734 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800871e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008722:	f383 8811 	msr	BASEPRI, r3
 8008726:	f3bf 8f6f 	isb	sy
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	607b      	str	r3, [r7, #4]
}
 8008730:	bf00      	nop
 8008732:	e7fe      	b.n	8008732 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008734:	4b0e      	ldr	r3, [pc, #56]	; (8008770 <vPortValidateInterruptPriority+0x78>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800873c:	4b0d      	ldr	r3, [pc, #52]	; (8008774 <vPortValidateInterruptPriority+0x7c>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	429a      	cmp	r2, r3
 8008742:	d90a      	bls.n	800875a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008748:	f383 8811 	msr	BASEPRI, r3
 800874c:	f3bf 8f6f 	isb	sy
 8008750:	f3bf 8f4f 	dsb	sy
 8008754:	603b      	str	r3, [r7, #0]
}
 8008756:	bf00      	nop
 8008758:	e7fe      	b.n	8008758 <vPortValidateInterruptPriority+0x60>
	}
 800875a:	bf00      	nop
 800875c:	3714      	adds	r7, #20
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	e000e3f0 	.word	0xe000e3f0
 800876c:	20000fd0 	.word	0x20000fd0
 8008770:	e000ed0c 	.word	0xe000ed0c
 8008774:	20000fd4 	.word	0x20000fd4

08008778 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b08a      	sub	sp, #40	; 0x28
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008780:	2300      	movs	r3, #0
 8008782:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008784:	f7fe fbae 	bl	8006ee4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008788:	4b5b      	ldr	r3, [pc, #364]	; (80088f8 <pvPortMalloc+0x180>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d101      	bne.n	8008794 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008790:	f000 f920 	bl	80089d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008794:	4b59      	ldr	r3, [pc, #356]	; (80088fc <pvPortMalloc+0x184>)
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4013      	ands	r3, r2
 800879c:	2b00      	cmp	r3, #0
 800879e:	f040 8093 	bne.w	80088c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d01d      	beq.n	80087e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80087a8:	2208      	movs	r2, #8
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4413      	add	r3, r2
 80087ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f003 0307 	and.w	r3, r3, #7
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d014      	beq.n	80087e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f023 0307 	bic.w	r3, r3, #7
 80087c0:	3308      	adds	r3, #8
 80087c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f003 0307 	and.w	r3, r3, #7
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00a      	beq.n	80087e4 <pvPortMalloc+0x6c>
	__asm volatile
 80087ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d2:	f383 8811 	msr	BASEPRI, r3
 80087d6:	f3bf 8f6f 	isb	sy
 80087da:	f3bf 8f4f 	dsb	sy
 80087de:	617b      	str	r3, [r7, #20]
}
 80087e0:	bf00      	nop
 80087e2:	e7fe      	b.n	80087e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d06e      	beq.n	80088c8 <pvPortMalloc+0x150>
 80087ea:	4b45      	ldr	r3, [pc, #276]	; (8008900 <pvPortMalloc+0x188>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d869      	bhi.n	80088c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80087f4:	4b43      	ldr	r3, [pc, #268]	; (8008904 <pvPortMalloc+0x18c>)
 80087f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80087f8:	4b42      	ldr	r3, [pc, #264]	; (8008904 <pvPortMalloc+0x18c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80087fe:	e004      	b.n	800880a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008802:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800880a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	429a      	cmp	r2, r3
 8008812:	d903      	bls.n	800881c <pvPortMalloc+0xa4>
 8008814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d1f1      	bne.n	8008800 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800881c:	4b36      	ldr	r3, [pc, #216]	; (80088f8 <pvPortMalloc+0x180>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008822:	429a      	cmp	r2, r3
 8008824:	d050      	beq.n	80088c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008826:	6a3b      	ldr	r3, [r7, #32]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2208      	movs	r2, #8
 800882c:	4413      	add	r3, r2
 800882e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	6a3b      	ldr	r3, [r7, #32]
 8008836:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883a:	685a      	ldr	r2, [r3, #4]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	1ad2      	subs	r2, r2, r3
 8008840:	2308      	movs	r3, #8
 8008842:	005b      	lsls	r3, r3, #1
 8008844:	429a      	cmp	r2, r3
 8008846:	d91f      	bls.n	8008888 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4413      	add	r3, r2
 800884e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	f003 0307 	and.w	r3, r3, #7
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00a      	beq.n	8008870 <pvPortMalloc+0xf8>
	__asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800885e:	f383 8811 	msr	BASEPRI, r3
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	f3bf 8f4f 	dsb	sy
 800886a:	613b      	str	r3, [r7, #16]
}
 800886c:	bf00      	nop
 800886e:	e7fe      	b.n	800886e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	1ad2      	subs	r2, r2, r3
 8008878:	69bb      	ldr	r3, [r7, #24]
 800887a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800887c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008882:	69b8      	ldr	r0, [r7, #24]
 8008884:	f000 f908 	bl	8008a98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008888:	4b1d      	ldr	r3, [pc, #116]	; (8008900 <pvPortMalloc+0x188>)
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	4a1b      	ldr	r2, [pc, #108]	; (8008900 <pvPortMalloc+0x188>)
 8008894:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008896:	4b1a      	ldr	r3, [pc, #104]	; (8008900 <pvPortMalloc+0x188>)
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	4b1b      	ldr	r3, [pc, #108]	; (8008908 <pvPortMalloc+0x190>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d203      	bcs.n	80088aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80088a2:	4b17      	ldr	r3, [pc, #92]	; (8008900 <pvPortMalloc+0x188>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a18      	ldr	r2, [pc, #96]	; (8008908 <pvPortMalloc+0x190>)
 80088a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	685a      	ldr	r2, [r3, #4]
 80088ae:	4b13      	ldr	r3, [pc, #76]	; (80088fc <pvPortMalloc+0x184>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	431a      	orrs	r2, r3
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ba:	2200      	movs	r2, #0
 80088bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80088be:	4b13      	ldr	r3, [pc, #76]	; (800890c <pvPortMalloc+0x194>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	3301      	adds	r3, #1
 80088c4:	4a11      	ldr	r2, [pc, #68]	; (800890c <pvPortMalloc+0x194>)
 80088c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80088c8:	f7fe fb1a 	bl	8006f00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	f003 0307 	and.w	r3, r3, #7
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00a      	beq.n	80088ec <pvPortMalloc+0x174>
	__asm volatile
 80088d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088da:	f383 8811 	msr	BASEPRI, r3
 80088de:	f3bf 8f6f 	isb	sy
 80088e2:	f3bf 8f4f 	dsb	sy
 80088e6:	60fb      	str	r3, [r7, #12]
}
 80088e8:	bf00      	nop
 80088ea:	e7fe      	b.n	80088ea <pvPortMalloc+0x172>
	return pvReturn;
 80088ec:	69fb      	ldr	r3, [r7, #28]
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3728      	adds	r7, #40	; 0x28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20004be0 	.word	0x20004be0
 80088fc:	20004bf4 	.word	0x20004bf4
 8008900:	20004be4 	.word	0x20004be4
 8008904:	20004bd8 	.word	0x20004bd8
 8008908:	20004be8 	.word	0x20004be8
 800890c:	20004bec 	.word	0x20004bec

08008910 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d04d      	beq.n	80089be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008922:	2308      	movs	r3, #8
 8008924:	425b      	negs	r3, r3
 8008926:	697a      	ldr	r2, [r7, #20]
 8008928:	4413      	add	r3, r2
 800892a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	685a      	ldr	r2, [r3, #4]
 8008934:	4b24      	ldr	r3, [pc, #144]	; (80089c8 <vPortFree+0xb8>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4013      	ands	r3, r2
 800893a:	2b00      	cmp	r3, #0
 800893c:	d10a      	bne.n	8008954 <vPortFree+0x44>
	__asm volatile
 800893e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008942:	f383 8811 	msr	BASEPRI, r3
 8008946:	f3bf 8f6f 	isb	sy
 800894a:	f3bf 8f4f 	dsb	sy
 800894e:	60fb      	str	r3, [r7, #12]
}
 8008950:	bf00      	nop
 8008952:	e7fe      	b.n	8008952 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00a      	beq.n	8008972 <vPortFree+0x62>
	__asm volatile
 800895c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008960:	f383 8811 	msr	BASEPRI, r3
 8008964:	f3bf 8f6f 	isb	sy
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	60bb      	str	r3, [r7, #8]
}
 800896e:	bf00      	nop
 8008970:	e7fe      	b.n	8008970 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	685a      	ldr	r2, [r3, #4]
 8008976:	4b14      	ldr	r3, [pc, #80]	; (80089c8 <vPortFree+0xb8>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4013      	ands	r3, r2
 800897c:	2b00      	cmp	r3, #0
 800897e:	d01e      	beq.n	80089be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d11a      	bne.n	80089be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	4b0e      	ldr	r3, [pc, #56]	; (80089c8 <vPortFree+0xb8>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	43db      	mvns	r3, r3
 8008992:	401a      	ands	r2, r3
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008998:	f7fe faa4 	bl	8006ee4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	685a      	ldr	r2, [r3, #4]
 80089a0:	4b0a      	ldr	r3, [pc, #40]	; (80089cc <vPortFree+0xbc>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4413      	add	r3, r2
 80089a6:	4a09      	ldr	r2, [pc, #36]	; (80089cc <vPortFree+0xbc>)
 80089a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089aa:	6938      	ldr	r0, [r7, #16]
 80089ac:	f000 f874 	bl	8008a98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80089b0:	4b07      	ldr	r3, [pc, #28]	; (80089d0 <vPortFree+0xc0>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	3301      	adds	r3, #1
 80089b6:	4a06      	ldr	r2, [pc, #24]	; (80089d0 <vPortFree+0xc0>)
 80089b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80089ba:	f7fe faa1 	bl	8006f00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80089be:	bf00      	nop
 80089c0:	3718      	adds	r7, #24
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	20004bf4 	.word	0x20004bf4
 80089cc:	20004be4 	.word	0x20004be4
 80089d0:	20004bf0 	.word	0x20004bf0

080089d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80089da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80089de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80089e0:	4b27      	ldr	r3, [pc, #156]	; (8008a80 <prvHeapInit+0xac>)
 80089e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f003 0307 	and.w	r3, r3, #7
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00c      	beq.n	8008a08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	3307      	adds	r3, #7
 80089f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f023 0307 	bic.w	r3, r3, #7
 80089fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80089fc:	68ba      	ldr	r2, [r7, #8]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	4a1f      	ldr	r2, [pc, #124]	; (8008a80 <prvHeapInit+0xac>)
 8008a04:	4413      	add	r3, r2
 8008a06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a0c:	4a1d      	ldr	r2, [pc, #116]	; (8008a84 <prvHeapInit+0xb0>)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a12:	4b1c      	ldr	r3, [pc, #112]	; (8008a84 <prvHeapInit+0xb0>)
 8008a14:	2200      	movs	r2, #0
 8008a16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a20:	2208      	movs	r2, #8
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	1a9b      	subs	r3, r3, r2
 8008a26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f023 0307 	bic.w	r3, r3, #7
 8008a2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	4a15      	ldr	r2, [pc, #84]	; (8008a88 <prvHeapInit+0xb4>)
 8008a34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a36:	4b14      	ldr	r3, [pc, #80]	; (8008a88 <prvHeapInit+0xb4>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a3e:	4b12      	ldr	r3, [pc, #72]	; (8008a88 <prvHeapInit+0xb4>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2200      	movs	r2, #0
 8008a44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	68fa      	ldr	r2, [r7, #12]
 8008a4e:	1ad2      	subs	r2, r2, r3
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a54:	4b0c      	ldr	r3, [pc, #48]	; (8008a88 <prvHeapInit+0xb4>)
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	4a0a      	ldr	r2, [pc, #40]	; (8008a8c <prvHeapInit+0xb8>)
 8008a62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	4a09      	ldr	r2, [pc, #36]	; (8008a90 <prvHeapInit+0xbc>)
 8008a6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008a6c:	4b09      	ldr	r3, [pc, #36]	; (8008a94 <prvHeapInit+0xc0>)
 8008a6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008a72:	601a      	str	r2, [r3, #0]
}
 8008a74:	bf00      	nop
 8008a76:	3714      	adds	r7, #20
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	20000fd8 	.word	0x20000fd8
 8008a84:	20004bd8 	.word	0x20004bd8
 8008a88:	20004be0 	.word	0x20004be0
 8008a8c:	20004be8 	.word	0x20004be8
 8008a90:	20004be4 	.word	0x20004be4
 8008a94:	20004bf4 	.word	0x20004bf4

08008a98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008aa0:	4b28      	ldr	r3, [pc, #160]	; (8008b44 <prvInsertBlockIntoFreeList+0xac>)
 8008aa2:	60fb      	str	r3, [r7, #12]
 8008aa4:	e002      	b.n	8008aac <prvInsertBlockIntoFreeList+0x14>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	60fb      	str	r3, [r7, #12]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d8f7      	bhi.n	8008aa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	68ba      	ldr	r2, [r7, #8]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d108      	bne.n	8008ada <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	685a      	ldr	r2, [r3, #4]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	441a      	add	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	441a      	add	r2, r3
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d118      	bne.n	8008b20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	4b15      	ldr	r3, [pc, #84]	; (8008b48 <prvInsertBlockIntoFreeList+0xb0>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d00d      	beq.n	8008b16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	441a      	add	r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	601a      	str	r2, [r3, #0]
 8008b14:	e008      	b.n	8008b28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b16:	4b0c      	ldr	r3, [pc, #48]	; (8008b48 <prvInsertBlockIntoFreeList+0xb0>)
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	601a      	str	r2, [r3, #0]
 8008b1e:	e003      	b.n	8008b28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d002      	beq.n	8008b36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b36:	bf00      	nop
 8008b38:	3714      	adds	r7, #20
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	20004bd8 	.word	0x20004bd8
 8008b48:	20004be0 	.word	0x20004be0

08008b4c <__libc_init_array>:
 8008b4c:	b570      	push	{r4, r5, r6, lr}
 8008b4e:	4d0d      	ldr	r5, [pc, #52]	; (8008b84 <__libc_init_array+0x38>)
 8008b50:	4c0d      	ldr	r4, [pc, #52]	; (8008b88 <__libc_init_array+0x3c>)
 8008b52:	1b64      	subs	r4, r4, r5
 8008b54:	10a4      	asrs	r4, r4, #2
 8008b56:	2600      	movs	r6, #0
 8008b58:	42a6      	cmp	r6, r4
 8008b5a:	d109      	bne.n	8008b70 <__libc_init_array+0x24>
 8008b5c:	4d0b      	ldr	r5, [pc, #44]	; (8008b8c <__libc_init_array+0x40>)
 8008b5e:	4c0c      	ldr	r4, [pc, #48]	; (8008b90 <__libc_init_array+0x44>)
 8008b60:	f000 f8f2 	bl	8008d48 <_init>
 8008b64:	1b64      	subs	r4, r4, r5
 8008b66:	10a4      	asrs	r4, r4, #2
 8008b68:	2600      	movs	r6, #0
 8008b6a:	42a6      	cmp	r6, r4
 8008b6c:	d105      	bne.n	8008b7a <__libc_init_array+0x2e>
 8008b6e:	bd70      	pop	{r4, r5, r6, pc}
 8008b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b74:	4798      	blx	r3
 8008b76:	3601      	adds	r6, #1
 8008b78:	e7ee      	b.n	8008b58 <__libc_init_array+0xc>
 8008b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b7e:	4798      	blx	r3
 8008b80:	3601      	adds	r6, #1
 8008b82:	e7f2      	b.n	8008b6a <__libc_init_array+0x1e>
 8008b84:	08008f54 	.word	0x08008f54
 8008b88:	08008f54 	.word	0x08008f54
 8008b8c:	08008f54 	.word	0x08008f54
 8008b90:	08008f58 	.word	0x08008f58

08008b94 <__retarget_lock_acquire_recursive>:
 8008b94:	4770      	bx	lr

08008b96 <__retarget_lock_release_recursive>:
 8008b96:	4770      	bx	lr

08008b98 <memcpy>:
 8008b98:	440a      	add	r2, r1
 8008b9a:	4291      	cmp	r1, r2
 8008b9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba0:	d100      	bne.n	8008ba4 <memcpy+0xc>
 8008ba2:	4770      	bx	lr
 8008ba4:	b510      	push	{r4, lr}
 8008ba6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008baa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bae:	4291      	cmp	r1, r2
 8008bb0:	d1f9      	bne.n	8008ba6 <memcpy+0xe>
 8008bb2:	bd10      	pop	{r4, pc}

08008bb4 <memset>:
 8008bb4:	4402      	add	r2, r0
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d100      	bne.n	8008bbe <memset+0xa>
 8008bbc:	4770      	bx	lr
 8008bbe:	f803 1b01 	strb.w	r1, [r3], #1
 8008bc2:	e7f9      	b.n	8008bb8 <memset+0x4>

08008bc4 <cleanup_glue>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	6809      	ldr	r1, [r1, #0]
 8008bca:	4605      	mov	r5, r0
 8008bcc:	b109      	cbz	r1, 8008bd2 <cleanup_glue+0xe>
 8008bce:	f7ff fff9 	bl	8008bc4 <cleanup_glue>
 8008bd2:	4621      	mov	r1, r4
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bda:	f000 b869 	b.w	8008cb0 <_free_r>
	...

08008be0 <_reclaim_reent>:
 8008be0:	4b2c      	ldr	r3, [pc, #176]	; (8008c94 <_reclaim_reent+0xb4>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4283      	cmp	r3, r0
 8008be6:	b570      	push	{r4, r5, r6, lr}
 8008be8:	4604      	mov	r4, r0
 8008bea:	d051      	beq.n	8008c90 <_reclaim_reent+0xb0>
 8008bec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008bee:	b143      	cbz	r3, 8008c02 <_reclaim_reent+0x22>
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d14a      	bne.n	8008c8c <_reclaim_reent+0xac>
 8008bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bf8:	6819      	ldr	r1, [r3, #0]
 8008bfa:	b111      	cbz	r1, 8008c02 <_reclaim_reent+0x22>
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	f000 f857 	bl	8008cb0 <_free_r>
 8008c02:	6961      	ldr	r1, [r4, #20]
 8008c04:	b111      	cbz	r1, 8008c0c <_reclaim_reent+0x2c>
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 f852 	bl	8008cb0 <_free_r>
 8008c0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008c0e:	b111      	cbz	r1, 8008c16 <_reclaim_reent+0x36>
 8008c10:	4620      	mov	r0, r4
 8008c12:	f000 f84d 	bl	8008cb0 <_free_r>
 8008c16:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008c18:	b111      	cbz	r1, 8008c20 <_reclaim_reent+0x40>
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	f000 f848 	bl	8008cb0 <_free_r>
 8008c20:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008c22:	b111      	cbz	r1, 8008c2a <_reclaim_reent+0x4a>
 8008c24:	4620      	mov	r0, r4
 8008c26:	f000 f843 	bl	8008cb0 <_free_r>
 8008c2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008c2c:	b111      	cbz	r1, 8008c34 <_reclaim_reent+0x54>
 8008c2e:	4620      	mov	r0, r4
 8008c30:	f000 f83e 	bl	8008cb0 <_free_r>
 8008c34:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008c36:	b111      	cbz	r1, 8008c3e <_reclaim_reent+0x5e>
 8008c38:	4620      	mov	r0, r4
 8008c3a:	f000 f839 	bl	8008cb0 <_free_r>
 8008c3e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008c40:	b111      	cbz	r1, 8008c48 <_reclaim_reent+0x68>
 8008c42:	4620      	mov	r0, r4
 8008c44:	f000 f834 	bl	8008cb0 <_free_r>
 8008c48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c4a:	b111      	cbz	r1, 8008c52 <_reclaim_reent+0x72>
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 f82f 	bl	8008cb0 <_free_r>
 8008c52:	69a3      	ldr	r3, [r4, #24]
 8008c54:	b1e3      	cbz	r3, 8008c90 <_reclaim_reent+0xb0>
 8008c56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c58:	4620      	mov	r0, r4
 8008c5a:	4798      	blx	r3
 8008c5c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008c5e:	b1b9      	cbz	r1, 8008c90 <_reclaim_reent+0xb0>
 8008c60:	4620      	mov	r0, r4
 8008c62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008c66:	f7ff bfad 	b.w	8008bc4 <cleanup_glue>
 8008c6a:	5949      	ldr	r1, [r1, r5]
 8008c6c:	b941      	cbnz	r1, 8008c80 <_reclaim_reent+0xa0>
 8008c6e:	3504      	adds	r5, #4
 8008c70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c72:	2d80      	cmp	r5, #128	; 0x80
 8008c74:	68d9      	ldr	r1, [r3, #12]
 8008c76:	d1f8      	bne.n	8008c6a <_reclaim_reent+0x8a>
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f000 f819 	bl	8008cb0 <_free_r>
 8008c7e:	e7ba      	b.n	8008bf6 <_reclaim_reent+0x16>
 8008c80:	680e      	ldr	r6, [r1, #0]
 8008c82:	4620      	mov	r0, r4
 8008c84:	f000 f814 	bl	8008cb0 <_free_r>
 8008c88:	4631      	mov	r1, r6
 8008c8a:	e7ef      	b.n	8008c6c <_reclaim_reent+0x8c>
 8008c8c:	2500      	movs	r5, #0
 8008c8e:	e7ef      	b.n	8008c70 <_reclaim_reent+0x90>
 8008c90:	bd70      	pop	{r4, r5, r6, pc}
 8008c92:	bf00      	nop
 8008c94:	2000001c 	.word	0x2000001c

08008c98 <__malloc_lock>:
 8008c98:	4801      	ldr	r0, [pc, #4]	; (8008ca0 <__malloc_lock+0x8>)
 8008c9a:	f7ff bf7b 	b.w	8008b94 <__retarget_lock_acquire_recursive>
 8008c9e:	bf00      	nop
 8008ca0:	20004bf8 	.word	0x20004bf8

08008ca4 <__malloc_unlock>:
 8008ca4:	4801      	ldr	r0, [pc, #4]	; (8008cac <__malloc_unlock+0x8>)
 8008ca6:	f7ff bf76 	b.w	8008b96 <__retarget_lock_release_recursive>
 8008caa:	bf00      	nop
 8008cac:	20004bf8 	.word	0x20004bf8

08008cb0 <_free_r>:
 8008cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cb2:	2900      	cmp	r1, #0
 8008cb4:	d044      	beq.n	8008d40 <_free_r+0x90>
 8008cb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cba:	9001      	str	r0, [sp, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f1a1 0404 	sub.w	r4, r1, #4
 8008cc2:	bfb8      	it	lt
 8008cc4:	18e4      	addlt	r4, r4, r3
 8008cc6:	f7ff ffe7 	bl	8008c98 <__malloc_lock>
 8008cca:	4a1e      	ldr	r2, [pc, #120]	; (8008d44 <_free_r+0x94>)
 8008ccc:	9801      	ldr	r0, [sp, #4]
 8008cce:	6813      	ldr	r3, [r2, #0]
 8008cd0:	b933      	cbnz	r3, 8008ce0 <_free_r+0x30>
 8008cd2:	6063      	str	r3, [r4, #4]
 8008cd4:	6014      	str	r4, [r2, #0]
 8008cd6:	b003      	add	sp, #12
 8008cd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cdc:	f7ff bfe2 	b.w	8008ca4 <__malloc_unlock>
 8008ce0:	42a3      	cmp	r3, r4
 8008ce2:	d908      	bls.n	8008cf6 <_free_r+0x46>
 8008ce4:	6825      	ldr	r5, [r4, #0]
 8008ce6:	1961      	adds	r1, r4, r5
 8008ce8:	428b      	cmp	r3, r1
 8008cea:	bf01      	itttt	eq
 8008cec:	6819      	ldreq	r1, [r3, #0]
 8008cee:	685b      	ldreq	r3, [r3, #4]
 8008cf0:	1949      	addeq	r1, r1, r5
 8008cf2:	6021      	streq	r1, [r4, #0]
 8008cf4:	e7ed      	b.n	8008cd2 <_free_r+0x22>
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	b10b      	cbz	r3, 8008d00 <_free_r+0x50>
 8008cfc:	42a3      	cmp	r3, r4
 8008cfe:	d9fa      	bls.n	8008cf6 <_free_r+0x46>
 8008d00:	6811      	ldr	r1, [r2, #0]
 8008d02:	1855      	adds	r5, r2, r1
 8008d04:	42a5      	cmp	r5, r4
 8008d06:	d10b      	bne.n	8008d20 <_free_r+0x70>
 8008d08:	6824      	ldr	r4, [r4, #0]
 8008d0a:	4421      	add	r1, r4
 8008d0c:	1854      	adds	r4, r2, r1
 8008d0e:	42a3      	cmp	r3, r4
 8008d10:	6011      	str	r1, [r2, #0]
 8008d12:	d1e0      	bne.n	8008cd6 <_free_r+0x26>
 8008d14:	681c      	ldr	r4, [r3, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	6053      	str	r3, [r2, #4]
 8008d1a:	4421      	add	r1, r4
 8008d1c:	6011      	str	r1, [r2, #0]
 8008d1e:	e7da      	b.n	8008cd6 <_free_r+0x26>
 8008d20:	d902      	bls.n	8008d28 <_free_r+0x78>
 8008d22:	230c      	movs	r3, #12
 8008d24:	6003      	str	r3, [r0, #0]
 8008d26:	e7d6      	b.n	8008cd6 <_free_r+0x26>
 8008d28:	6825      	ldr	r5, [r4, #0]
 8008d2a:	1961      	adds	r1, r4, r5
 8008d2c:	428b      	cmp	r3, r1
 8008d2e:	bf04      	itt	eq
 8008d30:	6819      	ldreq	r1, [r3, #0]
 8008d32:	685b      	ldreq	r3, [r3, #4]
 8008d34:	6063      	str	r3, [r4, #4]
 8008d36:	bf04      	itt	eq
 8008d38:	1949      	addeq	r1, r1, r5
 8008d3a:	6021      	streq	r1, [r4, #0]
 8008d3c:	6054      	str	r4, [r2, #4]
 8008d3e:	e7ca      	b.n	8008cd6 <_free_r+0x26>
 8008d40:	b003      	add	sp, #12
 8008d42:	bd30      	pop	{r4, r5, pc}
 8008d44:	20004bfc 	.word	0x20004bfc

08008d48 <_init>:
 8008d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d4a:	bf00      	nop
 8008d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d4e:	bc08      	pop	{r3}
 8008d50:	469e      	mov	lr, r3
 8008d52:	4770      	bx	lr

08008d54 <_fini>:
 8008d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d56:	bf00      	nop
 8008d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d5a:	bc08      	pop	{r3}
 8008d5c:	469e      	mov	lr, r3
 8008d5e:	4770      	bx	lr
