<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="My_Conv" language="c" vlnv="xilinx.com:hls:My_Conv:10.120" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" portType="addressable" base="0x00000000" dataWidth="64"/>
      <port name="M_AXI_IN1" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IN2" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IN3" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IN4" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_W1" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_W2" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_W3" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_W4" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_B1" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUT1" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUT2" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUT3" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUT4" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="CHin" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Hin" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Win" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="CHout" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Kx" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Ky" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Sx" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Sy" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="mode" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="relu_en" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_in1" addressQualifier="1" id="11" port="M_AXI_IN1" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_in2" addressQualifier="1" id="12" port="M_AXI_IN2" size="0x4" offset="0x74" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_in3" addressQualifier="1" id="13" port="M_AXI_IN3" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_in4" addressQualifier="1" id="14" port="M_AXI_IN4" size="0x4" offset="0x8C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Weight1" addressQualifier="1" id="15" port="M_AXI_W1" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Weight2" addressQualifier="1" id="16" port="M_AXI_W2" size="0x4" offset="0xA4" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Weight3" addressQualifier="1" id="17" port="M_AXI_W3" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="Weight4" addressQualifier="1" id="18" port="M_AXI_W4" size="0x4" offset="0xBC" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="bias" addressQualifier="1" id="19" port="M_AXI_B1" size="0x4" offset="0xC8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_out1" addressQualifier="1" id="20" port="M_AXI_OUT1" size="0x4" offset="0xD4" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_out2" addressQualifier="1" id="21" port="M_AXI_OUT2" size="0x4" offset="0xE0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_out3" addressQualifier="1" id="22" port="M_AXI_OUT3" size="0x4" offset="0xEC" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="feature_out4" addressQualifier="1" id="23" port="M_AXI_OUT4" size="0x4" offset="0xF8" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
