module TOP_LEVEL(SW,KEY,LEDR,HEX1,HEX2,HEX3,HEX4);
input  [7:0] SW;

output [7:0] LEDR;

output [0:6] HEX1,HEX2,HEX3,HEX4;
input KEY;
wire [15:0] DEBUG;


CPU CPU1(
 .DATA_I (SW),
 .DATA_O (LEDR),
 .DEBUG  (DEBUG),
 .CLK (KEY)
);

hexdecoder HEXDECODER_1(
.INP (DEBUG[3:0]),
.SEG (HEX1)

);
hexdecoder HEXDECODER_2(
.INP (DEBUG[7:4]),
.SEG (HEX2)
);
hexdecoder HEXDECODER_3(
.INP (DEBUG[11:8]),
.SEG (HEX3)
);
hexdecoder HEXDECODER_4(
.INP (DEBUG[15:12]),
.SEG (HEX4)
);



endmodule