strict digraph "" {
	node [label="\N"];
	"1668:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6851d0>",
		fillcolor=springgreen,
		label="1668:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1669:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6856d0>",
		fillcolor=firebrick,
		label="1669:NS
Divider2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6856d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1668:IF" -> "1669:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1668];
	"1671:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb685210>",
		fillcolor=springgreen,
		label="1671:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1668:IF" -> "1671:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1668];
	"1672:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685390>",
		fillcolor=firebrick,
		label="1672:NS
Divider2 <= ~Divider2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1666:AL"	 [def_var="['Divider2']",
		label="Leaf_1666:AL"];
	"1672:NS" -> "Leaf_1666:AL"	 [cond="[]",
		lineno=None];
	"1669:NS" -> "Leaf_1666:AL"	 [cond="[]",
		lineno=None];
	"1671:IF" -> "1672:NS"	 [cond="['PauseTimer', 'RxFlow']",
		label="(|PauseTimer[15:0] & RxFlow)",
		lineno=1671];
	"1674:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685250>",
		fillcolor=firebrick,
		label="1674:NS
Divider2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb685250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1671:IF" -> "1674:NS"	 [cond="['PauseTimer', 'RxFlow']",
		label="!((|PauseTimer[15:0] & RxFlow))",
		lineno=1671];
	"1667:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb685850>",
		fillcolor=turquoise,
		label="1667:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1667:BL" -> "1668:IF"	 [cond="[]",
		lineno=None];
	"1674:NS" -> "Leaf_1666:AL"	 [cond="[]",
		lineno=None];
	"1666:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb685890>",
		clk_sens=False,
		fillcolor=gold,
		label="1666:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxReset', 'PauseTimer', 'RxFlow', 'Divider2']"];
	"1666:AL" -> "1667:BL"	 [cond="[]",
		lineno=None];
}
