# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../Lab6.srcs/sources_1/imports/new/lookahead_2bit.vhd" \
"../../../../Lab6.srcs/sources_1/imports/new/generic_full_adder_subtractor_lookahead.vhd" \
"../../../../Lab6.srcs/sim_1/imports/new/generic_full_adder_subtractor_lookahead_testbench.vhd" \

# Do not sort compile order
nosort
