m255
K3
13
cModel Technology
Z0 dC:\fpga\XPS\Full_System\simulation\behavioral
vconvert_30to15_fifo
Z1 !s10a 1396463639
Z2 I46?Hb]DbjV5_ZHZ4J2bWR2
Z3 VbT`SAcKI;j:<C_cGCCdP^2
Z4 dC:\fpga\XPS\Full_System\simulation\behavioral
Z5 w1396463639
Z6 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v
Z7 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v
L0 1
Z8 OL;L;10.1c;51
r1
31
Z9 o-work hdmi_out_v1_00_a -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z10 !s92 -work hdmi_out_v1_00_a +incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z11 !s100 4lba3nUP1A3cgkl`5PU<g1
Z12 !s108 1396553833.027000
Z13 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v|
Z14 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vDRAM16XN
R1
Z15 I>0TFQF5FHkhonSPU;I5a81
Z16 VfIRJdQlG[bmOXNT@_=LmX2
R4
R5
Z17 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v
Z18 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v
L0 10
R8
r1
31
R9
R10
Z19 n@d@r@a@m16@x@n
Z20 !s100 K:?3ZELfL@bCA?NPKAo8P2
Z21 !s108 1396553833.245000
Z22 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v|
Z23 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vdvi_encoder
R1
Z24 IB0;nij;>`K07cbkE<8z0C1
Z25 VSn2KG0M5[6boR3n5O0JgB1
R4
R5
Z26 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v
Z27 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v
L0 48
R8
r1
31
R9
R10
Z28 !s100 k2Zk:dZVfUUQS6ikKB]Qh3
Z29 !s108 1396553833.447000
Z30 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v|
Z31 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vdvi_out_native
R1
Z32 I5;hT13HGF?7g1NcC<nz0F1
Z33 VDXJQmiFf6^?gMZU<:zCoQ0
R4
R5
Z34 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v
Z35 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v
L0 52
R8
r1
31
R9
R10
Z36 !s100 NND1T=nBlK@_^V7VChTLH3
Z37 !s108 1396553833.654000
Z38 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v|
Z39 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vencode
R1
Z40 I>dT8W4DWdMPn>_kVb]bej2
Z41 VL37UBjQSQQ`zd22P0UXgz0
R4
R5
Z42 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v
Z43 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v
L0 46
R8
r1
31
R9
R10
Z44 !s100 We2G<fMMhbDT;>PMnCX@60
Z45 !s108 1396553833.879000
Z46 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v|
Z47 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vfill_fifo_fsm
R1
Z48 Ic_]HndjOde2XFUOSA9^kd3
Z49 V;Fj@V1R^QogDTc`gg]EOl0
R4
R5
Z50 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/fill_fifo_fsm.v
Z51 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/fill_fifo_fsm.v
L0 1
R8
r1
31
R9
R10
Z52 !s100 iGC[mU1<N55a@Sl^6a=Z53
Z53 !s108 1396553834.525000
Z54 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/fill_fifo_fsm.v|
Z55 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/fill_fifo_fsm.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vhdmi_core
R1
Z56 I_A08INfgHN^]l[5?MN<0J1
Z57 V7g;;o_Pc2IGki]1mTHXY^1
R4
R5
Z58 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v
Z59 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v
L0 19
R8
r1
31
R9
R10
Z60 !s100 ETBY`]^SVloMoMGhgj>l=2
Z61 !s108 1396553834.306000
Z62 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v|
Z63 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/hdmi_core.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
Ehdmi_out
R5
Z64 DEx24 axi_master_burst_v1_00_a 16 axi_master_burst 0 22 1lM9P7LjEKhL?`AX_0M@a0
Z65 DPx19 proc_common_v3_00_a 14 family_support 0 22 1X`TZZQ9:T0cnjOd0MNeJ3
Z66 DPx8 synopsys 10 attributes 0 22 J^T`lPA_8_J<l8kQiVE]>2
Z67 DPx4 ieee 14 std_logic_misc 0 22 >dU:RInm^_6_mBJ^<6QGY2
Z68 DEx21 axi_lite_ipif_v1_01_a 13 axi_lite_ipif 0 22 nZgil<HVQHE:M7E`S`JUA2
Z69 DPx6 unisim 11 vcomponents 0 22 8T5IogZ]Om:_d>aF`2QCV0
Z70 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z71 DEx19 proc_common_v3_00_a 10 soft_reset 0 22 0;k0TXGT?m^`AXFR0P]7R2
Z72 DPx19 proc_common_v3_00_a 8 ipif_pkg 0 22 3LB;^iIf3Oh9Md2;[ng<V1
Z73 DPx19 proc_common_v3_00_a 15 proc_common_pkg 0 22 nVA2gg8b>fmcdoI3?l]3Q1
Z74 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z75 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z76 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z77 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
R4
Z78 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd
Z79 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd
l0
L153
Z80 Vf`?9]i7b?HACaaLa`QFYa1
Z81 OL;C;10.1c;51
31
Z82 !s108 1396555010.715000
Z83 !s90 -reportprogress|300|-novopt|-93|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd|
Z84 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd|
Z85 o-93 -work hdmi_out_v1_00_a
Z86 tExplicit 1
Z87 !s100 Ij_Tf<Z23:k<8kGW5cMK>3
!i10b 1
Aimp
R71
R64
R68
R65
R66
R67
R69
R70
R72
R73
R74
R75
R76
R77
Z88 DEx4 work 8 hdmi_out 0 22 f`?9]i7b?HACaaLa`QFYa1
l480
L270
Z89 V27[;CW0=n1m14>amG2kE;3
Z90 !s100 oGaNP8He3nBTK7BfeD6LX1
R81
31
R82
R83
R84
R85
R86
!i10b 1
vpulse_gen
R1
Z91 IY_W;bVL;LA;8^cR[U07Lf0
Z92 V;?N9Vm8bjazfXYLMJ9iPB0
R4
R5
Z93 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/pulse_gen.v
Z94 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/pulse_gen.v
L0 3
R8
r1
31
R9
R10
Z95 !s100 9TN_VolDSQ=]QG9LmEgd^0
Z96 !s108 1396553834.738000
Z97 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/pulse_gen.v|
Z98 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/pulse_gen.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vserdes_n_to_1
R1
Z99 IISfz<IAXRkV:Ic`9eCdMD0
Z100 VBzFUg]HP@0AUIOg8UILHj0
R4
R5
Z101 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v
Z102 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v
L0 51
R8
r1
31
R9
R10
Z103 !s100 fbf4G6FOJ0QBHKBLjkb>Y3
Z104 !s108 1396553834.096000
Z105 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v|
Z106 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
vuser_logic
R1
Z107 I3BhFigNk[Q;zY?En9Z>4P0
Z108 VN:Z_0zZBH4;g9?HbN]zn22
R4
R5
Z109 8C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v
Z110 FC:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v
L0 54
R8
r1
31
R9
R10
Z111 !s100 hF@ER?6dhiN@;bJLY3OmR1
Z112 !s108 1396553831.479000
Z113 !s107 C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v|
Z114 !s90 -reportprogress|300|-novopt|-incr|-work|hdmi_out_v1_00_a|C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/user_logic.v|+incdir+C:/fpga/XPS/Full_System/pcores/hdmi_out_v1_00_a/hdl/verilog/+C:/fpga/XPS/Full_System/pcores/+C:/fpga/XPS/Vmod_in_HDMI_100MHz/pcores/+C:/fpga/XPS/disparity_full_sys/pcores/+C:/Xilinx/14.2/ISE_DS/edk_user_repository/MyProcessorIPLib/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/+C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/|
!i10b 1
!s85 0
