<stg><name>layernorm_output</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="66" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:1 %br_ln106 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %for.body8.split.i, i1 1, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:4 %dim_block61 = phi i5 0, void %entry, i5 %dim_block, void %for.body8.split.i, i5 0, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="dim_block61"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:5 %dim_base60 = phi i8 0, void %entry, i8 %dim_base, void %for.body8.split.i, i8 0, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="dim_base60"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:0 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:1 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:2 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:3 %patch_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patch

]]></Node>
<StgValue><ssdm name="patch_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="54" op_0_bw="32">
<![CDATA[
rewind_init:11 %sext_ln1270 = sext i32 %p_read_3

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
rewind_init:12 %r_V = mul i54 %sext_ln1270, i54 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:13 %sq_mean = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="sq_mean"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3">
<![CDATA[
rewind_init:14 %norm_eps_V_load = load i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="norm_eps_V_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
rewind_init:15 %zext_ln813 = zext i3 %norm_eps_V_load

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:16 %add_ln813 = add i32 %zext_ln813, i32 %p_read_2

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:17 %x_V = sub i32 %add_ln813, i32 %sq_mean

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
for.body8.split.i:5 %zext_ln106 = zext i5 %dim_block61

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:8 %x_patch_data_M_elems_V1_addr = getelementptr i32 %x_patch_data_M_elems_V1, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V1_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:9 %x_dim_V = load i5 %x_patch_data_M_elems_V1_addr

]]></Node>
<StgValue><ssdm name="x_dim_V"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:10 %x_patch_data_M_elems_V_12_addr = getelementptr i32 %x_patch_data_M_elems_V_12, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_12_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:11 %x_dim_V_5 = load i5 %x_patch_data_M_elems_V_12_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_5"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:12 %x_patch_data_M_elems_V_23_addr = getelementptr i32 %x_patch_data_M_elems_V_23, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_23_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:13 %x_dim_V_10 = load i5 %x_patch_data_M_elems_V_23_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_10"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:14 %x_patch_data_M_elems_V_34_addr = getelementptr i32 %x_patch_data_M_elems_V_34, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_34_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:15 %x_dim_V_15 = load i5 %x_patch_data_M_elems_V_34_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_15"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:16 %x_patch_data_M_elems_V_45_addr = getelementptr i32 %x_patch_data_M_elems_V_45, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_45_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:17 %x_dim_V_20 = load i5 %x_patch_data_M_elems_V_45_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:18 %x_patch_data_M_elems_V_56_addr = getelementptr i32 %x_patch_data_M_elems_V_56, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_56_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:19 %x_dim_V_25 = load i5 %x_patch_data_M_elems_V_56_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_25"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:20 %x_patch_data_M_elems_V_67_addr = getelementptr i32 %x_patch_data_M_elems_V_67, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_67_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:21 %x_dim_V_30 = load i5 %x_patch_data_M_elems_V_67_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_30"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:22 %x_patch_data_M_elems_V_78_addr = getelementptr i32 %x_patch_data_M_elems_V_78, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_78_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:23 %x_dim_V_35 = load i5 %x_patch_data_M_elems_V_78_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_35"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:29 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %dim_base60, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
for.body8.split.i:30 %zext_ln1273 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:31 %weights_addr = getelementptr i128 %weights, i64 0, i64 %zext_ln1273

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="5">
<![CDATA[
for.body8.split.i:32 %weights_load = load i5 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split.i:37 %bias_addr = getelementptr i128 %bias, i64 0, i64 %zext_ln1273

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="5">
<![CDATA[
for.body8.split.i:38 %bias_load = load i5 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.split.i:136 %dim_base = add i8 %dim_base60, i8 8

]]></Node>
<StgValue><ssdm name="dim_base"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.split.i:137 %dim_block = add i5 %dim_block61, i5 1

]]></Node>
<StgValue><ssdm name="dim_block"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body8.split.i:138 %icmp_ln106 = icmp_eq  i5 %dim_block61, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.split.i:139 %br_ln106 = br i1 %icmp_ln106, void %rewind_header, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
layernorm_output.exit:2 %br_ln139 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:9 %x_dim_V = load i5 %x_patch_data_M_elems_V1_addr

]]></Node>
<StgValue><ssdm name="x_dim_V"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:11 %x_dim_V_5 = load i5 %x_patch_data_M_elems_V_12_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:13 %x_dim_V_10 = load i5 %x_patch_data_M_elems_V_23_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:15 %x_dim_V_15 = load i5 %x_patch_data_M_elems_V_34_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_15"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:17 %x_dim_V_20 = load i5 %x_patch_data_M_elems_V_45_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_20"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:19 %x_dim_V_25 = load i5 %x_patch_data_M_elems_V_56_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_25"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:21 %x_dim_V_30 = load i5 %x_patch_data_M_elems_V_67_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_30"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
for.body8.split.i:23 %x_dim_V_35 = load i5 %x_patch_data_M_elems_V_78_addr

]]></Node>
<StgValue><ssdm name="x_dim_V_35"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="5">
<![CDATA[
for.body8.split.i:32 %weights_load = load i5 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="128">
<![CDATA[
for.body8.split.i:33 %trunc_ln1273 = trunc i128 %weights_load

]]></Node>
<StgValue><ssdm name="trunc_ln1273"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="5">
<![CDATA[
for.body8.split.i:38 %bias_load = load i5 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="128">
<![CDATA[
for.body8.split.i:39 %trunc_ln813 = trunc i128 %bias_load

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:48 %tmp_247_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_247_i"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:52 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:61 %tmp_249_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_249_i"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:65 %tmp_469 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:74 %tmp_251_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_251_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:78 %tmp_470 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:87 %tmp_253_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_253_i"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:91 %tmp_471 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:100 %tmp_255_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:104 %tmp_472 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:113 %tmp_257_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_257_i"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:117 %tmp_473 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:126 %tmp_259_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %weights_load, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_259_i"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:130 %tmp_474 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %bias_load, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="138" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="139" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="144" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="32">
<![CDATA[
rewind_init:18 %sext_ln1303_i = call i27 @sqrt_fixed<32, 10>, i32 %x_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="45" op_0_bw="27">
<![CDATA[
rewind_init:19 %zext_ln1303 = zext i27 %sext_ln1303_i

]]></Node>
<StgValue><ssdm name="zext_ln1303"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="49" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="48" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="47" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="46" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="45" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="44" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="43" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="42" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="41" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="40" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="156" st_id="21" stage="39" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="157" st_id="22" stage="38" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="158" st_id="23" stage="37" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="159" st_id="24" stage="36" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="160" st_id="25" stage="35" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="161" st_id="26" stage="34" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="162" st_id="27" stage="33" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="163" st_id="28" stage="32" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="164" st_id="29" stage="31" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="165" st_id="30" stage="30" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="166" st_id="31" stage="29" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="167" st_id="32" stage="28" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="168" st_id="33" stage="27" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="169" st_id="34" stage="26" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="170" st_id="35" stage="25" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="171" st_id="36" stage="24" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="172" st_id="37" stage="23" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="173" st_id="38" stage="22" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="174" st_id="39" stage="21" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="175" st_id="40" stage="20" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="176" st_id="41" stage="19" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="177" st_id="42" stage="18" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="178" st_id="43" stage="17" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="179" st_id="44" stage="16" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="180" st_id="45" stage="15" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="181" st_id="46" stage="14" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="182" st_id="47" stage="13" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="183" st_id="48" stage="12" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="184" st_id="49" stage="11" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="185" st_id="50" stage="10" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="186" st_id="51" stage="9" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="187" st_id="52" stage="8" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="188" st_id="53" stage="7" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="189" st_id="54" stage="6" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="190" st_id="55" stage="5" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="191" st_id="56" stage="4" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="192" st_id="57" stage="3" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="193" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
rewind_init:4 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="194" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="18">
<![CDATA[
rewind_init:5 %zext_ln138 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="195" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:6 %shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln138_1"/></StgValue>
</operation>

<operation id="196" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="16">
<![CDATA[
rewind_init:7 %zext_ln138_1 = zext i16 %shl_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="197" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
rewind_init:8 %sub_ln138 = sub i19 %zext_ln138, i19 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="198" st_id="58" stage="2" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="199" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
rewind_header:1 %inout1_addr_rewind_idx = phi i64 0, void %entry, i64 %inout1_addr_phi_idx, void %for.body8.split.i, i64 0, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="inout1_addr_rewind_idx"/></StgValue>
</operation>

<operation id="200" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="54" op_0_bw="54" op_1_bw="0" op_2_bw="54" op_3_bw="0" op_4_bw="54" op_5_bw="0">
<![CDATA[
rewind_header:2 %sext_ln106_rewind = phi i54 0, void %entry, i54 %sext_ln106_phi, void %for.body8.split.i, i54 0, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="sext_ln106_rewind"/></StgValue>
</operation>

<operation id="201" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:3 %p_read64_rewind = phi i32 0, void %entry, i32 %p_read64_phi, void %for.body8.split.i, i32 0, void %layernorm_output.exit

]]></Node>
<StgValue><ssdm name="p_read64_rewind"/></StgValue>
</operation>

<operation id="202" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:6 %br_ln0 = br i1 %do_init, void %for.body8.split.i, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="203" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="19">
<![CDATA[
rewind_init:9 %sext_ln138 = sext i19 %sub_ln138

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="204" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:10 %add_ln139 = add i64 %sext_ln138, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="205" st_id="59" stage="1" lat="49">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="45" op_1_bw="45">
<![CDATA[
rewind_init:20 %udiv_ln1303 = udiv i45 17592186044416, i45 %zext_ln1303

]]></Node>
<StgValue><ssdm name="udiv_ln1303"/></StgValue>
</operation>

<operation id="206" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
rewind_init:21 %rstddev_V = trunc i32 %udiv_ln1303

]]></Node>
<StgValue><ssdm name="rstddev_V"/></StgValue>
</operation>

<operation id="207" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="54" op_0_bw="32">
<![CDATA[
rewind_init:22 %sext_ln106 = sext i32 %rstddev_V

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="208" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:23 %trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln139, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="209" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="59">
<![CDATA[
rewind_init:24 %sext_ln106_1 = sext i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln106_1"/></StgValue>
</operation>

<operation id="210" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:27 %br_ln106 = br void %for.body8.split.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="211" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body8.split.i:0 %inout1_addr_phi_idx = phi i64 %sext_ln106_1, void %rewind_init, i64 %inout1_addr_rewind_idx, void %rewind_header

]]></Node>
<StgValue><ssdm name="inout1_addr_phi_idx"/></StgValue>
</operation>

<operation id="212" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="0" op_2_bw="54" op_3_bw="0">
<![CDATA[
for.body8.split.i:1 %sext_ln106_phi = phi i54 %sext_ln106, void %rewind_init, i54 %sext_ln106_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="sext_ln106_phi"/></StgValue>
</operation>

<operation id="213" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.split.i:2 %p_read64_phi = phi i32 %p_read_3, void %rewind_init, i32 %p_read64_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_read64_phi"/></StgValue>
</operation>

<operation id="214" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:24 %x_dim_V_40 = sub i32 %x_dim_V, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_40"/></StgValue>
</operation>

<operation id="215" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:25 %sext_ln1270_1 = sext i32 %x_dim_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1270_1"/></StgValue>
</operation>

<operation id="216" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:26 %r_V_497 = mul i54 %sext_ln1270_1, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_497"/></StgValue>
</operation>

<operation id="217" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:27 %x_dim_V_41 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_497, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_41"/></StgValue>
</operation>

<operation id="218" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:43 %x_dim_V_42 = sub i32 %x_dim_V_5, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_42"/></StgValue>
</operation>

<operation id="219" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:44 %sext_ln1270_4 = sext i32 %x_dim_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1270_4"/></StgValue>
</operation>

<operation id="220" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:45 %r_V_500 = mul i54 %sext_ln1270_4, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_500"/></StgValue>
</operation>

<operation id="221" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:46 %x_dim_V_43 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_500, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_43"/></StgValue>
</operation>

<operation id="222" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:56 %x_dim_V_44 = sub i32 %x_dim_V_10, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_44"/></StgValue>
</operation>

<operation id="223" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:57 %sext_ln1270_7 = sext i32 %x_dim_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1270_7"/></StgValue>
</operation>

<operation id="224" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:58 %r_V_503 = mul i54 %sext_ln1270_7, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_503"/></StgValue>
</operation>

<operation id="225" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:59 %x_dim_V_45 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_503, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_45"/></StgValue>
</operation>

<operation id="226" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:69 %x_dim_V_46 = sub i32 %x_dim_V_15, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_46"/></StgValue>
</operation>

<operation id="227" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:70 %sext_ln1270_10 = sext i32 %x_dim_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1270_10"/></StgValue>
</operation>

<operation id="228" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:71 %r_V_506 = mul i54 %sext_ln1270_10, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_506"/></StgValue>
</operation>

<operation id="229" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:72 %x_dim_V_47 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_506, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_47"/></StgValue>
</operation>

<operation id="230" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:82 %x_dim_V_48 = sub i32 %x_dim_V_20, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_48"/></StgValue>
</operation>

<operation id="231" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:83 %sext_ln1270_13 = sext i32 %x_dim_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1270_13"/></StgValue>
</operation>

<operation id="232" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:84 %r_V_509 = mul i54 %sext_ln1270_13, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_509"/></StgValue>
</operation>

<operation id="233" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:85 %x_dim_V_49 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_509, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_49"/></StgValue>
</operation>

<operation id="234" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:95 %x_dim_V_50 = sub i32 %x_dim_V_25, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_50"/></StgValue>
</operation>

<operation id="235" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:96 %sext_ln1270_16 = sext i32 %x_dim_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1270_16"/></StgValue>
</operation>

<operation id="236" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:97 %r_V_512 = mul i54 %sext_ln1270_16, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_512"/></StgValue>
</operation>

<operation id="237" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:98 %x_dim_V_51 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_512, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_51"/></StgValue>
</operation>

<operation id="238" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:108 %x_dim_V_52 = sub i32 %x_dim_V_30, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_52"/></StgValue>
</operation>

<operation id="239" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:109 %sext_ln1270_19 = sext i32 %x_dim_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1270_19"/></StgValue>
</operation>

<operation id="240" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:110 %r_V_515 = mul i54 %sext_ln1270_19, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_515"/></StgValue>
</operation>

<operation id="241" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:111 %x_dim_V_53 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_515, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_53"/></StgValue>
</operation>

<operation id="242" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:121 %x_dim_V_54 = sub i32 %x_dim_V_35, i32 %p_read64_phi

]]></Node>
<StgValue><ssdm name="x_dim_V_54"/></StgValue>
</operation>

<operation id="243" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="54" op_0_bw="32">
<![CDATA[
for.body8.split.i:122 %sext_ln1270_22 = sext i32 %x_dim_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1270_22"/></StgValue>
</operation>

<operation id="244" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body8.split.i:123 %r_V_518 = mul i54 %sext_ln1270_22, i54 %sext_ln106_phi

]]></Node>
<StgValue><ssdm name="r_V_518"/></StgValue>
</operation>

<operation id="245" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:124 %x_dim_V_55 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_518, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="x_dim_V_55"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="246" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
rewind_init:25 %inout1_addr = getelementptr i256 %inout1, i64 %sext_ln106_1

]]></Node>
<StgValue><ssdm name="inout1_addr"/></StgValue>
</operation>

<operation id="247" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:26 %empty_204 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout1_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="248" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:28 %sext_ln1270_2 = sext i32 %x_dim_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1270_2"/></StgValue>
</operation>

<operation id="249" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:34 %sext_ln1270_3 = sext i16 %trunc_ln1273

]]></Node>
<StgValue><ssdm name="sext_ln1270_3"/></StgValue>
</operation>

<operation id="250" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:35 %mul_ln1270 = mul i43 %sext_ln1270_2, i43 %sext_ln1270_3

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="251" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:36 %x_dim_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_3"/></StgValue>
</operation>

<operation id="252" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:40 %shl_ln9 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %trunc_ln813, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="253" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:41 %sext_ln813 = sext i27 %shl_ln9

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="254" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:42 %x_dim_V_4 = add i32 %x_dim_V_3, i32 %sext_ln813

]]></Node>
<StgValue><ssdm name="x_dim_V_4"/></StgValue>
</operation>

<operation id="255" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:47 %sext_ln1270_5 = sext i32 %x_dim_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1270_5"/></StgValue>
</operation>

<operation id="256" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:49 %sext_ln1270_6 = sext i16 %tmp_247_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_6"/></StgValue>
</operation>

<operation id="257" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:50 %mul_ln1270_1 = mul i43 %sext_ln1270_5, i43 %sext_ln1270_6

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="258" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:51 %x_dim_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_1, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_8"/></StgValue>
</operation>

<operation id="259" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:53 %shl_ln813_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_s, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_4"/></StgValue>
</operation>

<operation id="260" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:54 %sext_ln813_28 = sext i27 %shl_ln813_4

]]></Node>
<StgValue><ssdm name="sext_ln813_28"/></StgValue>
</operation>

<operation id="261" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:55 %x_dim_V_9 = add i32 %x_dim_V_8, i32 %sext_ln813_28

]]></Node>
<StgValue><ssdm name="x_dim_V_9"/></StgValue>
</operation>

<operation id="262" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:60 %sext_ln1270_8 = sext i32 %x_dim_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1270_8"/></StgValue>
</operation>

<operation id="263" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:62 %sext_ln1270_9 = sext i16 %tmp_249_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_9"/></StgValue>
</operation>

<operation id="264" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:63 %mul_ln1270_2 = mul i43 %sext_ln1270_8, i43 %sext_ln1270_9

]]></Node>
<StgValue><ssdm name="mul_ln1270_2"/></StgValue>
</operation>

<operation id="265" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:64 %x_dim_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_2, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_13"/></StgValue>
</operation>

<operation id="266" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:66 %shl_ln813_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_469, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_5"/></StgValue>
</operation>

<operation id="267" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:67 %sext_ln813_29 = sext i27 %shl_ln813_5

]]></Node>
<StgValue><ssdm name="sext_ln813_29"/></StgValue>
</operation>

<operation id="268" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:68 %x_dim_V_14 = add i32 %x_dim_V_13, i32 %sext_ln813_29

]]></Node>
<StgValue><ssdm name="x_dim_V_14"/></StgValue>
</operation>

<operation id="269" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:73 %sext_ln1270_11 = sext i32 %x_dim_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1270_11"/></StgValue>
</operation>

<operation id="270" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:75 %sext_ln1270_12 = sext i16 %tmp_251_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_12"/></StgValue>
</operation>

<operation id="271" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:76 %mul_ln1270_3 = mul i43 %sext_ln1270_11, i43 %sext_ln1270_12

]]></Node>
<StgValue><ssdm name="mul_ln1270_3"/></StgValue>
</operation>

<operation id="272" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:77 %x_dim_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_3, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_18"/></StgValue>
</operation>

<operation id="273" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:79 %shl_ln813_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_470, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_6"/></StgValue>
</operation>

<operation id="274" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:80 %sext_ln813_30 = sext i27 %shl_ln813_6

]]></Node>
<StgValue><ssdm name="sext_ln813_30"/></StgValue>
</operation>

<operation id="275" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:81 %x_dim_V_19 = add i32 %x_dim_V_18, i32 %sext_ln813_30

]]></Node>
<StgValue><ssdm name="x_dim_V_19"/></StgValue>
</operation>

<operation id="276" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:86 %sext_ln1270_14 = sext i32 %x_dim_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1270_14"/></StgValue>
</operation>

<operation id="277" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:88 %sext_ln1270_15 = sext i16 %tmp_253_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_15"/></StgValue>
</operation>

<operation id="278" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:89 %mul_ln1270_4 = mul i43 %sext_ln1270_14, i43 %sext_ln1270_15

]]></Node>
<StgValue><ssdm name="mul_ln1270_4"/></StgValue>
</operation>

<operation id="279" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:90 %x_dim_V_23 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_4, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_23"/></StgValue>
</operation>

<operation id="280" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:92 %shl_ln813_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_471, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_7"/></StgValue>
</operation>

<operation id="281" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:93 %sext_ln813_31 = sext i27 %shl_ln813_7

]]></Node>
<StgValue><ssdm name="sext_ln813_31"/></StgValue>
</operation>

<operation id="282" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:94 %x_dim_V_24 = add i32 %x_dim_V_23, i32 %sext_ln813_31

]]></Node>
<StgValue><ssdm name="x_dim_V_24"/></StgValue>
</operation>

<operation id="283" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:99 %sext_ln1270_17 = sext i32 %x_dim_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1270_17"/></StgValue>
</operation>

<operation id="284" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:101 %sext_ln1270_18 = sext i16 %tmp_255_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_18"/></StgValue>
</operation>

<operation id="285" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:102 %mul_ln1270_5 = mul i43 %sext_ln1270_17, i43 %sext_ln1270_18

]]></Node>
<StgValue><ssdm name="mul_ln1270_5"/></StgValue>
</operation>

<operation id="286" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:103 %x_dim_V_28 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_5, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_28"/></StgValue>
</operation>

<operation id="287" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:105 %shl_ln813_8 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_472, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_8"/></StgValue>
</operation>

<operation id="288" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:106 %sext_ln813_32 = sext i27 %shl_ln813_8

]]></Node>
<StgValue><ssdm name="sext_ln813_32"/></StgValue>
</operation>

<operation id="289" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:107 %x_dim_V_29 = add i32 %x_dim_V_28, i32 %sext_ln813_32

]]></Node>
<StgValue><ssdm name="x_dim_V_29"/></StgValue>
</operation>

<operation id="290" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:112 %sext_ln1270_20 = sext i32 %x_dim_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1270_20"/></StgValue>
</operation>

<operation id="291" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:114 %sext_ln1270_21 = sext i16 %tmp_257_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_21"/></StgValue>
</operation>

<operation id="292" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:115 %mul_ln1270_6 = mul i43 %sext_ln1270_20, i43 %sext_ln1270_21

]]></Node>
<StgValue><ssdm name="mul_ln1270_6"/></StgValue>
</operation>

<operation id="293" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:116 %x_dim_V_33 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_6, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_33"/></StgValue>
</operation>

<operation id="294" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:118 %shl_ln813_9 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_473, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_9"/></StgValue>
</operation>

<operation id="295" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:119 %sext_ln813_33 = sext i27 %shl_ln813_9

]]></Node>
<StgValue><ssdm name="sext_ln813_33"/></StgValue>
</operation>

<operation id="296" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:120 %x_dim_V_34 = add i32 %x_dim_V_33, i32 %sext_ln813_33

]]></Node>
<StgValue><ssdm name="x_dim_V_34"/></StgValue>
</operation>

<operation id="297" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="43" op_0_bw="32">
<![CDATA[
for.body8.split.i:125 %sext_ln1270_23 = sext i32 %x_dim_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1270_23"/></StgValue>
</operation>

<operation id="298" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="43" op_0_bw="16">
<![CDATA[
for.body8.split.i:127 %sext_ln1270_24 = sext i16 %tmp_259_i

]]></Node>
<StgValue><ssdm name="sext_ln1270_24"/></StgValue>
</operation>

<operation id="299" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body8.split.i:128 %mul_ln1270_7 = mul i43 %sext_ln1270_23, i43 %sext_ln1270_24

]]></Node>
<StgValue><ssdm name="mul_ln1270_7"/></StgValue>
</operation>

<operation id="300" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split.i:129 %x_dim_V_38 = partselect i32 @_ssdm_op_PartSelect.i32.i43.i32.i32, i43 %mul_ln1270_7, i32 11, i32 42

]]></Node>
<StgValue><ssdm name="x_dim_V_38"/></StgValue>
</operation>

<operation id="301" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body8.split.i:131 %shl_ln813_s = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_474, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln813_s"/></StgValue>
</operation>

<operation id="302" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="27">
<![CDATA[
for.body8.split.i:132 %sext_ln813_34 = sext i27 %shl_ln813_s

]]></Node>
<StgValue><ssdm name="sext_ln813_34"/></StgValue>
</operation>

<operation id="303" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split.i:133 %x_dim_V_39 = add i32 %x_dim_V_38, i32 %sext_ln813_34

]]></Node>
<StgValue><ssdm name="x_dim_V_39"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="304" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body8.split.i:3 %inout1_addr_32 = getelementptr i256 %inout1, i64 %inout1_addr_phi_idx

]]></Node>
<StgValue><ssdm name="inout1_addr_32"/></StgValue>
</operation>

<operation id="305" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.split.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="306" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.split.i:6 %specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln108"/></StgValue>
</operation>

<operation id="307" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.split.i:7 %specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="308" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.body8.split.i:134 %or_ln119_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %x_dim_V_39, i32 %x_dim_V_34, i32 %x_dim_V_29, i32 %x_dim_V_24, i32 %x_dim_V_19, i32 %x_dim_V_14, i32 %x_dim_V_9, i32 %x_dim_V_4

]]></Node>
<StgValue><ssdm name="or_ln119_i"/></StgValue>
</operation>

<operation id="309" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
for.body8.split.i:135 %write_ln119 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout1_addr_32, i256 %or_ln119_i, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="310" st_id="62" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
layernorm_output.exit:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="311" st_id="63" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
layernorm_output.exit:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="312" st_id="64" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
layernorm_output.exit:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="313" st_id="65" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
layernorm_output.exit:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="314" st_id="66" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
layernorm_output.exit:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr_32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="315" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
layernorm_output.exit:1 %return_ln139 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
