{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721847188357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721847188357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 15:53:08 2024 " "Processing started: Wed Jul 24 15:53:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721847188357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847188357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847188357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721847188464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721847188465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rega REGA MEF1.v(5) " "Verilog HDL Declaration information at MEF1.v(5): object \"rega\" differs only in case from object \"REGA\" in the same scope" {  } { { "mefs/MEF1.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/mefs/MEF1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721847193400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mefs/MEF1.v 1 1 " "Found 1 design units, including 1 entities, in source file mefs/MEF1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF1 " "Found entity 1: MEF1" {  } { { "mefs/MEF1.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/mefs/MEF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASP asp MEF2.v(9) " "Verilog HDL Declaration information at MEF2.v(9): object \"ASP\" differs only in case from object \"asp\" in the same scope" {  } { { "mefs/MEF2.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/mefs/MEF2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721847193401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GOT got MEF2.v(10) " "Verilog HDL Declaration information at MEF2.v(10): object \"GOT\" differs only in case from object \"got\" in the same scope" {  } { { "mefs/MEF2.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/mefs/MEF2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721847193401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mefs/MEF2.v 1 1 " "Found 1 design units, including 1 entities, in source file mefs/MEF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF2 " "Found entity 1: MEF2" {  } { { "mefs/MEF2.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/mefs/MEF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/decoder_caixa_dagua.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/decoder_caixa_dagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_caixa_dagua " "Found entity 1: decoder_caixa_dagua" {  } { { "modules/functions/decoder_caixa_dagua.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/decoder_caixa_dagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adb ADB limp_register.v(1) " "Verilog HDL Declaration information at limp_register.v(1): object \"adb\" differs only in case from object \"ADB\" in the same scope" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721847193402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/limp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/limp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 limp_register " "Found entity 1: limp_register" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/nivel_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/nivel_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivel_caixa " "Found entity 1: nivel_caixa" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/valida_rega.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/valida_rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 valida_rega " "Found entity 1: valida_rega" {  } { { "modules/functions/valida_rega.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/valida_rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 column_selector " "Found entity 1: column_selector" {  } { { "modules/matrix/column_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/matrix_alternate_display_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/matrix_alternate_display_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_alternate_display_mode " "Found entity 1: matrix_alternate_display_mode" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_alternate_display_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/matrix_column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/matrix_column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_column_selector " "Found entity 1: matrix_column_selector" {  } { { "modules/matrix/matrix_column_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/matrix_image_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/matrix_image_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_image_selector " "Found entity 1: matrix_image_selector" {  } { { "modules/matrix/matrix_image_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_image_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/clock_definer.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/clock_definer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_definer " "Found entity 1: clock_definer" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_d " "Found entity 1: flipflop_d" {  } { { "utils/flipflop_d.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "utils/flipflop_t.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/little_clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/little_clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 little_clock_divisor " "Found entity 1: little_clock_divisor" {  } { { "utils/little_clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/little_clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/clock_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/clock_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_selector " "Found entity 1: clock_selector" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721847193406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega main.v(39) " "Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"rega\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 main.v(48) " "Verilog HDL Implicit Net warning at main.v(48): created implicit net for \"new_frequency1\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 main.v(49) " "Verilog HDL Implicit Net warning at main.v(49): created implicit net for \"new_frequency2\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 main.v(50) " "Verilog HDL Implicit Net warning at main.v(50): created implicit net for \"new_frequency3\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"new_frequency4\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 main.v(52) " "Verilog HDL Implicit Net warning at main.v(52): created implicit net for \"new_frequency5\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "limp main.v(55) " "Verilog HDL Implicit Net warning at main.v(55): created implicit net for \"limp\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VE main.v(58) " "Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"VE\"" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN limp_register.v(12) " "Verilog HDL Implicit Net warning at limp_register.v(12): created implicit net for \"resetN\"" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbn limp_register.v(13) " "Verilog HDL Implicit Net warning at limp_register.v(13): created implicit net for \"adbn\"" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aduba valida_rega.v(20) " "Verilog HDL Implicit Net warning at valida_rega.v(20): created implicit net for \"aduba\"" {  } { { "modules/functions/valida_rega.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/valida_rega.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_duba valida_rega.v(21) " "Verilog HDL Implicit Net warning at valida_rega.v(21): created implicit net for \"not_duba\"" {  } { { "modules/functions/valida_rega.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/valida_rega.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_nivel valida_rega.v(25) " "Verilog HDL Implicit Net warning at valida_rega.v(25): created implicit net for \"erro_nivel\"" {  } { { "modules/functions/valida_rega.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/valida_rega.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_aduba valida_rega.v(26) " "Verilog HDL Implicit Net warning at valida_rega.v(26): created implicit net for \"erro_aduba\"" {  } { { "modules/functions/valida_rega.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/valida_rega.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reduced_clock_1 clock_definer.v(10) " "Verilog HDL Implicit Net warning at clock_definer.v(10): created implicit net for \"reduced_clock_1\"" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reduced_clock_2 clock_definer.v(13) " "Verilog HDL Implicit Net warning at clock_definer.v(13): created implicit net for \"reduced_clock_2\"" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reduced_clock_3 clock_definer.v(14) " "Verilog HDL Implicit Net warning at clock_definer.v(14): created implicit net for \"reduced_clock_3\"" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_1 clock_divisor.v(8) " "Verilog HDL Implicit Net warning at clock_divisor.v(8): created implicit net for \"wire_1\"" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_2 clock_divisor.v(9) " "Verilog HDL Implicit Net warning at clock_divisor.v(9): created implicit net for \"wire_2\"" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_3 clock_divisor.v(10) " "Verilog HDL Implicit Net warning at clock_divisor.v(10): created implicit net for \"wire_3\"" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_4 clock_divisor.v(11) " "Verilog HDL Implicit Net warning at clock_divisor.v(11): created implicit net for \"wire_4\"" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(8) " "Verilog HDL Instantiation warning at clock_divisor.v(8): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(9) " "Verilog HDL Instantiation warning at clock_divisor.v(9): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(10) " "Verilog HDL Instantiation warning at clock_divisor.v(10): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(11) " "Verilog HDL Instantiation warning at clock_divisor.v(11): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(13) " "Verilog HDL Instantiation warning at clock_divisor.v(13): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(49) " "Verilog HDL Instantiation warning at main.v(49): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(50) " "Verilog HDL Instantiation warning at main.v(50): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(51) " "Verilog HDL Instantiation warning at main.v(51): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(52) " "Verilog HDL Instantiation warning at main.v(52): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(12) " "Verilog HDL Instantiation warning at clock_selector.v(12): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "little_clock_divisor.v(8) " "Verilog HDL Instantiation warning at little_clock_divisor.v(8): instance has no name" {  } { { "utils/little_clock_divisor.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/little_clock_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(13) " "Verilog HDL Instantiation warning at clock_selector.v(13): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(14) " "Verilog HDL Instantiation warning at clock_selector.v(14): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193407 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(15) " "Verilog HDL Instantiation warning at clock_selector.v(15): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(16) " "Verilog HDL Instantiation warning at clock_selector.v(16): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(17) " "Verilog HDL Instantiation warning at clock_selector.v(17): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(61) " "Verilog HDL Instantiation warning at main.v(61): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(62) " "Verilog HDL Instantiation warning at main.v(62): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(63) " "Verilog HDL Instantiation warning at main.v(63): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(64) " "Verilog HDL Instantiation warning at main.v(64): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(65) " "Verilog HDL Instantiation warning at main.v(65): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(66) " "Verilog HDL Instantiation warning at main.v(66): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_alternate_display_mode.v(25) " "Verilog HDL Instantiation warning at matrix_alternate_display_mode.v(25): instance has no name" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_alternate_display_mode.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193408 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_alternate_display_mode.v(30) " "Verilog HDL Instantiation warning at matrix_alternate_display_mode.v(30): instance has no name" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_alternate_display_mode.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(80) " "Verilog HDL Instantiation warning at main.v(80): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_column_selector.v(15) " "Verilog HDL Instantiation warning at matrix_column_selector.v(15): instance has no name" {  } { { "modules/matrix/matrix_column_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_column_selector.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(88) " "Verilog HDL Instantiation warning at main.v(88): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(10) " "Verilog HDL Instantiation warning at clock_definer.v(10): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(11) " "Verilog HDL Instantiation warning at clock_definer.v(11): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(13) " "Verilog HDL Instantiation warning at clock_definer.v(13): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(14) " "Verilog HDL Instantiation warning at clock_definer.v(14): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(15) " "Verilog HDL Instantiation warning at clock_definer.v(15): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_definer.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721847193409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721847193441 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 main.v(39) " "Verilog HDL warning at main.v(39): actual bit length 2 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721847193442 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:comb_12 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:comb_12\"" {  } { { "main.v" "comb_12" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_t clock_divisor:comb_12\|flipflop_t:comb_3 " "Elaborating entity \"flipflop_t\" for hierarchy \"clock_divisor:comb_12\|flipflop_t:comb_3\"" {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_selector clock_selector:comb_21 " "Elaborating entity \"clock_selector\" for hierarchy \"clock_selector:comb_21\"" {  } { { "main.v" "comb_21" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "little_clock_divisor clock_selector:comb_21\|little_clock_divisor:comb_4 " "Elaborating entity \"little_clock_divisor\" for hierarchy \"clock_selector:comb_21\|little_clock_divisor:comb_4\"" {  } { { "utils/clock_selector.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valida_rega valida_rega:comb_22 " "Elaborating entity \"valida_rega\" for hierarchy \"valida_rega:comb_22\"" {  } { { "main.v" "comb_22" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_duba valida_rega.v(21) " "Verilog HDL or VHDL warning at valida_rega.v(21): object \"not_duba\" assigned a value but never read" {  } { { "modules/functions/valida_rega.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/valida_rega.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721847193453 "|main|valida_rega:comb_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_caixa nivel_caixa:comb_23 " "Elaborating entity \"nivel_caixa\" for hierarchy \"nivel_caixa:comb_23\"" {  } { { "main.v" "comb_23" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(37) " "Verilog HDL assignment warning at nivel_caixa.v(37): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(47) " "Verilog HDL assignment warning at nivel_caixa.v(47): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(58) " "Verilog HDL assignment warning at nivel_caixa.v(58): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(60) " "Verilog HDL assignment warning at nivel_caixa.v(60): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(62) " "Verilog HDL assignment warning at nivel_caixa.v(62): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(72) " "Verilog HDL assignment warning at nivel_caixa.v(72): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(74) " "Verilog HDL assignment warning at nivel_caixa.v(74): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 "|main|nivel_caixa:comb_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limp_register limp_register:comb_24 " "Elaborating entity \"limp_register\" for hierarchy \"limp_register:comb_24\"" {  } { { "main.v" "comb_24" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193454 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate limp_register.v(23) " "Verilog HDL Always Construct warning at limp_register.v(23): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721847193455 "|main|limp_register:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LIMP limp_register.v(23) " "Inferred latch for \"nextstate.LIMP\" at limp_register.v(23)" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193455 "|main|limp_register:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADB limp_register.v(23) " "Inferred latch for \"nextstate.ADB\" at limp_register.v(23)" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193455 "|main|limp_register:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.NADA limp_register.v(23) " "Inferred latch for \"nextstate.NADA\" at limp_register.v(23)" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193455 "|main|limp_register:comb_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF2 MEF2:comb_25 " "Elaborating entity \"MEF2\" for hierarchy \"MEF2:comb_25\"" {  } { { "main.v" "comb_25" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF1 MEF1:comb_26 " "Elaborating entity \"MEF1\" for hierarchy \"MEF1:comb_26\"" {  } { { "main.v" "comb_26" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_alternate_display_mode matrix_alternate_display_mode:comb_29 " "Elaborating entity \"matrix_alternate_display_mode\" for hierarchy \"matrix_alternate_display_mode:comb_29\"" {  } { { "main.v" "comb_29" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_image_selector matrix_alternate_display_mode:comb_29\|matrix_image_selector:comb_3 " "Elaborating entity \"matrix_image_selector\" for hierarchy \"matrix_alternate_display_mode:comb_29\|matrix_image_selector:comb_3\"" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_alternate_display_mode.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_caixa_dagua matrix_alternate_display_mode:comb_29\|decoder_caixa_dagua:comb_4 " "Elaborating entity \"decoder_caixa_dagua\" for hierarchy \"matrix_alternate_display_mode:comb_29\|decoder_caixa_dagua:comb_4\"" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_alternate_display_mode.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_column_selector matrix_column_selector:comb_30 " "Elaborating entity \"matrix_column_selector\" for hierarchy \"matrix_column_selector:comb_30\"" {  } { { "main.v" "comb_30" { Text "/home/aluno/pbl3-finite-state-machine-oficial/main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_selector matrix_column_selector:comb_30\|column_selector:comb_3 " "Elaborating entity \"column_selector\" for hierarchy \"matrix_column_selector:comb_30\|column_selector:comb_3\"" {  } { { "modules/matrix/matrix_column_selector.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/matrix_column_selector.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_d matrix_column_selector:comb_30\|column_selector:comb_3\|flipflop_d:D4 " "Elaborating entity \"flipflop_d\" for hierarchy \"matrix_column_selector:comb_30\|column_selector:comb_3\|flipflop_d:D4\"" {  } { { "modules/matrix/column_selector.v" "D4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/matrix/column_selector.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721847193458 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193469 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193469 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193469 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193469 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193469 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193469 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/little_clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/little_clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_selector:comb_21|little_clock_divisor:comb_4|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/little_clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/little_clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_selector:comb_21|little_clock_divisor:comb_4|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193470 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193471 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721847193472 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721847193691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_24\|nextstate.ADB_82 " "Latch limp_register:comb_24\|nextstate.ADB_82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_23\|Valve_E " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_23\|Valve_E" {  } { { "modules/functions/nivel_caixa.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/nivel_caixa.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721847193695 ""}  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721847193695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_24\|nextstate.LIMP_71 " "Latch limp_register:comb_24\|nextstate.LIMP_71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA limp_register:comb_24\|state.LIMP " "Ports D and ENA on the latch are fed by the same signal limp_register:comb_24\|state.LIMP" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721847193695 ""}  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721847193695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_24\|nextstate.NADA_93 " "Latch limp_register:comb_24\|nextstate.NADA_93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA limp_register:comb_24\|state.LIMP " "Ports D and ENA on the latch are fed by the same signal limp_register:comb_24\|state.LIMP" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721847193695 ""}  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721847193695 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "utils/flipflop_d.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_d.v" 2 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721847193747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721847193821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721847193825 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721847193825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721847193825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721847193825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/pbl3-finite-state-machine-oficial/output_files/pbl3-finite-state-machine.map.smsg " "Generated suppressed messages file /home/aluno/pbl3-finite-state-machine-oficial/output_files/pbl3-finite-state-machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721847193857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 15:53:13 2024 " "Processing ended: Wed Jul 24 15:53:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721847193857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721847193857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721847193857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721847193857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721847194447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721847194447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 15:53:14 2024 " "Processing started: Wed Jul 24 15:53:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721847194447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721847194447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721847194447 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721847194474 ""}
{ "Info" "0" "" "Project  = pbl3-finite-state-machine" {  } {  } 0 0 "Project  = pbl3-finite-state-machine" 0 0 "Fitter" 0 0 1721847194475 ""}
{ "Info" "0" "" "Revision = pbl3-finite-state-machine" {  } {  } 0 0 "Revision = pbl3-finite-state-machine" 0 0 "Fitter" 0 0 1721847194475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721847194510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721847194510 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl3-finite-state-machine EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl3-finite-state-machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721847194512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721847194563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721847194563 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721847194586 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721847194588 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721847194618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721847194618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721847194618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721847194618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721847194618 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721847194618 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721847194647 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3-finite-state-machine.sdc " "Synopsys Design Constraints File file not found: 'pbl3-finite-state-machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721847194647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721847194648 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721847194652 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721847194652 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 34 clocks " "Found 34 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          adb " "   1.000          adb" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|new_clock " "   1.000 clock_selector:comb_21\|new_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721847194653 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721847194653 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721847194656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721847194656 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721847194657 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock_divisor:comb_14\|flipflop_t:comb_7\|q Global clock " "Automatically promoted some destinations of signal \"clock_divisor:comb_14\|flipflop_t:comb_7\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock_divisor:comb_14\|flipflop_t:comb_7\|q " "Destination \"clock_divisor:comb_14\|flipflop_t:comb_7\|q\" may be non-global or may not use global clock" {  } { { "utils/flipflop_t.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_t.v" 2 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721847194660 ""}  } { { "utils/flipflop_t.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_t.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721847194660 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock_selector:comb_21\|new_clock Global clock " "Automatically promoted signal \"clock_selector:comb_21\|new_clock\" to use Global clock" {  } { { "utils/clock_selector.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/clock_selector.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721847194661 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock_divisor:comb_15\|flipflop_t:comb_7\|q Global clock " "Automatically promoted some destinations of signal \"clock_divisor:comb_15\|flipflop_t:comb_7\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock_divisor:comb_15\|flipflop_t:comb_7\|q " "Destination \"clock_divisor:comb_15\|flipflop_t:comb_7\|q\" may be non-global or may not use global clock" {  } { { "utils/flipflop_t.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_t.v" 2 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721847194661 ""}  } { { "utils/flipflop_t.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/utils/flipflop_t.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721847194661 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "limp_register:comb_24\|Selector1~0 Global clock " "Automatically promoted signal \"limp_register:comb_24\|Selector1~0\" to use Global clock" {  } { { "modules/functions/limp_register.v" "" { Text "/home/aluno/pbl3-finite-state-machine-oficial/modules/functions/limp_register.v" 23 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721847194661 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721847194661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721847194661 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721847194675 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721847194711 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721847194711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721847194711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721847194711 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721847194716 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721847194718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721847194793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721847194867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721847194868 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721847195197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721847195197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721847195215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+01 ns 1.0% " "2e+01 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1721847195314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/pbl3-finite-state-machine-oficial/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721847195330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721847195330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721847195468 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721847195468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721847195469 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721847195478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721847195484 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721847195490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721847195514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 15:53:15 2024 " "Processing ended: Wed Jul 24 15:53:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721847195514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721847195514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721847195514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721847195514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721847196134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721847196134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 15:53:16 2024 " "Processing started: Wed Jul 24 15:53:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721847196134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721847196134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721847196134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721847196251 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721847196263 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721847196264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721847196306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 15:53:16 2024 " "Processing ended: Wed Jul 24 15:53:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721847196306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721847196306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721847196306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721847196306 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721847196386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721847196854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721847196854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 15:53:16 2024 " "Processing started: Wed Jul 24 15:53:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721847196854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721847196854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_sta pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721847196854 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721847196882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721847196931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721847196931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721847196983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721847196983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721847197045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721847197134 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721847197146 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3-finite-state-machine.sdc " "Synopsys Design Constraints File file not found: 'pbl3-finite-state-machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721847197150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721847197150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_7\|q clock_divisor:comb_14\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_7\|q clock_divisor:comb_14\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adb adb " "create_clock -period 1.000 -name adb adb" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_6\|q clock_divisor:comb_14\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_6\|q clock_divisor:comb_14\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_5\|q clock_divisor:comb_14\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_5\|q clock_divisor:comb_14\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|new_clock clock_selector:comb_21\|new_clock " "create_clock -period 1.000 -name clock_selector:comb_21\|new_clock clock_selector:comb_21\|new_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_7\|q clock_divisor:comb_15\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_7\|q clock_divisor:comb_15\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_6\|q clock_divisor:comb_15\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_6\|q clock_divisor:comb_15\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_6\|q clock_divisor:comb_16\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_6\|q clock_divisor:comb_16\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_5\|q clock_divisor:comb_16\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_5\|q clock_divisor:comb_16\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_4\|q clock_divisor:comb_16\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_4\|q clock_divisor:comb_16\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_4\|q clock_divisor:comb_14\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_4\|q clock_divisor:comb_14\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_5\|q clock_divisor:comb_15\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_5\|q clock_divisor:comb_15\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_3\|q clock_divisor:comb_16\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_3\|q clock_divisor:comb_16\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_3\|q clock_divisor:comb_14\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_3\|q clock_divisor:comb_14\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_4\|q clock_divisor:comb_15\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_4\|q clock_divisor:comb_15\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_7\|q clock_divisor:comb_13\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_7\|q clock_divisor:comb_13\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_3\|q clock_divisor:comb_15\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_3\|q clock_divisor:comb_15\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_6\|q clock_divisor:comb_13\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_6\|q clock_divisor:comb_13\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_5\|q clock_divisor:comb_13\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_5\|q clock_divisor:comb_13\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_4\|q clock_divisor:comb_13\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_4\|q clock_divisor:comb_13\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_3\|q clock_divisor:comb_13\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_3\|q clock_divisor:comb_13\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_7\|q clock_divisor:comb_12\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_7\|q clock_divisor:comb_12\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_6\|q clock_divisor:comb_12\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_6\|q clock_divisor:comb_12\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_5\|q clock_divisor:comb_12\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_5\|q clock_divisor:comb_12\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_4\|q clock_divisor:comb_12\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_4\|q clock_divisor:comb_12\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_3\|q clock_divisor:comb_12\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_3\|q clock_divisor:comb_12\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721847197152 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721847197152 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721847197155 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721847197161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721847197163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.483 " "Worst-case setup slack is -8.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.483              -8.483 clock_divisor:comb_15\|flipflop_t:comb_7\|q  " "   -8.483              -8.483 clock_divisor:comb_15\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.075             -35.830 clock_selector:comb_21\|new_clock  " "   -8.075             -35.830 clock_selector:comb_21\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.185             -66.362 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "   -7.185             -66.362 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522              -9.720 adb  " "   -3.522              -9.720 adb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -1.204 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q  " "   -1.204              -1.204 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 clock_divisor:comb_16\|flipflop_t:comb_6\|q  " "   -1.194              -1.194 clock_divisor:comb_16\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q  " "    0.457               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q  " "    0.459               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q  " "    0.459               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "    0.466               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q  " "    0.466               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q  " "    0.466               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "    0.467               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "    0.468               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "    0.471               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q  " "    0.550               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "    0.576               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q  " "    0.810               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q  " "    0.816               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "    0.818               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "    0.825               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q  " "    0.843               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "    0.850               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q  " "    0.866               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "    1.090               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q  " "    1.262               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "    1.267               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q  " "    1.717               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.784               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "    1.784               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q  " "    1.813               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 clock  " "    2.954               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721847197163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.008 " "Worst-case hold slack is -3.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008              -3.008 clock  " "   -3.008              -3.008 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381              -5.008 clock_divisor:comb_15\|flipflop_t:comb_7\|q  " "   -2.381              -5.008 clock_divisor:comb_15\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125              -2.125 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "   -2.125              -2.125 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029              -4.068 adb  " "   -2.029              -4.068 adb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.867              -1.867 clock_divisor:comb_15\|flipflop_t:comb_4\|q  " "   -1.867              -1.867 clock_divisor:comb_15\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.838              -1.838 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "   -1.838              -1.838 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771              -1.771 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q  " "   -1.771              -1.771 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.321              -1.321 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "   -1.321              -1.321 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316              -1.316 clock_divisor:comb_15\|flipflop_t:comb_6\|q  " "   -1.316              -1.316 clock_divisor:comb_15\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "   -1.144              -1.144 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920              -0.920 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q  " "   -0.920              -0.920 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904              -0.904 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "   -0.904              -0.904 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -0.897 clock_divisor:comb_16\|flipflop_t:comb_5\|q  " "   -0.897              -0.897 clock_divisor:comb_16\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "   -0.879              -0.879 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "   -0.872              -0.872 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -0.870 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q  " "   -0.870              -0.870 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -0.864 clock_divisor:comb_16\|flipflop_t:comb_3\|q  " "   -0.864              -0.864 clock_divisor:comb_16\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630              -0.630 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "   -0.630              -0.630 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604              -0.604 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q  " "   -0.604              -0.604 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -0.525 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "   -0.525              -0.525 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "   -0.522              -0.522 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "   -0.521              -0.521 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "   -0.520              -0.520 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_15\|flipflop_t:comb_3\|q  " "   -0.520              -0.520 clock_divisor:comb_15\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_15\|flipflop_t:comb_5\|q  " "   -0.520              -0.520 clock_divisor:comb_15\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 clock_divisor:comb_16\|flipflop_t:comb_4\|q  " "   -0.513              -0.513 clock_divisor:comb_16\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q  " "   -0.513              -0.513 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q  " "   -0.511              -0.511 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q  " "    1.640               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.650               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q  " "    1.650               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.202               0.000 clock_selector:comb_21\|new_clock  " "    2.202               0.000 clock_selector:comb_21\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721847197166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721847197167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721847197167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 adb  " "   -2.289              -2.289 adb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|new_clock  " "    0.234               0.000 clock_selector:comb_21\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721847197168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721847197168 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721847197263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721847197272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721847197273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721847197292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 15:53:17 2024 " "Processing ended: Wed Jul 24 15:53:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721847197292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721847197292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721847197292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721847197292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721847197371 ""}
