
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004191    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150206    0.000098    6.510098 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012880    0.081049    0.166835    6.676932 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.081075    0.001300    6.678233 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.100702    0.134922    0.247803    6.926036 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.141064    0.021410    6.947446 v SRAM_0/EN (EF_SRAM_1024x32)
                                              6.947446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.349435    6.611703   library hold time
                                              6.611703   data required time
---------------------------------------------------------------------------------------------
                                              6.611703   data required time
                                             -6.947446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335743   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.133994    0.036057    7.268951 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              7.268951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.574969    6.837238   library hold time
                                              6.837238   data required time
---------------------------------------------------------------------------------------------
                                              6.837238   data required time
                                             -7.268951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431713   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.141465    0.042490    7.275384 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              7.275384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.573233    6.835501   library hold time
                                              6.835501   data required time
---------------------------------------------------------------------------------------------
                                              6.835501   data required time
                                             -7.275384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439883   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.146908    0.046963    7.279857 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              7.279857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571968    6.834236   library hold time
                                              6.834236   data required time
---------------------------------------------------------------------------------------------
                                              6.834236   data required time
                                             -7.279857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445621   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.148248    0.048038    7.280932 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              7.280932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571656    6.833925   library hold time
                                              6.833925   data required time
---------------------------------------------------------------------------------------------
                                              6.833925   data required time
                                             -7.280932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447007   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.149460    0.049000    7.281894 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              7.281894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571375    6.833643   library hold time
                                              6.833643   data required time
---------------------------------------------------------------------------------------------
                                              6.833643   data required time
                                             -7.281894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448251   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.150324    0.049681    7.282575 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              7.282575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571174    6.833442   library hold time
                                              6.833442   data required time
---------------------------------------------------------------------------------------------
                                              6.833442   data required time
                                             -7.282575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449133   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.150867    0.050126    7.283020 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              7.283020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571048    6.833316   library hold time
                                              6.833316   data required time
---------------------------------------------------------------------------------------------
                                              6.833316   data required time
                                             -7.283020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449704   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004212    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090207    0.000099    5.840099 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535169    6.375268 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375406 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941169 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941901 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026313    0.031401    0.138706    7.080607 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032360    0.003435    7.084042 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.110671    0.148852    7.232894 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.151181    0.050374    7.283268 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              7.283268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.570975    6.833243   library hold time
                                              6.833243   data required time
---------------------------------------------------------------------------------------------
                                              6.833243   data required time
                                             -7.283268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450025   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.183800    0.067411    7.298636 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              7.298636   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.563394    6.825662   library hold time
                                              6.825662   data required time
---------------------------------------------------------------------------------------------
                                              6.825662   data required time
                                             -7.298636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472974   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.188828    0.070939    7.302165 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              7.302165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.562225    6.824493   library hold time
                                              6.824493   data required time
---------------------------------------------------------------------------------------------
                                              6.824493   data required time
                                             -7.302165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477671   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.190960    0.072417    7.303642 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              7.303642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.561729    6.823997   library hold time
                                              6.823997   data required time
---------------------------------------------------------------------------------------------
                                              6.823997   data required time
                                             -7.303642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479645   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.192564    0.073531    7.304757 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              7.304757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.561357    6.823625   library hold time
                                              6.823625   data required time
---------------------------------------------------------------------------------------------
                                              6.823625   data required time
                                             -7.304757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481132   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.193724    0.074323    7.305548 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              7.305548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.561087    6.823355   library hold time
                                              6.823355   data required time
---------------------------------------------------------------------------------------------
                                              6.823355   data required time
                                             -7.305548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482193   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.194680    0.074990    7.306216 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              7.306216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.560865    6.823133   library hold time
                                              6.823133   data required time
---------------------------------------------------------------------------------------------
                                              6.823133   data required time
                                             -7.306216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483082   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.138897    0.040483    7.319254 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              7.319254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.573830    6.836098   library hold time
                                              6.836098   data required time
---------------------------------------------------------------------------------------------
                                              6.836098   data required time
                                             -7.319254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483156   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.130053    0.032720    7.321434 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              7.321434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.575885    6.838153   library hold time
                                              6.838153   data required time
---------------------------------------------------------------------------------------------
                                              6.838153   data required time
                                             -7.321434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483281   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.195378    0.075470    7.306695 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              7.306695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.560703    6.822971   library hold time
                                              6.822971   data required time
---------------------------------------------------------------------------------------------
                                              6.822971   data required time
                                             -7.306695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483725   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023908    0.030451    0.137363    7.084371 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031151    0.003289    7.087659 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.118415    0.143566    7.231225 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.195706    0.075695    7.306921 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              7.306921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.560626    6.822895   library hold time
                                              6.822895   data required time
---------------------------------------------------------------------------------------------
                                              6.822895   data required time
                                             -7.306921   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484027   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.143400    0.044270    7.323041 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              7.323041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.572783    6.835052   library hold time
                                              6.835052   data required time
---------------------------------------------------------------------------------------------
                                              6.835052   data required time
                                             -7.323041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487990   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.134099    0.036560    7.325274 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              7.325274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.574945    6.837213   library hold time
                                              6.837213   data required time
---------------------------------------------------------------------------------------------
                                              6.837213   data required time
                                             -7.325274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488060   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.144944    0.045544    7.324315 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              7.324315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.572424    6.834692   library hold time
                                              6.834692   data required time
---------------------------------------------------------------------------------------------
                                              6.834692   data required time
                                             -7.324315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489622   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.135482    0.037825    7.326539 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              7.326539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.574623    6.836892   library hold time
                                              6.836892   data required time
---------------------------------------------------------------------------------------------
                                              6.836892   data required time
                                             -7.326539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489647   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.146179    0.046549    7.325320 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              7.325320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.572137    6.834406   library hold time
                                              6.834406   data required time
---------------------------------------------------------------------------------------------
                                              6.834406   data required time
                                             -7.325320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490914   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.136831    0.039040    7.327754 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              7.327754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.574310    6.836578   library hold time
                                              6.836578   data required time
---------------------------------------------------------------------------------------------
                                              6.836578   data required time
                                             -7.327754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491176   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.147369    0.047508    7.326279 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              7.326279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571861    6.834129   library hold time
                                              6.834129   data required time
---------------------------------------------------------------------------------------------
                                              6.834129   data required time
                                             -7.326279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492149   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.137841    0.039939    7.328652 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              7.328652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.574075    6.836343   library hold time
                                              6.836343   data required time
---------------------------------------------------------------------------------------------
                                              6.836343   data required time
                                             -7.328652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492309   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.148171    0.048149    7.326920 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              7.326920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571674    6.833942   library hold time
                                              6.833942   data required time
---------------------------------------------------------------------------------------------
                                              6.833942   data required time
                                             -7.326920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492977   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.138502    0.040521    7.329235 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              7.329235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.573922    6.836190   library hold time
                                              6.836190   data required time
---------------------------------------------------------------------------------------------
                                              6.836190   data required time
                                             -7.329235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493045   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.148676    0.048551    7.327322 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              7.327322   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571557    6.833825   library hold time
                                              6.833825   data required time
---------------------------------------------------------------------------------------------
                                              6.833825   data required time
                                             -7.327322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493496   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.138998    0.040956    7.329669 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              7.329669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.573806    6.836074   library hold time
                                              6.836074   data required time
---------------------------------------------------------------------------------------------
                                              6.836074   data required time
                                             -7.329669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493595   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003391    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090155    0.000074    5.840074 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530839    6.370914 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371033 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010859    0.090177    0.569247    6.940279 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090177    0.000840    6.941120 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074157    0.051382    0.155390    7.096510 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.065799    0.019547    7.116057 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.110675    0.162713    7.278770 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.148949    0.048768    7.327538 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              7.327538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571493    6.833762   library hold time
                                              6.833762   data required time
---------------------------------------------------------------------------------------------
                                              6.833762   data required time
                                             -7.327538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493777   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003160    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090142    0.000068    5.840068 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.049876    0.534635    6.374703 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049876    0.000137    6.374840 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011160    0.091491    0.571274    6.946114 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091491    0.000890    6.947004 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072960    0.050613    0.154937    7.101942 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.065974    0.019959    7.121901 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.111342    0.166813    7.288714 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.139251    0.041176    7.329890 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              7.329890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.573747    6.836016   library hold time
                                              6.836016   data required time
---------------------------------------------------------------------------------------------
                                              6.836016   data required time
                                             -7.329890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493875   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.012719    4.966563 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.164344    5.130907 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.002893    5.133799 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015100    0.142232    0.383949    5.517748 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.142233    0.000683    5.518432 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003564    0.036977    0.186058    5.704490 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.036977    0.000250    5.704740 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.704740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.014058    5.919886 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.181643    6.101528 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.003197    6.104725 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.204725   clock uncertainty
                                 -0.970622    5.234104   clock reconvergence pessimism
                                 -0.035987    5.198117   library hold time
                                              5.198117   data required time
---------------------------------------------------------------------------------------------
                                              5.198117   data required time
                                             -5.704740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506622   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003785    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090164    0.000078    6.300077 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003318    0.056389    0.544191    6.844268 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.056389    0.000192    6.844460 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019480    0.107474    0.191340    7.035800 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.107545    0.002390    7.038191 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.096383    0.187644    0.171631    7.209822 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.188861    0.011648    7.221469 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                              7.221469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.300311    6.562579   library hold time
                                              6.562579   data required time
---------------------------------------------------------------------------------------------
                                              6.562579   data required time
                                             -7.221469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.658890   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003594    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070168    0.000080    5.690080 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002022    0.049101    0.524400    6.214480 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.049101    0.000134    6.214613 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001774    0.047871    0.513417    6.728030 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.047871    0.000078    6.728108 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.012258    0.043687    0.133070    6.861179 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.043708    0.000850    6.862029 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.034489    0.190657    0.659353    7.521381 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.190800    0.004502    7.525883 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              7.525883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.571131    6.833399   library hold time
                                              6.833399   data required time
---------------------------------------------------------------------------------------------
                                              6.833399   data required time
                                             -7.525883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.692484   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003151    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070185    0.000087    5.690088 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002037    0.049171    0.524535    6.214623 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.049171    0.000128    6.214751 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002104    0.049509    0.516289    6.731040 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.049509    0.000094    6.731133 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012431    0.043900    0.134092    6.865226 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.043924    0.000884    6.866110 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038538    0.208201    0.673464    7.539575 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.208373    0.005149    7.544724 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              7.544724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.566489    6.828757   library hold time
                                              6.828757   data required time
---------------------------------------------------------------------------------------------
                                              6.828757   data required time
                                             -7.544724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715966   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003102    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070168    0.000080    5.690080 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002310    0.050221    0.526887    6.216967 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.050221    0.000137    6.217104 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002853    0.053273    0.523125    6.740230 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.053273    0.000164    6.740393 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013690    0.046340    0.137987    6.878380 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.046374    0.001052    6.879432 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043799    0.232869    0.690718    7.570150 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.233242    0.007818    7.577968 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              7.577968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.559920    6.822189   library hold time
                                              6.822189   data required time
---------------------------------------------------------------------------------------------
                                              6.822189   data required time
                                             -7.577968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755779   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003060    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070165    0.000079    5.690079 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003693    0.057840    0.538049    6.228127 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.057840    0.000217    6.228345 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004334    0.060120    0.536689    6.765034 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.060831    0.000259    6.765294 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.012491    0.043964    0.138989    6.904283 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.043995    0.001001    6.905284 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044145    0.232981    0.691653    7.596937 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.233279    0.007020    7.603957 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              7.603957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.559911    6.822179   library hold time
                                              6.822179   data required time
---------------------------------------------------------------------------------------------
                                              6.822179   data required time
                                             -7.603957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781778   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002397    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070123    0.000059    5.690059 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003183    0.055415    0.534380    6.224439 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.055415    0.000193    6.224631 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002973    0.054005    0.526218    6.750849 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.054005    0.000183    6.751032 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013528    0.044613    0.145359    6.896391 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.044645    0.001025    6.897417 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046879    0.246407    0.700727    7.598144 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.246757    0.007803    7.605947 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              7.605947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.556351    6.818619   library hold time
                                              6.818619   data required time
---------------------------------------------------------------------------------------------
                                              6.818619   data required time
                                             -7.605947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787328   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004070    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070188    0.000089    5.690089 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002206    0.049838    0.525989    6.216078 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.049838    0.000147    6.216225 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002888    0.053493    0.523272    6.739497 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053493    0.000191    6.739688 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038373    0.065817    0.163307    6.902995 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.067225    0.007263    6.910258 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047011    0.246939    0.710586    7.620844 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.247315    0.008091    7.628935 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              7.628935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.556203    6.818471   library hold time
                                              6.818471   data required time
---------------------------------------------------------------------------------------------
                                              6.818471   data required time
                                             -7.628935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810464   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002908    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070153    0.000073    5.690073 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.049611    0.525400    6.215473 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049611    0.000084    6.215557 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003253    0.055891    0.526323    6.741879 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.055891    0.000218    6.742098 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.040678    0.068879    0.165861    6.907959 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.070761    0.008563    6.916522 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046120    0.243439    0.708060    7.624582 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.243984    0.009647    7.634229 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              7.634229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.557083    6.819351   library hold time
                                              6.819351   data required time
---------------------------------------------------------------------------------------------
                                              6.819351   data required time
                                             -7.634229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814878   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003509    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070168    0.000080    5.690080 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001664    0.047320    0.521322    6.211402 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.047320    0.000073    6.211475 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.049797    0.516293    6.727768 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.049797    0.000096    6.727865 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016528    0.048990    0.149084    6.876948 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.049089    0.001775    6.878724 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056220    0.288678    0.732368    7.611092 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.289500    0.012722    7.623814 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              7.623814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.545061    6.807329   library hold time
                                              6.807329   data required time
---------------------------------------------------------------------------------------------
                                              6.807329   data required time
                                             -7.623814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816485   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003739    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070178    0.000085    5.440085 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001849    0.048241    0.522911    5.962996 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048241    0.000121    5.963117 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.052226    0.520877    6.483994 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.052226    0.000183    6.484177 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.044137    0.073154    0.167475    6.651652 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.075290    0.009410    6.661063 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045941    0.240897    0.710765    7.371828 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.241169    0.006843    7.378670 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              7.378670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299184    6.561453   library hold time
                                              6.561453   data required time
---------------------------------------------------------------------------------------------
                                              6.561453   data required time
                                             -7.378670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817217   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003563    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070168    0.000080    5.690080 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002145    0.049623    0.525455    6.215535 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.049623    0.000141    6.215677 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002357    0.050418    0.518630    6.734306 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.050418    0.000104    6.734410 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.035375    0.062119    0.159413    6.893824 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.063373    0.006640    6.900464 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051109    0.265809    0.721307    7.621770 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.266410    0.010529    7.632299 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              7.632299   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.551160    6.813428   library hold time
                                              6.813428   data required time
---------------------------------------------------------------------------------------------
                                              6.813428   data required time
                                             -7.632299   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818872   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003264    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070147    0.000070    5.690070 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001823    0.048114    0.522674    6.212744 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048114    0.000121    6.212865 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002475    0.051038    0.519071    6.731936 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.051038    0.000173    6.732109 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018343    0.052054    0.152143    6.884252 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.052174    0.002022    6.886274 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055375    0.284890    0.730821    7.617095 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.285514    0.011059    7.628153 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              7.628153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.546113    6.808382   library hold time
                                              6.808382   data required time
---------------------------------------------------------------------------------------------
                                              6.808382   data required time
                                             -7.628153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819772   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004607    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070216    0.000103    5.690103 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047426    0.521525    6.211627 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047426    0.000074    6.211701 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003034    0.054444    0.523636    6.735337 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.054444    0.000199    6.735536 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013922    0.045446    0.146205    6.881742 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.045486    0.001160    6.882902 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057033    0.291565    0.735336    7.618238 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.292044    0.009872    7.628110 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              7.628110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.544389    6.806657   library hold time
                                              6.806657   data required time
---------------------------------------------------------------------------------------------
                                              6.806657   data required time
                                             -7.628110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821453   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002414    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070128    0.000061    5.690061 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002178    0.049735    0.525717    6.215778 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049735    0.000147    6.215925 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002955    0.053911    0.523808    6.739733 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.053911    0.000189    6.739922 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.038165    0.065648    0.163129    6.903051 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.067139    0.007451    6.910502 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049834    0.260260    0.718404    7.628907 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.260853    0.010337    7.639243 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              7.639243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.552627    6.814896   library hold time
                                              6.814896   data required time
---------------------------------------------------------------------------------------------
                                              6.814896   data required time
                                             -7.639243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824348   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003176    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070183    0.000087    5.440087 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001950    0.048743    0.523784    5.963871 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048743    0.000129    5.964000 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002705    0.052376    0.521288    6.485289 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.052376    0.000180    6.485469 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046776    0.075605    0.171375    6.656844 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.077356    0.008715    6.665559 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046416    0.242992    0.713237    7.378796 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.243275    0.007012    7.385808 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              7.385808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299190    6.561458   library hold time
                                              6.561458   data required time
---------------------------------------------------------------------------------------------
                                              6.561458   data required time
                                             -7.385808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824350   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003204    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070145    0.000069    5.690070 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001796    0.047979    0.522439    6.212509 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.047979    0.000120    6.212628 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002470    0.051013    0.518981    6.731609 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.051013    0.000172    6.731781 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017232    0.050193    0.150453    6.882235 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.050322    0.002053    6.884287 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057512    0.295153    0.735767    7.620054 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.296060    0.013466    7.633520 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              7.633520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.543328    6.805596   library hold time
                                              6.805596   data required time
---------------------------------------------------------------------------------------------
                                              6.805596   data required time
                                             -7.633520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827924   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003812    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070181    0.000086    5.690086 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002126    0.049557    0.525294    6.215380 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049557    0.000141    6.215521 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002503    0.051199    0.519862    6.735383 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051199    0.000111    6.735495 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.033046    0.059264    0.157693    6.893187 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.060568    0.006571    6.899758 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053484    0.276926    0.727009    7.626767 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.277652    0.011739    7.638506 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              7.638506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.548190    6.810458   library hold time
                                              6.810458   data required time
---------------------------------------------------------------------------------------------
                                              6.810458   data required time
                                             -7.638506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828048   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003404    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070183    0.000087    5.690087 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002248    0.049988    0.526349    6.216435 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.049988    0.000147    6.216582 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002425    0.050741    0.519342    6.735924 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.050741    0.000158    6.736082 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039675    0.091104    0.179605    6.915688 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.092230    0.007751    6.923438 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046076    0.243432    0.716915    7.640354 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.243950    0.009349    7.649703 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              7.649703   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.557092    6.819360   library hold time
                                              6.819360   data required time
---------------------------------------------------------------------------------------------
                                              6.819360   data required time
                                             -7.649703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830342   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003136    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070170    0.000081    5.690081 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002671    0.052156    0.529992    6.220073 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.052156    0.000165    6.220237 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002139    0.049597    0.517690    6.737927 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.049597    0.000094    6.738021 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041315    0.094170    0.181330    6.919351 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.095311    0.007947    6.927298 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046177    0.243624    0.719160    7.646458 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.244013    0.008156    7.654614 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              7.654614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.557076    6.819344   library hold time
                                              6.819344   data required time
---------------------------------------------------------------------------------------------
                                              6.819344   data required time
                                             -7.654614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835270   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003744    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070166    0.000079    5.440079 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001803    0.048019    0.522516    5.962595 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048019    0.000122    5.962717 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003385    0.056834    0.526870    6.489586 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056834    0.000227    6.489813 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.049388    0.079371    0.174699    6.664512 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.081280    0.009329    6.673841 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047519    0.249683    0.717369    7.391210 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.250171    0.009198    7.400408 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              7.400408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299206    6.561474   library hold time
                                              6.561474   data required time
---------------------------------------------------------------------------------------------
                                              6.561474   data required time
                                             -7.400408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838934   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002937    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070162    0.000077    5.690077 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002049    0.049233    0.524632    6.214710 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.049233    0.000130    6.214840 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003269    0.056021    0.526345    6.741185 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.056021    0.000195    6.741380 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015912    0.048074    0.150398    6.891778 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.048189    0.001908    6.893686 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058395    0.298265    0.739648    7.633334 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.298951    0.011869    7.645203 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              7.645203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.542564    6.804832   library hold time
                                              6.804832   data required time
---------------------------------------------------------------------------------------------
                                              6.804832   data required time
                                             -7.645203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840370   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002981    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070155    0.000074    5.440074 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.053083    0.531301    5.971375 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.053083    0.000163    5.971539 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002983    0.054068    0.525293    6.496832 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.054068    0.000193    6.497025 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.049224    0.079772    0.172256    6.669280 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.082332    0.010753    6.680033 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046748    0.244440    0.716556    7.396589 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.244715    0.006936    7.403525 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              7.403525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299193    6.561461   library hold time
                                              6.561461   data required time
---------------------------------------------------------------------------------------------
                                              6.561461   data required time
                                             -7.403525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842063   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004370    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070209    0.000099    5.690100 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003106    0.054893    0.533744    6.223844 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054893    0.000203    6.224047 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002228    0.049906    0.519578    6.743625 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049906    0.000098    6.743722 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037610    0.086988    0.177231    6.920954 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.087757    0.006280    6.927234 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048561    0.254039    0.724254    7.651489 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.254428    0.008347    7.659836 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              7.659836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.554324    6.816593   library hold time
                                              6.816593   data required time
---------------------------------------------------------------------------------------------
                                              6.816593   data required time
                                             -7.659836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843243   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003020    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070161    0.000076    5.690076 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001660    0.047301    0.521286    6.211362 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.047301    0.000072    6.211435 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002698    0.052343    0.520687    6.732122 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.052343    0.000188    6.732309 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039242    0.089941    0.180530    6.912840 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.090759    0.006591    6.919431 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050088    0.261259    0.729810    7.649240 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.261743    0.009377    7.658618 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              7.658618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.552392    6.814661   library hold time
                                              6.814661   data required time
---------------------------------------------------------------------------------------------
                                              6.814661   data required time
                                             -7.658618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843957   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003858    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070181    0.000086    5.690086 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.049869    0.526065    6.216151 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049869    0.000151    6.216302 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002415    0.050684    0.519207    6.735509 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.050684    0.000160    6.735669 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016659    0.049223    0.149570    6.885239 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.049338    0.001914    6.887153 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060950    0.302179    0.748678    7.635831 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.302977    0.012863    7.648695 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              7.648695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.541821    6.804090   library hold time
                                              6.804090   data required time
---------------------------------------------------------------------------------------------
                                              6.804090   data required time
                                             -7.648695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844605   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003730    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070174    0.000083    5.440083 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.048227    0.522882    5.962965 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048227    0.000123    5.963088 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003164    0.055301    0.525057    6.488145 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055301    0.000201    6.488346 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.053265    0.082932    0.176912    6.665258 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.085688    0.011353    6.676610 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048529    0.253677    0.723716    7.400327 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.254028    0.007933    7.408259 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              7.408259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299216    6.561483   library hold time
                                              6.561483   data required time
---------------------------------------------------------------------------------------------
                                              6.561483   data required time
                                             -7.408259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846776   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002574    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070135    0.000064    5.690064 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002550    0.051451    0.528936    6.219001 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.051451    0.000150    6.219150 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002527    0.051307    0.520759    6.739909 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.051307    0.000163    6.740072 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038082    0.088243    0.177532    6.917604 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.089327    0.007483    6.925087 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050885    0.264842    0.731780    7.656867 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.265371    0.009865    7.666731 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              7.666731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.551434    6.813702   library hold time
                                              6.813702   data required time
---------------------------------------------------------------------------------------------
                                              6.813702   data required time
                                             -7.666731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853029   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003380    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070197    0.000094    5.690094 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001806    0.048034    0.522555    6.212649 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.048034    0.000121    6.212770 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.051309    0.519458    6.732229 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.051309    0.000160    6.732389 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019626    0.054281    0.153889    6.886279 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.054444    0.002418    6.888696 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062478    0.309124    0.754812    7.643508 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.310092    0.014259    7.657767 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              7.657767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.540708    6.802976   library hold time
                                              6.802976   data required time
---------------------------------------------------------------------------------------------
                                              6.802976   data required time
                                             -7.657767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854791   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003366    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070157    0.000075    5.440075 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.053558    0.531963    5.972037 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.053558    0.000161    5.972198 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003018    0.054289    0.525795    6.497994 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054289    0.000194    6.498188 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.064075    0.090723    0.186434    6.684622 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.093649    0.012149    6.696771 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044243    0.233465    0.712825    7.409596 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.233742    0.006798    7.416394 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              7.416394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299167    6.561435   library hold time
                                              6.561435   data required time
---------------------------------------------------------------------------------------------
                                              6.561435   data required time
                                             -7.416394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854960   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003382    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070150    0.000071    5.690071 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002997    0.054178    0.532791    6.222862 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.054178    0.000182    6.223044 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002223    0.049887    0.519227    6.742271 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.049887    0.000097    6.742369 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042185    0.095651    0.182848    6.925216 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.096780    0.007786    6.933002 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049440    0.257886    0.731215    7.664217 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.258302    0.008697    7.672914 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              7.672914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.553301    6.815569   library hold time
                                              6.815569   data required time
---------------------------------------------------------------------------------------------
                                              6.815569   data required time
                                             -7.672914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857345   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003445    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070157    0.000075    5.690075 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003022    0.054346    0.533004    6.223079 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.054346    0.000187    6.223266 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004094    0.059199    0.533702    6.756968 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.059199    0.000234    6.757203 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032495    0.058463    0.160897    6.918099 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.059618    0.006146    6.924245 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054779    0.282599    0.731174    7.655420 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.283312    0.011754    7.667174 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              7.667174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.546695    6.808963   library hold time
                                              6.808963   data required time
---------------------------------------------------------------------------------------------
                                              6.808963   data required time
                                             -7.667174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858210   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004333    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070215    0.000102    5.440102 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.051284    0.528710    5.968812 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.051284    0.000173    5.968985 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003397    0.056859    0.528176    6.497161 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.056859    0.000222    6.497384 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.065988    0.091621    0.192419    6.689802 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.092347    0.005920    6.695723 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048008    0.251386    0.724809    7.420531 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.251685    0.007320    7.427851 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              7.427851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299210    6.561478   library hold time
                                              6.561478   data required time
---------------------------------------------------------------------------------------------
                                              6.561478   data required time
                                             -7.427851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.866373   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004658    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070199    0.000095    5.440095 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003573    0.057445    0.537325    5.977420 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.057445    0.000204    5.977624 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002945    0.053825    0.526843    6.504467 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053825    0.000191    6.504658 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.058324    0.084337    0.181122    6.685781 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.087844    0.012747    6.698527 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047876    0.250761    0.722492    7.421020 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.251048    0.007174    7.428194 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              7.428194   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299208    6.561476   library hold time
                                              6.561476   data required time
---------------------------------------------------------------------------------------------
                                              6.561476   data required time
                                             -7.428194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.866717   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002747    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070140    0.000067    5.690067 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003971    0.058811    0.539754    6.229821 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.058811    0.000217    6.230038 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003554    0.057345    0.532271    6.762309 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.057345    0.000254    6.762562 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042377    0.096057    0.185945    6.948507 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.097327    0.008272    6.956779 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046678    0.245574    0.722286    7.679066 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.245895    0.007476    7.686542 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              7.686542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.556578    6.818847   library hold time
                                              6.818847   data required time
---------------------------------------------------------------------------------------------
                                              6.818847   data required time
                                             -7.686542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.867695   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004578    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070201    0.000095    5.690096 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003197    0.055518    0.534544    6.224639 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.055518    0.000175    6.224814 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006146    0.069328    0.546910    6.771724 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.069328    0.000307    6.772031 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035332    0.082680    0.181753    6.953784 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.083557    0.006524    6.960309 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048063    0.252097    0.720168    7.680476 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.252580    0.009229    7.689705 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              7.689705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.554813    6.817081   library hold time
                                              6.817081   data required time
---------------------------------------------------------------------------------------------
                                              6.817081   data required time
                                             -7.689705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872624   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003030    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070171    0.000081    5.690082 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003499    0.057206    0.536861    6.226942 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.057206    0.000189    6.227131 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003861    0.058379    0.533496    6.760628 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.058379    0.000220    6.760848 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041518    0.094572    0.185083    6.945930 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.095755    0.008111    6.954041 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048751    0.255173    0.727766    7.681808 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.255613    0.008860    7.690667 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              7.690667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.554011    6.816280   library hold time
                                              6.816280   data required time
---------------------------------------------------------------------------------------------
                                              6.816280   data required time
                                             -7.690667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874387   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003050    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070172    0.000082    5.690082 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003222    0.055691    0.534750    6.224832 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.055691    0.000173    6.225005 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003849    0.058335    0.532770    6.757775 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.058335    0.000219    6.757995 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041039    0.093744    0.184276    6.942271 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.094970    0.008211    6.950482 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051812    0.268970    0.737352    7.687834 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.269489    0.009842    7.697676 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              7.697676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.550346    6.812614   library hold time
                                              6.812614   data required time
---------------------------------------------------------------------------------------------
                                              6.812614   data required time
                                             -7.697676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885061   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002880    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070153    0.000073    5.440073 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001791    0.047957    0.522404    5.962477 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047957    0.000121    5.962598 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003393    0.056871    0.526916    6.489514 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056871    0.000227    6.489741 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019115    0.042912    0.148347    6.638089 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.043122    0.002115    6.640203 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.077409    0.376782    0.794184    7.434388 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.378913    0.021073    7.455461 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              7.455461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.299918    6.562187   library hold time
                                              6.562187   data required time
---------------------------------------------------------------------------------------------
                                              6.562187   data required time
                                             -7.455461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893274   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003633    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070154    0.000073    5.690073 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003258    0.055939    0.535052    6.225126 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.055939    0.000176    6.225302 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002711    0.052375    0.524183    6.749485 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.052375    0.000166    6.749651 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019895    0.054720    0.154772    6.904423 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.054875    0.002371    6.906795 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.068003    0.333941    0.771676    7.678471 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.335570    0.017140    7.695611 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              7.695611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.536721    6.798989   library hold time
                                              6.798989   data required time
---------------------------------------------------------------------------------------------
                                              6.798989   data required time
                                             -7.695611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896622   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004041    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070197    0.000094    5.690094 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002448    0.050865    0.528081    6.218174 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.050865    0.000145    6.218319 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002638    0.051960    0.521490    6.739810 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.051960    0.000181    6.739991 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.020689    0.044560    0.147778    6.887769 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.044795    0.002494    6.890263 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080110    0.389405    0.801662    7.691926 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.392037    0.023993    7.715919 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              7.715919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.527883    6.790152   library hold time
                                              6.790152   data required time
---------------------------------------------------------------------------------------------
                                              6.790152   data required time
                                             -7.715919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925767   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003497    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070161    0.000077    5.690077 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002392    0.050549    0.527585    6.217662 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.050549    0.000141    6.217803 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002361    0.050426    0.519008    6.736810 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.050426    0.000103    6.736913 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020800    0.044672    0.147107    6.884020 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.045047    0.002682    6.886702 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084785    0.410296    0.816461    7.703163 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.412917    0.024545    7.727707 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              7.727707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.524616    6.786884   library hold time
                                              6.786884   data required time
---------------------------------------------------------------------------------------------
                                              6.786884   data required time
                                             -7.727707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.940823   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003282    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070149    0.000071    5.690071 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002273    0.050091    0.526557    6.216628 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.050091    0.000102    6.216730 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005086    0.064174    0.538158    6.754889 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.064174    0.000352    6.755240 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016661    0.040310    0.148664    6.903904 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.040496    0.001836    6.905740 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084376    0.407905    0.815161    7.720901 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.410112    0.022337    7.743238 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              7.743238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.525055    6.787323   library hold time
                                              6.787323   data required time
---------------------------------------------------------------------------------------------
                                              6.787323   data required time
                                             -7.743238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.955915   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004459    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070220    0.000104    5.440104 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005906    0.068264    0.551676    5.991781 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.068264    0.000370    5.992151 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004298    0.060021    0.540932    6.533083 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.060021    0.000300    6.533383 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018849    0.042566    0.149263    6.682646 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.042909    0.002454    6.685101 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.086658    0.419358    0.819490    7.504591 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.422270    0.026326    7.530918 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              7.530918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.262268   clock uncertainty
                                  0.000000    6.262268   clock reconvergence pessimism
                                  0.300243    6.562511   library hold time
                                              6.562511   data required time
---------------------------------------------------------------------------------------------
                                              6.562511   data required time
                                             -7.530918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.968406   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.012719    4.966563 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.164344    5.130907 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.002893    5.133799 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014135    0.088641    0.397578    5.531378 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.088654    0.001056    5.532434 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.104624    0.198679    5.731113 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.105638    0.007823    5.738936 v wbs_ack_o (out)
                                              5.738936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.738936   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438936   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029157    0.035273    1.842046    7.027907 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.035273    0.003848    7.031755 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191180    0.104839    0.175715    7.207470 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.105963    0.008242    7.215712 v wbs_dat_o[15] (out)
                                              7.215712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.215712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.675712   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.031337    0.034177    1.842528    7.028389 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.034616    0.005576    7.033965 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.104749    0.175496    7.209461 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.105842    0.008126    7.217587 v wbs_dat_o[14] (out)
                                              7.217587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.217587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677587   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.041902    0.036880    1.845967    7.031828 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.038202    0.007954    7.039783 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.105051    0.176912    7.216694 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.106222    0.008424    7.225119 v wbs_dat_o[13] (out)
                                              7.225119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.225119   data arrival time
---------------------------------------------------------------------------------------------
                                              2.685118   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050114    0.039604    1.848346    7.034207 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.042752    0.008490    7.042696 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.104311    0.179202    7.221899 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.105259    0.007554    7.229453 v wbs_dat_o[12] (out)
                                              7.229453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.229453   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689453   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053025    0.040895    1.849510    7.035372 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.043924    0.008421    7.043792 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191372    0.104949    0.179369    7.223161 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.106089    0.008307    7.231469 v wbs_dat_o[11] (out)
                                              7.231469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.231469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691468   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053222    0.040908    1.849252    7.035114 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.044462    0.008163    7.043277 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191959    0.105498    0.179154    7.222431 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.106867    0.009115    7.231547 v wbs_dat_o[9] (out)
                                              7.231547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.231547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691547   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057944    0.042402    1.850814    7.036675 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.046985    0.008063    7.044738 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.104814    0.180736    7.225474 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.105908    0.008136    7.233610 v wbs_dat_o[10] (out)
                                              7.233610   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.233610   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693610   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060006    0.043646    1.850883    7.036744 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.049207    0.007820    7.044564 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190761    0.104467    0.181845    7.226409 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.105458    0.007731    7.234140 v wbs_dat_o[8] (out)
                                              7.234140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.234140   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694140   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061362    0.044604    1.851132    7.036994 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.050511    0.007943    7.044936 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191355    0.104973    0.182065    7.227001 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.106136    0.008392    7.235394 v wbs_dat_o[6] (out)
                                              7.235394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.235394   data arrival time
---------------------------------------------------------------------------------------------
                                              2.695393   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071379    0.051540    1.857535    7.043396 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.051540    0.006294    7.049690 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.104448    0.182822    7.232512 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.105439    0.007726    7.240238 v wbs_dat_o[21] (out)
                                              7.240238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.240238   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700238   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056022    0.045797    1.848675    7.034537 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.053969    0.014001    7.048538 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.104742    0.183638    7.232176 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.105835    0.008126    7.240302 v wbs_dat_o[20] (out)
                                              7.240302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.240302   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700301   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070704    0.050780    1.857563    7.043425 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.050780    0.006232    7.049656 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191476    0.105177    0.181883    7.231539 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.106461    0.008819    7.240358 v wbs_dat_o[26] (out)
                                              7.240358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.240358   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700358   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059255    0.046669    1.849674    7.035535 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.055445    0.013734    7.049269 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191181    0.104886    0.184099    7.233368 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.106047    0.008378    7.241745 v wbs_dat_o[25] (out)
                                              7.241745   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.241745   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701746   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074362    0.052605    1.858435    7.044296 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.052826    0.006792    7.051088 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.104794    0.183071    7.234159 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.105917    0.008240    7.242398 v wbs_dat_o[27] (out)
                                              7.242398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.242398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.702398   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058471    0.046675    1.850239    7.036100 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.052557    0.015652    7.051752 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191174    0.104887    0.182874    7.234626 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.106049    0.008382    7.243008 v wbs_dat_o[29] (out)
                                              7.243008   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.243008   data arrival time
---------------------------------------------------------------------------------------------
                                              2.703008   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077072    0.054181    1.859415    7.045277 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.054440    0.006755    7.052032 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.104332    0.184139    7.236171 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.105280    0.007555    7.243726 v wbs_dat_o[23] (out)
                                              7.243726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.243726   data arrival time
---------------------------------------------------------------------------------------------
                                              2.703726   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061892    0.047316    1.850043    7.035904 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.058679    0.014551    7.050456 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191354    0.104977    0.185487    7.235943 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.106150    0.008424    7.244367 v wbs_dat_o[17] (out)
                                              7.244367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.244367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.704367   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063861    0.047844    1.850631    7.036492 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.059985    0.014856    7.051348 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192384    0.105791    0.185608    7.236957 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.107238    0.009384    7.246341 v wbs_dat_o[24] (out)
                                              7.246341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.246341   data arrival time
---------------------------------------------------------------------------------------------
                                              2.706341   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066415    0.050595    1.851598    7.037459 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.060704    0.014738    7.052197 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.104328    0.186770    7.238967 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.105276    0.007557    7.246524 v wbs_dat_o[5] (out)
                                              7.246524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.246524   data arrival time
---------------------------------------------------------------------------------------------
                                              2.706524   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067669    0.052317    1.853006    7.038867 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.059702    0.014482    7.053349 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191218    0.104815    0.186100    7.239449 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.105909    0.008133    7.247581 v wbs_dat_o[4] (out)
                                              7.247581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.247581   data arrival time
---------------------------------------------------------------------------------------------
                                              2.707581   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.083967    0.057208    1.862063    7.047924 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.057642    0.006800    7.054725 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.105102    0.184911    7.239636 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.106333    0.008634    7.248269 v wbs_dat_o[0] (out)
                                              7.248269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.248269   data arrival time
---------------------------------------------------------------------------------------------
                                              2.708269   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065967    0.047853    1.852412    7.038273 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.058334    0.013715    7.051988 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.107509    0.189759    7.241747 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.108432    0.007482    7.249229 v wbs_dat_o[7] (out)
                                              7.249229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.249229   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709229   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.087953    0.059218    1.863302    7.049164 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.059682    0.006528    7.055692 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.104257    0.186378    7.242070 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.105185    0.007470    7.249541 v wbs_dat_o[1] (out)
                                              7.249541   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.249541   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709541   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071767    0.055274    1.852756    7.038617 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.064171    0.015210    7.053827 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.104766    0.187949    7.241776 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.105859    0.008128    7.249905 v wbs_dat_o[16] (out)
                                              7.249905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.249905   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709904   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070604    0.054625    1.851940    7.037801 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.064754    0.017681    7.055482 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191066    0.104743    0.188180    7.243662 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.105836    0.008126    7.251788 v wbs_dat_o[18] (out)
                                              7.251788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.251788   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711788   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069576    0.049165    1.851845    7.037706 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.063990    0.019148    7.056854 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.104578    0.187975    7.244829 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.105613    0.007899    7.252728 v wbs_dat_o[19] (out)
                                              7.252728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.252728   data arrival time
---------------------------------------------------------------------------------------------
                                              2.712728   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076323    0.057219    1.854179    7.040040 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.067795    0.018564    7.058604 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.104803    0.189507    7.248111 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.105896    0.008129    7.256240 v wbs_dat_o[3] (out)
                                              7.256240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.256240   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716240   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074762    0.053333    1.852091    7.037952 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.068519    0.020624    7.058577 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.104751    0.189770    7.248347 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.105844    0.008126    7.256473 v wbs_dat_o[22] (out)
                                              7.256473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.256473   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716473   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073439    0.049692    1.851620    7.037481 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.068850    0.021437    7.058918 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191310    0.105061    0.189520    7.248437 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.106314    0.008705    7.257142 v wbs_dat_o[28] (out)
                                              7.257142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.257142   data arrival time
---------------------------------------------------------------------------------------------
                                              2.717142   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081336    0.058549    1.853859    7.039720 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.076135    0.023996    7.063716 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190901    0.104667    0.192918    7.256634 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.105759    0.008119    7.264753 v wbs_dat_o[2] (out)
                                              7.264753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.264753   data arrival time
---------------------------------------------------------------------------------------------
                                              2.724753   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.080346    0.050590    1.851704    7.037565 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.077882    0.026065    7.063630 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.104826    0.193503    7.257133 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.105987    0.008373    7.265506 v wbs_dat_o[31] (out)
                                              7.265506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.265506   data arrival time
---------------------------------------------------------------------------------------------
                                              2.725506   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076462    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013993    4.663993 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289851    4.953844 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002723    4.956567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208650    5.165217 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020644    5.185861 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.083609    0.051058    1.851882    7.037743 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.081391    0.027355    7.065098 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191248    0.104978    0.194961    7.260058 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.106183    0.008537    7.268595 v wbs_dat_o[30] (out)
                                              7.268595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.268595   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728595   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002670    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000144    0.000068   17.150066 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008670    0.057087    0.090690   17.240757 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.057104    0.000909   17.241667 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004800    0.031396    0.049521   17.291187 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.031396    0.000126   17.291313 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.291313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.014058    5.919886 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.181643    6.101528 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.003197    6.104725 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.204725   clock uncertainty
                                  0.000000    6.204725   clock reconvergence pessimism
                                  0.324304    6.529029   library removal time
                                              6.529029   data required time
---------------------------------------------------------------------------------------------
                                              6.529029   data required time
                                            -17.291313   data arrival time
---------------------------------------------------------------------------------------------
                                             10.762284   slack (MET)



