#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000163f4532df0 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v00000163f45334b0_0 .var/i "i", 31 0;
o00000163f4566fc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000163f4532f80_0 .net "in", 7 0, o00000163f4566fc8;  0 drivers
v00000163f4533020_0 .var "out", 7 0;
E_00000163f44a8e20 .event anyedge, v00000163f4532f80_0;
    .scope S_00000163f4532df0;
T_0 ;
    %wait E_00000163f44a8e20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163f45334b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000163f45334b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 2 9 "$display", "Swapping bit %0d", v00000163f45334b0_0 {0 0 0};
    %load/vec4 v00000163f4532f80_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v00000163f45334b0_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v00000163f45334b0_0;
    %store/vec4 v00000163f4533020_0, 4, 1;
    %load/vec4 v00000163f45334b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163f45334b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "7_vector_rev.v";
