{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753001838594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753001838595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 20 10:57:18 2025 " "Processing started: Sun Jul 20 10:57:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753001838595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001838595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001838595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753001842690 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "14 " "Parallel compilation is enabled and will use up to 14 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1753001842690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_NANO_SoC_GHRD.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE10_NANO_SoC_GHRD.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SoC_GHRD " "Found entity 1: DE10_NANO_SoC_GHRD" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbuffer/synthesis/clkbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file clkbuffer/synthesis/clkbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkbuffer " "Found entity 1: clkbuffer" {  } { { "clkbuffer/synthesis/clkbuffer.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/clkbuffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkbuffer_altclkctrl_0_sub " "Found entity 1: clkbuffer_altclkctrl_0_sub" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846700 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkbuffer_altclkctrl_0 " "Found entity 2: clkbuffer_altclkctrl_0" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_adder/simple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_adder/simple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_adder " "Found entity 1: simple_adder" {  } { { "simple_adder/simple_adder.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/simple_adder/simple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846701 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753001846701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001 " "Found entity 1: soc_system_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram " "Found entity 1: soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846711 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846712 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846713 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846728 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846728 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846728 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846728 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846735 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846736 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846737 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846737 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846742 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753001846742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846742 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/iq_stream_source_change.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/iq_stream_source_change.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iq_stream_source_change " "Found entity 1: iq_stream_source_change" {  } { { "soc_system/synthesis/submodules/iq_stream_source_change.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/iq_stream_source_change.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_msgdma_0 " "Found entity 1: soc_system_msgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file soc_system/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ST_to_MM_Adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ST_to_MM_Adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "soc_system/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "soc_system/synthesis/submodules/csr_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "soc_system/synthesis/submodules/read_signal_breakout.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "soc_system/synthesis/submodules/write_signal_breakout.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_fuser.sv 1 1 " "Found 1 design units, including 1 entities, in source file cs_fuser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cs_fuser_edges " "Found entity 1: cs_fuser_edges" {  } { { "cs_fuser.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/cs_fuser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file lvds_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf215_lvds_rx " "Found entity 1: rf215_lvds_rx" {  } { { "lvds_rx.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalTAPPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file signalTAPPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalTAPPLL " "Found entity 1: signalTAPPLL" {  } { { "signalTAPPLL.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalTAPPLL/signalTAPPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file signalTAPPLL/signalTAPPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalTAPPLL_0002 " "Found entity 1: signalTAPPLL_0002" {  } { { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myALTLVDSRX.v 1 1 " "Found 1 design units, including 1 entities, in source file myALTLVDSRX.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALTLVDSRX " "Found entity 1: myALTLVDSRX" {  } { { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDSPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDSPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDSPLL " "Found entity 1: LVDSPLL" {  } { { "LVDSPLL.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDSPLL/LVDSPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDSPLL/LVDSPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDSPLL_0002 " "Found entity 1: LVDSPLL_0002" {  } { { "LVDSPLL/LVDSPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001846793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001846793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_SoC_GHRD " "Elaborating entity \"DE10_NANO_SoC_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753001846884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpga_led_internal DE10_NANO_SoC_GHRD.sv(56) " "Verilog HDL or VHDL warning at DE10_NANO_SoC_GHRD.sv(56): object \"fpga_led_internal\" assigned a value but never read" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001846884 "|DE10_NANO_SoC_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "u0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0 " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dc_fifo_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001846995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001847059 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753001847060 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847063 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001847064 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847084 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753001847086 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847086 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753001847089 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753001847089 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001847128 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001847128 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847132 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753001847137 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753001847137 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753001847137 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753001847137 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847242 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001847242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001847263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001847263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847393 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1753001847394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847414 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847414 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847414 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847414 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847414 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001847415 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_msgdma_0 soc_system:u0\|soc_system_msgdma_0:msgdma_0 " "Elaborating entity \"soc_system_msgdma_0\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "msgdma_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "dispatcher_internal" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847703 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1753001847704 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847733 ""}  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001847733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9j1 " "Found entity 1: altsyncram_d9j1" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001847770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001847770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9j1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated " "Elaborating entity \"altsyncram_d9j1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_response_block" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "soc_system/synthesis/submodules/response_block.v" "the_response_FIFO" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001847918 ""}  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/response_block.v" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001847918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fa71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fa71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fa71 " "Found entity 1: scfifo_fa71" {  } { { "db/scfifo_fa71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fa71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001847940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001847940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fa71 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated " "Elaborating entity \"scfifo_fa71\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2271 " "Found entity 1: a_dpfifo_2271" {  } { { "db/a_dpfifo_2271.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001847944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001847944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2271 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo " "Elaborating entity \"a_dpfifo_2271\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\"" {  } { { "db/scfifo_fa71.tdf" "dpfifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_fa71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9kn1 " "Found entity 1: altsyncram_9kn1" {  } { { "db/altsyncram_9kn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_9kn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001847972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001847972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9kn1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|altsyncram_9kn1:FIFOram " "Elaborating entity \"altsyncram_9kn1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|altsyncram_9kn1:FIFOram\"" {  } { { "db/a_dpfifo_2271.tdf" "FIFOram" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001847972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2271.tdf" "almost_full_comparer" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_2271.tdf" "three_comparison" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_lgb:rd_ptr_msb " "Elaborating entity \"cntr_lgb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_lgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2271.tdf" "rd_ptr_msb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_2271.tdf" "usedw_counter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_fa71:auto_generated\|a_dpfifo_2271:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_2271.tdf" "wr_ptr" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_2271.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "write_mstr_internal" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848080 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1753001848086 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 77 " "Parameter \"lpm_width\" = \"77\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001848179 ""}  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001848179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_td71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_td71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_td71 " "Found entity 1: scfifo_td71" {  } { { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_td71 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated " "Elaborating entity \"scfifo_td71\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g571 " "Found entity 1: a_dpfifo_g571" {  } { { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g571 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo " "Elaborating entity \"a_dpfifo_g571\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\"" {  } { { "db/scfifo_td71.tdf" "dpfifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rn1 " "Found entity 1: altsyncram_5rn1" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rn1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram " "Elaborating entity \"altsyncram_5rn1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\"" {  } { { "db/a_dpfifo_g571.tdf" "FIFOram" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_im8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_im8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_im8 " "Found entity 1: cmpr_im8" {  } { { "db/cmpr_im8.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_im8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_im8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cmpr_im8:almost_full_comparer " "Elaborating entity \"cmpr_im8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cmpr_im8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g571.tdf" "almost_full_comparer" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_im8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cmpr_im8:three_comparison " "Elaborating entity \"cmpr_im8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cmpr_im8:three_comparison\"" {  } { { "db/a_dpfifo_g571.tdf" "three_comparison" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_vhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cntr_vhb:rd_ptr_msb " "Elaborating entity \"cntr_vhb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cntr_vhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_g571.tdf" "rd_ptr_msb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ci7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ci7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ci7 " "Found entity 1: cntr_ci7" {  } { { "db/cntr_ci7.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_ci7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ci7 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cntr_ci7:usedw_counter " "Elaborating entity \"cntr_ci7\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cntr_ci7:usedw_counter\"" {  } { { "db/a_dpfifo_g571.tdf" "usedw_counter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ib " "Found entity 1: cntr_0ib" {  } { { "db/cntr_0ib.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_0ib.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001848351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001848351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ib soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cntr_0ib:wr_ptr " "Elaborating entity \"cntr_0ib\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|cntr_0ib:wr_ptr\"" {  } { { "db/a_dpfifo_g571.tdf" "wr_ptr" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "the_sixty_four_bit_byteenable_FSM" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "lower_thirty_two_bit_byteenable_FSM" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|sixty_four_bit_byteenable_FSM:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848376 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1753001848377 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iq_stream_source_change soc_system:u0\|iq_stream_source_change:my_iq_source_0 " "Elaborating entity \"iq_stream_source_change\" for hierarchy \"soc_system:u0\|iq_stream_source_change:my_iq_source_0\"" {  } { { "soc_system/synthesis/soc_system.v" "my_iq_source_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_word iq_stream_source_change.sv(38) " "Verilog HDL or VHDL warning at iq_stream_source_change.sv(38): object \"prev_word\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/iq_stream_source_change.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/iq_stream_source_change.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001848380 "|DE10_NANO_SoC_GHRD|soc_system:u0|iq_stream_source_change:my_iq_source_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_response_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_0_response_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_response_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_agent_rdata_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_agent_rdata_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_csr_burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001848967 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001848999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849025 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_rsp_width_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753001849135 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753001849135 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "msgdma_0_descriptor_slave_cmd_width_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849161 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849162 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849162 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:msgdma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:msgdma_0_mm_write_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "msgdma_0_mm_write_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:msgdma_0_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:msgdma_0_mm_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "msgdma_0_mm_write_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "data_format_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_001 soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter_001" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_001_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(93) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(93): object \"state_read_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata4 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(144): object \"mem_readdata4\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata5 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(149) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(149): object \"mem_readdata5\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata6 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(154) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(154): object \"mem_readdata6\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(161) " "Verilog HDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(161): object state_waitrequest used but never assigned" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 161 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(162) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(162): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(165) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(165): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(170) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(170): object \"out_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849347 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(356) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(356): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849348 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(380) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(380): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849349 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(407) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(407): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849349 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(430) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(430): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849349 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(457) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(457): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849349 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(480) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(480): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849349 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(507) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(507): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849350 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(530) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_001_data_format_adapter_0.sv(530): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_001_data_format_adapter_0.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753001849350 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalTAPPLL_0002 signalTAPPLL_0002:mySignalTAPPLL " "Elaborating entity \"signalTAPPLL_0002\" for hierarchy \"signalTAPPLL_0002:mySignalTAPPLL\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "mySignalTAPPLL" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\"" {  } { { "signalTAPPLL/signalTAPPLL_0002.v" "altera_pll_i" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849386 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753001849393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\"" {  } { { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i " "Instantiated megafunction \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849397 ""}  } { { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001849397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_fuser_edges cs_fuser_edges:u_cs_fuser " "Elaborating entity \"cs_fuser_edges\" for hierarchy \"cs_fuser_edges:u_cs_fuser\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "u_cs_fuser" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf215_lvds_rx rf215_lvds_rx:u_lvds_rx " "Elaborating entity \"rf215_lvds_rx\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "u_lvds_rx" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkbuffer rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf " "Elaborating entity \"clkbuffer\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\"" {  } { { "lvds_rx.sv" "u_buf" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkbuffer_altclkctrl_0 rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkbuffer_altclkctrl_0\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\"" {  } { { "clkbuffer/synthesis/clkbuffer.v" "altclkctrl_0" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/clkbuffer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkbuffer_altclkctrl_0_sub rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component " "Elaborating entity \"clkbuffer_altclkctrl_0_sub\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|clkbuffer:u_buf\|clkbuffer_altclkctrl_0:altclkctrl_0\|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component\"" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "clkbuffer_altclkctrl_0_sub_component" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect clkbuffer_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at clkbuffer_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/clkbuffer/synthesis/submodules/clkbuffer_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753001849408 "|DE10_NANO_SoC_GHRD|rf215_lvds_rx:u_lvds_rx|clkbuffer:u_buf|clkbuffer_altclkctrl_0:altclkctrl_0|clkbuffer_altclkctrl_0_sub:clkbuffer_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDSPLL_0002 rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll " "Elaborating entity \"LVDSPLL_0002\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\"" {  } { { "lvds_rx.sv" "u_pll" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\"" {  } { { "LVDSPLL/LVDSPLL_0002.v" "altera_pll_i" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753001849420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\"" {  } { { "LVDSPLL/LVDSPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 64.0 MHz " "Parameter \"reference_clock_frequency\" = \"64.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 64.000000 MHz " "Parameter \"output_clock_frequency0\" = \"64.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849422 ""}  } { { "LVDSPLL/LVDSPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/LVDSPLL/LVDSPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001849422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALTLVDSRX rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx " "Elaborating entity \"myALTLVDSRX\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\"" {  } { { "lvds_rx.sv" "u_rx" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/lvds_rx.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "myALTLVDSRX.v" "ALTLVDS_RX_component" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 800.0 Mbps " "Parameter \"data_rate\" = \"800.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 2 " "Parameter \"deserialization_factor\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 50000 " "Parameter \"inclock_period\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 800 " "Parameter \"input_data_rate\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myALTLVDSRX " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myALTLVDSRX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lvds_rx_reg_setting ON " "Parameter \"lvds_rx_reg_setting\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Dual-Regional clock " "Parameter \"outclock_resource\" = \"Dual-Regional clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode NORMAL " "Parameter \"pll_operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 20.000000 MHz " "Parameter \"refclk_frequency\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg RISING_EDGE " "Parameter \"rx_align_data_reg\" = \"RISING_EDGE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001849461 ""}  } { { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001849461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2 " "Elaborating entity \"altddio_in\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\"" {  } { { "altlvds_rx.tdf" "rx_deser_2" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 247 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2 rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\", which is child of megafunction instantiation \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 247 3 0 } } { "myALTLVDSRX.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/myALTLVDSRX.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myALTLVDSRX_ddio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myALTLVDSRX_ddio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALTLVDSRX_ddio_in " "Found entity 1: myALTLVDSRX_ddio_in" {  } { { "db/myALTLVDSRX_ddio_in.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/myALTLVDSRX_ddio_in.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001849493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001849493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALTLVDSRX_ddio_in rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\|myALTLVDSRX_ddio_in:auto_generated " "Elaborating entity \"myALTLVDSRX_ddio_in\" for hierarchy \"rf215_lvds_rx:u_lvds_rx\|myALTLVDSRX:u_rx\|altlvds_rx:ALTLVDS_RX_component\|altddio_in:rx_deser_2\|myALTLVDSRX_ddio_in:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001849494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_fmp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_fmp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_fmp " "Found entity 1: sld_ela_trigger_fmp" {  } { { "db/sld_ela_trigger_fmp.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/sld_ela_trigger_fmp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001852028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001852028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_89b3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_89b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_89b3 " "Found entity 1: sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_89b3" {  } { { "db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_89b3.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_89b3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001852204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001852204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0l84 " "Found entity 1: altsyncram_0l84" {  } { { "db/altsyncram_0l84.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_0l84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oai " "Found entity 1: cntr_oai" {  } { { "db/cntr_oai.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_oai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001853856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001853856 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001854414 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1753001854837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.20.10:57:36 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2025.07.20.10:57:36 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001856312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001857336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001857378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001858085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001858220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001858353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001858506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001858514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001858515 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1753001859162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001859381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001859465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001859466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001859539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001859626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001859709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001859709 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2120 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2248 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2280 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2312 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[72\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2344 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[73\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2376 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[74\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2408 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[75\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2440 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[76\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_td71:auto_generated\|a_dpfifo_g571:dpfifo\|altsyncram_5rn1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_5rn1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_5rn1.tdf" 2472 2 0 } } { "db/a_dpfifo_g571.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/a_dpfifo_g571.tdf" 47 2 0 } } { "db/scfifo_td71.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/scfifo_td71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 142 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_td71:auto_generated|a_dpfifo_g571:dpfifo|altsyncram_5rn1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[37\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[38\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[39\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[40\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[41\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[42\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[43\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[44\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[45\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[64\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2314 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[66\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[67\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[68\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[72\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[73\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[74\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2629 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[75\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[76\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2699 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[77\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[78\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[79\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[80\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2839 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[81\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2874 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[110\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861219 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1753001861219 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1753001861219 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"signalTAPPLL_0002:mySignalTAPPLL\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "signalTAPPLL/signalTAPPLL_0002.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/signalTAPPLL/signalTAPPLL_0002.v" 85 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001861229 "|DE10_NANO_SoC_GHRD|signalTAPPLL_0002:mySignalTAPPLL|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1753001861229 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1753001861229 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001862935 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001862935 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_d9j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_d9j1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_d9j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 93 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/soc_system.v" 441 0 0 } } { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001862935 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1753001862935 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1753001862935 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1753001862986 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1753001862986 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753001862986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001863008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753001863008 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753001863008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fj1 " "Found entity 1: altsyncram_4fj1" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/db/altsyncram_4fj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753001863034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001863034 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753001863907 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753001865258 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1753001865258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001865480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "648 " "648 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753001866567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001866790 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753001867300 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LVDSPLL 16 " "Ignored 16 assignments for entity \"LVDSPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1753001867477 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1753001867477 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1753001867477 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1753001867477 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signalTAPPLL 16 " "Ignored 16 assignments for entity \"signalTAPPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1753001867477 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1753001867477 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1753001867477 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1753001867477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/augustin/Documents/TFE/Quartus/SPI_project/output_files/DE10_NANO_SoC_GHRD.map.smsg " "Generated suppressed messages file /home/augustin/Documents/TFE/Quartus/SPI_project/output_files/DE10_NANO_SoC_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753001867876 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 448 513 0 0 65 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 448 of its 513 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 65 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1753002046446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 1 1 0 0 " "Adding 34 node(s), including 1 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753002046668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753002046668 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance rf215_lvds_rx:u_lvds_rx\|LVDSPLL_0002:u_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1753002046933 ""}  } { { "altera_pll.v" "" { Text "/home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1753002046933 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_SoC_GHRD.sv" "" { Text "/home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753002047246 "|DE10_NANO_SoC_GHRD|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1753002047246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7746 " "Implemented 7746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753002047257 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753002047257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1753002047257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6418 " "Implemented 6418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753002047257 ""} { "Info" "ICUT_CUT_TM_RAMS" "597 " "Implemented 597 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1753002047257 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1753002047257 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1753002047257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753002047257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 324 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753002047324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 20 11:00:47 2025 " "Processing ended: Sun Jul 20 11:00:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753002047324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:29 " "Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753002047324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753002047324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753002047324 ""}
