$date
	Sun Aug 15 19:41:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_rom $end
$var wire 8 ! data [7:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$scope module DUT $end
$var wire 8 % addr [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var reg 8 & data [7:0] $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
0#
bx "
bx !
$end
#5000
b1111100 !
b1111100 &
b1 "
b1 %
#10000
b1 !
b1 &
b1001 "
b1001 %
1#
#20000
0#
#30000
b10101011 !
b10101011 &
b1110 "
b1110 %
1#
#40000
0#
#50000
1#
