
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+1 (git sha1 d186ea7a2, x86_64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `verilog_defines -DNO_ICE40_DEFAULT_ASSIGNMENTS -DGITCLEAN=0 -DGITHASH=a59d4ef -DMODE_640x480 -DPMOD_DIGILENT_VGA -DICE40UP5K -DUPDUINO ; read_verilog -I. -sv upduino/xosera_upd.sv ./blitter.sv ./bus_interface.sv ./colormem.sv ./copper.sv ./coppermem.sv ./reg_interface.sv ./spi_target.sv ./tilemem.sv ./video_blend.sv ./video_gen.sv ./video_playfield.sv ./vram.sv ./vram_arb.sv ./xosera_main.sv ./xosera_pkg.sv ./xrmem_arb.sv ; scratchpad -copy abc9.script.flow3 abc9.script ; synth_ice40 -device u -dsp -abc9 -relut -top xosera_upd -json upduino/xosera_upd_vga_640x480.json' --

1. Executing Verilog-2005 frontend: upduino/xosera_upd.sv
Parsing SystemVerilog input from `upduino/xosera_upd.sv' to AST representation.
Suppressed Warning: Yosys has only limited support for tri-state logic at the moment. (upduino/xosera_upd.sv:141)
Generating RTLIL representation for module `\xosera_upd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./blitter.sv
Parsing SystemVerilog input from `./blitter.sv' to AST representation.
Generating RTLIL representation for module `\blitter'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./bus_interface.sv
Parsing SystemVerilog input from `./bus_interface.sv' to AST representation.
Generating RTLIL representation for module `\bus_interface'.
Suppressed Warning: Replacing memory \data_r with list of registers. See ./bus_interface.sv:111, ./bus_interface.sv:79
Suppressed Warning: Replacing memory \reg_num_r with list of registers. See ./bus_interface.sv:108, ./bus_interface.sv:77
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./colormem.sv
Parsing SystemVerilog input from `./colormem.sv' to AST representation.
Generating RTLIL representation for module `\colormem'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./copper.sv
Parsing SystemVerilog input from `./copper.sv' to AST representation.
Generating RTLIL representation for module `\copper'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./coppermem.sv
Parsing SystemVerilog input from `./coppermem.sv' to AST representation.
Generating RTLIL representation for module `\coppermem'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./reg_interface.sv
Parsing SystemVerilog input from `./reg_interface.sv' to AST representation.
Generating RTLIL representation for module `\reg_interface'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./spi_target.sv
Parsing SystemVerilog input from `./spi_target.sv' to AST representation.
Generating RTLIL representation for module `\spi_target'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./tilemem.sv
Parsing SystemVerilog input from `./tilemem.sv' to AST representation.
Generating RTLIL representation for module `\tilemem'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./video_blend.sv
Parsing SystemVerilog input from `./video_blend.sv' to AST representation.
Generating RTLIL representation for module `\video_blend'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./video_gen.sv
Parsing SystemVerilog input from `./video_gen.sv' to AST representation.
Generating RTLIL representation for module `\video_gen'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./video_playfield.sv
Parsing SystemVerilog input from `./video_playfield.sv' to AST representation.
Generating RTLIL representation for module `\video_playfield'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./vram.sv
Parsing SystemVerilog input from `./vram.sv' to AST representation.
Generating RTLIL representation for module `\vram'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./vram_arb.sv
Parsing SystemVerilog input from `./vram_arb.sv' to AST representation.
Generating RTLIL representation for module `\vram_arb'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./xosera_main.sv
Parsing SystemVerilog input from `./xosera_main.sv' to AST representation.
Generating RTLIL representation for module `\xosera_main'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./xosera_pkg.sv
Parsing SystemVerilog input from `./xosera_pkg.sv' to AST representation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./xrmem_arb.sv
Parsing SystemVerilog input from `./xrmem_arb.sv' to AST representation.
Generating RTLIL representation for module `\xrmem_arb'.
Successfully finished Verilog frontend.

18. Executing SYNTH_ICE40 pass.

18.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

18.2. Executing HIERARCHY pass (managing design hierarchy).

18.2.1. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \blitter
Used module:         \video_blend
Used module:         \xrmem_arb
Used module:             \colormem
Used module:             \coppermem
Used module:             \tilemem
Used module:         \vram_arb
Used module:             \vram
Used module:         \copper
Used module:         \video_gen
Used module:             \video_playfield
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \EN_BLIT_DECREMENT = 1

18.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\blitter'.
Parameter \EN_BLIT_DECREMENT = 1
Generating RTLIL representation for module `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001'.
Parameter \EN_VID_PF_B = 1
Parameter \EN_VID_PF_B_NO_BLEND = 0
Parameter \EN_VID_PF_B_BLEND_A8 = 0
Parameter \EN_VID_PF_B_BLEND_EXTRA = 0

18.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\video_blend'.
Parameter \EN_VID_PF_B = 1
Parameter \EN_VID_PF_B_NO_BLEND = 0
Parameter \EN_VID_PF_B_BLEND_A8 = 0
Parameter \EN_VID_PF_B_BLEND_EXTRA = 0
Generating RTLIL representation for module `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend'.
Parameter \EN_VID_PF_B = 1

18.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\xrmem_arb'.
Parameter \EN_VID_PF_B = 1
Generating RTLIL representation for module `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001'.
Parameter \EN_BLIT = 1

18.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\vram_arb'.
Parameter \EN_BLIT = 1
Generating RTLIL representation for module `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001'.
Parameter \EN_VID_PF_B = 1

18.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\video_gen'.
Parameter \EN_VID_PF_B = 1
Generating RTLIL representation for module `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010

18.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010
Generating RTLIL representation for module `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem'.
Parameter \AWIDTH = 10

18.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\coppermem'.
Parameter \AWIDTH = 10
Generating RTLIL representation for module `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 10
Found cached RTLIL representation for module `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 10

18.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 10
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 12

18.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 12
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001

18.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001
Generating RTLIL representation for module `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem'.

18.2.12. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001
Used module:         $paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend
Used module:         $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001
Used module:             \colormem
Used module:             \coppermem
Used module:             \tilemem
Used module:         $paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001
Used module:             \vram
Used module:         \copper
Used module:         $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001
Used module:             \video_playfield
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010
Found cached RTLIL representation for module `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem'.
Parameter \AWIDTH = 10
Found cached RTLIL representation for module `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 10
Found cached RTLIL representation for module `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 10
Found cached RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 12
Found cached RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001
Found cached RTLIL representation for module `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem'.

18.2.13. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001
Used module:         $paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend
Used module:         $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         $paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001
Used module:             \vram
Used module:         \copper
Used module:         $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001
Used module:             \video_playfield
Used module:         \reg_interface
Used module:             \bus_interface

18.2.14. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001
Used module:         $paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend
Used module:         $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         $paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001
Used module:             \vram
Used module:         \copper
Used module:         $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001
Used module:             \video_playfield
Used module:         \reg_interface
Used module:             \bus_interface
Removing unused module `\xrmem_arb'.
Removing unused module `\vram_arb'.
Removing unused module `\video_gen'.
Removing unused module `\video_blend'.
Removing unused module `\tilemem'.
Removing unused module `\spi_target'.
Removing unused module `\coppermem'.
Removing unused module `\colormem'.
Removing unused module `\blitter'.
Removed 9 unused modules.

18.3. Executing PROC pass (convert processes to netlists).

18.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$1140'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$1140'.
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$1128'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$1128'.
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$1114'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$1114'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:0$1092'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:0$1092'.
Found and cleaned up 3 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
Found and cleaned up 3 empty switches in `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
Cleaned up 12 empty switches.

18.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 17 switch rules as full_case in process $proc$./blitter.sv:245$872 in module $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.
Removed 1 dead cases from process $proc$./blitter.sv:0$865 in module $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$./blitter.sv:0$865 in module $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$./blitter.sv:70$863 in module $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1386$722 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1328$717 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1251$713 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1193$708 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1122$705 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1072$702 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1001$699 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:951$696 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:789$688 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:731$683 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654$679 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:596$674 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:525$671 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:475$668 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:404$665 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:354$662 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$./colormem.sv:41$1130 in module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Marked 2 switch rules as full_case in process $proc$./xosera_main.sv:403$400 in module xosera_main.
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:74$1116 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Removed 1 dead cases from process $proc$./vram.sv:0$384 in module vram.
Marked 1 switch rules as full_case in process $proc$./vram.sv:0$384 in module vram.
Marked 8 switch rules as full_case in process $proc$./video_playfield.sv:343$342 in module video_playfield.
Marked 20 switch rules as full_case in process $proc$./video_playfield.sv:0$289 in module video_playfield.
Marked 1 switch rules as full_case in process $proc$./video_playfield.sv:0$288 in module video_playfield.
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:74$1104 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$./coppermem.sv:45$1094 in module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$./colormem.sv:41$1082 in module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:530$1068 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Removed 1 dead cases from process $proc$./video_gen.sv:0$1067 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$1067 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Removed 1 dead cases from process $proc$./video_gen.sv:0$1061 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$1061 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$./video_gen.sv:0$1054 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:450$1029 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:293$1028 in module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 3 switch rules as full_case in process $proc$./reg_interface.sv:199$146 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:185$141 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:170$137 in module reg_interface.
Removed 1 dead cases from process $proc$./reg_interface.sv:0$110 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:0$110 in module reg_interface.
Marked 3 switch rules as full_case in process $proc$./vram_arb.sv:0$1013 in module $paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.
Marked 13 switch rules as full_case in process $proc$./copper.sv:257$88 in module copper.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$989 in module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$982 in module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$975 in module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$967 in module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 3 switch rules as full_case in process $proc$./xrmem_arb.sv:0$960 in module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$952 in module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$./bus_interface.sv:86$67 in module bus_interface.
Marked 4 switch rules as full_case in process $proc$./video_blend.sv:146$931 in module $paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.
Marked 1 switch rules as full_case in process $proc$upduino/xosera_upd.sv:250$6 in module xosera_upd.
Removed a total of 5 dead cases.

18.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 58 redundant assignments.
Promoted 139 assignments to connections.

18.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$725'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$721'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$716'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$712'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$707'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$704'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$701'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$698'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$695'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$693'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$691'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$687'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$682'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$678'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$673'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$670'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$667'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$664'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$661'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$659'.
  Set init value: \Q = 1'0
Found init rule in `\copper.$proc$./copper.sv:208$95'.
  Set init value: \ram_rd_strobe = 1'0
Found init rule in `\bus_interface.$proc$./bus_interface.sv:0$71'.
  Set init value: \cs_r = 5'00000
  Set init value: \read_r = 2'00
  Set init value: \bytesel_r = 2'00
  Set init value: \reg_num_r[0] = 4'0000
  Set init value: \reg_num_r[1] = 4'0000
  Set init value: \data_r[0] = 8'00000000
  Set init value: \data_r[1] = 8'00000000
  Set init value: \data_r[2] = 8'00000000

18.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1386$722'.
Found async reset \R in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1251$713'.
Found async reset \S in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1122$705'.
Found async reset \R in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1001$699'.
Found async reset \S in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:789$688'.
Found async reset \R in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654$679'.
Found async reset \S in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:525$671'.
Found async reset \R in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:404$665'.

18.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
     1/34: $0\last_word[15:0]
     2/34: $0\blit_state[2:0]
     3/34: $0\blit_wr_o[0:0]
     4/34: $0\blit_vram_sel_o[0:0]
     5/34: $0\blit_done_intr_o[0:0]
     6/34: $0\result_T8[3:0]
     7/34: $0\result_T4[3:0]
     8/34: $0\val_B[15:0]
     9/34: $0\val_A[15:0]
    10/34: $0\last_B[15:0]
    11/34: $0\last_A[15:0]
    12/34: $0\blit_first_word[3:0]
    13/34: $0\blit_count[16:0]
    14/34: $0\blit_words[15:0]
    15/34: $0\blit_lines[15:0]
    16/34: $0\blit_dst_D[15:0]
    17/34: $0\blit_val_C[15:0]
    18/34: $0\blit_src_B[15:0]
    19/34: $0\blit_src_A[15:0]
    20/34: $0\blit_mod_D[15:0]
    21/34: $0\blit_mod_C[15:0]
    22/34: $0\blit_mod_B[15:0]
    23/34: $0\blit_mod_A[15:0]
    24/34: $0\blit_shift_l_mask[3:0]
    25/34: $0\blit_shift_f_mask[3:0]
    26/34: $0\blit_shift_count[1:0]
    27/34: $0\blit_ctrl_transp_T[7:0]
    28/34: $0\blit_ctrl_transp_8b[0:0]
    29/34: $0\blit_ctrl_decrement[0:0]
    30/34: $0\blit_ctrl_C_use_B[0:0]
    31/34: $0\blit_ctrl_B_not[0:0]
    32/34: $0\blit_ctrl_B_const[0:0]
    33/34: $0\blit_ctrl_A_const[0:0]
    34/34: $0\blit_addr_o[15:0]
Creating decoders for process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:0$865'.
     1/1: $1\shift_out[15:0]
Creating decoders for process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
     1/21: $0\xreg_blit_queued[0:0]
     2/21: $0\xreg_words[15:0]
     3/21: $0\xreg_lines[14:0]
     4/21: $0\xreg_dst_D[15:0]
     5/21: $0\xreg_mod_D[15:0]
     6/21: $0\xreg_val_C[15:0]
     7/21: $0\xreg_mod_C[15:0]
     8/21: $0\xreg_src_B[15:0]
     9/21: $0\xreg_mod_B[15:0]
    10/21: $0\xreg_src_A[15:0]
    11/21: $0\xreg_mod_A[15:0]
    12/21: $0\xreg_shift_l_mask[3:0]
    13/21: $0\xreg_shift_f_mask[3:0]
    14/21: $0\xreg_shift_count[1:0]
    15/21: $0\xreg_ctrl_transp_T[7:0]
    16/21: $0\xreg_ctrl_transp_8b[0:0]
    17/21: $0\xreg_ctrl_decrement[0:0]
    18/21: $0\xreg_ctrl_C_use_B[0:0]
    19/21: $0\xreg_ctrl_B_not[0:0]
    20/21: $0\xreg_ctrl_B_const[0:0]
    21/21: $0\xreg_ctrl_A_const[0:0]
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$725'.
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1386$722'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$721'.
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1328$717'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$716'.
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1251$713'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$712'.
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1193$708'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$707'.
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1122$705'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$704'.
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1072$702'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$701'.
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1001$699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$698'.
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:951$696'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$695'.
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:906$694'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$693'.
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:868$692'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$691'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:789$688'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$687'.
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:731$683'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$682'.
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654$679'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$678'.
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:596$674'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$673'.
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:525$671'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$670'.
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:475$668'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$667'.
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:404$665'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$664'.
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:354$662'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$661'.
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:309$660'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$659'.
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$658'.
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:47$1137'.
     1/1: $0\rd_data_o[15:0]
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:41$1130'.
     1/3: $1$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1136
     2/3: $1$memwr$\bram$./colormem.sv:43$1129_DATA[15:0]$1135
     3/3: $1$memwr$\bram$./colormem.sv:43$1129_ADDR[7:0]$1134
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:403$400'.
     1/2: $0\intr_status[3:0]
     2/2: $0\bus_intr_o[0:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:80$1123'.
     1/1: $0\rd_data_o[15:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:74$1116'.
     1/3: $1$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1122
     2/3: $1$memwr$\bram$./tilemem.sv:76$1115_DATA[15:0]$1121
     3/3: $1$memwr$\bram$./tilemem.sv:76$1115_ADDR[11:0]$1120
Creating decoders for process `\vram.$proc$./vram.sv:0$384'.
     1/1: $1\data_out[15:0]
Creating decoders for process `\vram.$proc$./vram.sv:124$383'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:343$342'.
     1/30: $0\pf_pixels[63:0] [63:56]
     2/30: $0\pf_pixels[63:0] [55:0]
     3/30: $0\vram_sel[0:0]
     4/30: $0\pf_words_ready[0:0]
     5/30: $0\pf_initial_buf[0:0]
     6/30: $0\pf_data_word3[15:0]
     7/30: $0\pf_data_word2[15:0]
     8/30: $0\pf_data_word1[15:0]
     9/30: $0\pf_data_word0[15:0]
    10/30: $0\pf_tile_attr[15:0]
    11/30: $0\pf_addr[15:0]
    12/30: $0\fetch_addr[15:0]
    13/30: $0\mem_fetch_active[0:0]
    14/30: $0\tilemem_addr_o[12:0]
    15/30: $0\tilemem_sel_o[0:0]
    16/30: $0\vram_addr_o[15:0]
    17/30: $0\vram_sel_o[0:0]
    18/30: $0\tilemem_sel[0:0]
    19/30: $0\pf_pixels_buf[63:0]
    20/30: $0\pf_pixels_buf_hrev[0:0]
    21/30: $0\pf_pixels_buf_full[0:0]
    22/30: $0\pf_fetch[3:0]
    23/30: $0\pf_line_start[15:0]
    24/30: $0\pf_tile_y[3:0]
    25/30: $0\pf_tile_x[2:0]
    26/30: $0\pf_v_count[1:0]
    27/30: $0\pf_h_count[1:0]
    28/30: $0\scanout_end_hcount[9:0]
    29/30: $0\scanout_start_hcount[9:0]
    30/30: $0\scanout[0:0]
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$289'.
     1/79: $2\pf_data_word0_next[15:0] [15:8]
     2/79: $14\fetch_addr_next[15:0]
     3/79: $8\tilemem_sel_next[0:0]
     4/79: $14\vram_sel_next[0:0]
     5/79: $2\pf_tile_attr_next[15:0] [15:11]
     6/79: $7\tilemem_sel_next[0:0]
     7/79: $13\vram_sel_next[0:0]
     8/79: $4\pf_data_word0_next[7:0]
     9/79: $11\pf_fetch_next[3:0]
    10/79: $3\pf_data_word0_next[7:0]
    11/79: $12\fetch_addr_next[15:0]
    12/79: $6\tilemem_sel_next[0:0]
    13/79: $12\vram_sel_next[0:0]
    14/79: $2\pf_tile_attr_next[15:0] [10:0]
    15/79: $2\pf_data_word0_next[15:0] [7:0]
    16/79: $5\tilemem_sel_next[0:0]
    17/79: $11\vram_sel_next[0:0]
    18/79: $13\fetch_addr_next[15:0]
    19/79: $10\pf_addr_next[15:0]
    20/79: $10\fetch_addr_next[15:0]
    21/79: $4\tilemem_sel_next[0:0]
    22/79: $10\vram_sel_next[0:0]
    23/79: $9\pf_fetch_next[3:0]
    24/79: $9\fetch_addr_next[15:0]
    25/79: $3\tilemem_sel_next[0:0]
    26/79: $9\vram_sel_next[0:0]
    27/79: $9\pf_addr_next[15:0]
    28/79: $3\pf_data_word3_next[15:0]
    29/79: $11\fetch_addr_next[15:0]
    30/79: $8\fetch_addr_next[15:0]
    31/79: $8\vram_sel_next[0:0]
    32/79: $8\pf_addr_next[15:0]
    33/79: $10\pf_fetch_next[3:0]
    34/79: $8\pf_fetch_next[3:0]
    35/79: $7\fetch_addr_next[15:0]
    36/79: $7\vram_sel_next[0:0]
    37/79: $7\pf_fetch_next[3:0]
    38/79: $6\fetch_addr_next[15:0]
    39/79: $6\vram_sel_next[0:0]
    40/79: $6\pf_addr_next[15:0]
    41/79: $5\pf_addr_next[15:0]
    42/79: $5\fetch_addr_next[15:0]
    43/79: $5\vram_sel_next[0:0]
    44/79: $6\pf_fetch_next[3:0]
    45/79: $4\pf_addr_next[15:0]
    46/79: $4\fetch_addr_next[15:0]
    47/79: $4\vram_sel_next[0:0]
    48/79: $5\pf_fetch_next[3:0]
    49/79: $3\fetch_addr_next[15:0]
    50/79: $3\vram_sel_next[0:0]
    51/79: $3\pf_addr_next[15:0]
    52/79: $4\pf_fetch_next[3:0]
    53/79: $3\pf_fetch_next[3:0]
    54/79: $2\pf_fetch_next[3:0]
    55/79: $2\pf_data_word3_next[15:0]
    56/79: $2\pf_data_word2_next[15:0]
    57/79: $2\pf_data_word1_next[15:0]
    58/79: $12\pf_fetch_next[3:0]
    59/79: $7\pf_addr_next[15:0]
    60/79: $2\pf_words_ready_next[0:0]
    61/79: $2\pf_initial_buf_next[0:0]
    62/79: $2\fetch_addr_next[15:0]
    63/79: $2\tilemem_sel_next[0:0]
    64/79: $2\vram_sel_next[0:0]
    65/79: $2\pf_addr_next[15:0]
    66/79: $1\pf_data_word3_next[15:0]
    67/79: $1\pf_data_word2_next[15:0]
    68/79: $1\pf_data_word1_next[15:0]
    69/79: $1\pf_data_word0_next[15:0]
    70/79: $1\pf_tile_attr_next[15:0]
    71/79: $1\pf_words_ready_next[0:0]
    72/79: $1\pf_initial_buf_next[0:0]
    73/79: $1\fetch_addr_next[15:0]
    74/79: $1\tilemem_sel_next[0:0]
    75/79: $1\vram_sel_next[0:0]
    76/79: $1\pf_addr_next[15:0]
    77/79: $1\pf_fetch_next[3:0]
    78/79: $2\calc_tile_addr$func$./video_playfield.sv:183$273.$result[15:0]$299
    79/79: $1\calc_tile_addr$func$./video_playfield.sv:183$273.$result[15:0]$297
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$288'.
     1/1: $1\mem_fetch_hcount[9:0]
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$283'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$280'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$277'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$274'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:80$1111'.
     1/1: $0\rd_data_o[15:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:74$1104'.
     1/3: $1$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1110
     2/3: $1$memwr$\bram$./tilemem.sv:76$1103_DATA[15:0]$1109
     3/3: $1$memwr$\bram$./tilemem.sv:76$1103_ADDR[9:0]$1108
Creating decoders for process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:51$1101'.
     1/1: $0\rd_data_o[15:0]
Creating decoders for process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:45$1094'.
     1/3: $1$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1100
     2/3: $1$memwr$\bram$./coppermem.sv:47$1093_DATA[15:0]$1099
     3/3: $1$memwr$\bram$./coppermem.sv:47$1093_ADDR[9:0]$1098
Creating decoders for process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:47$1089'.
     1/1: $0\rd_data_o[15:0]
Creating decoders for process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:41$1082'.
     1/3: $1$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1088
     2/3: $1$memwr$\bram$./colormem.sv:43$1081_DATA[15:0]$1087
     3/3: $1$memwr$\bram$./colormem.sv:43$1081_ADDR[7:0]$1086
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
     1/4: $0\genblk1.pb_tilemem_rd_data[15:0]
     2/4: $0\genblk1.pb_tilemem_rd_save[0:0]
     3/4: $0\genblk1.pb_vram_rd_data[15:0]
     4/4: $0\genblk1.pb_vram_rd_save[0:0]
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
     1/9: $0\v_count[9:0]
     2/9: $0\h_count[9:0]
     3/9: $0\v_state[1:0]
     4/9: $0\h_state[1:0]
     5/9: $0\dv_de_o[0:0]
     6/9: $0\vsync_o[0:0]
     7/9: $0\hsync_o[0:0]
     8/9: $0\colorB_index_o[7:0]
     9/9: $0\colorA_index_o[7:0]
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1067'.
     1/1: $1\v_count_next_state[9:0]
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1062'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1061'.
     1/1: $1\h_count_next_state[9:0]
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1057'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1054'.
     1/3: $2\v_count_next[9:0]
     2/3: $1\v_count_next[9:0]
     3/3: $1\h_count_next[9:0]
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1049'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1044'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1040'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1036'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1034'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1032'.
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:450$1029'.
     1/1: $0\vgen_reg_data_o[15:0]
Creating decoders for process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
     1/42: $0\intr_signal_o[3:0] [3]
     2/42: $0\intr_signal_o[3:0] [2:0]
     3/42: $0\copp_reg_data_o[15:0] [9:0]
     4/42: $0\copp_reg_data_o[15:0] [15]
     5/42: $0\pa_gfx_ctrl_set[0:0]
     6/42: $0\pa_line_start_set[0:0]
     7/42: $0\copp_reg_data_o[15:0] [14:10]
     8/42: $0\line_set_addr[15:0]
     9/42: $0\pb_gfx_ctrl_set[0:0]
    10/42: $0\pb_line_start_set[0:0]
    11/42: $0\pb_fine_vscroll[5:0]
    12/42: $0\pb_fine_hscroll[4:0]
    13/42: $0\pb_v_repeat[1:0]
    14/42: $0\pb_h_repeat[1:0]
    15/42: $0\pb_tile_height[3:0]
    16/42: $0\pb_tile_in_vram[0:0]
    17/42: $0\pb_disp_in_tile[0:0]
    18/42: $0\pb_tile_bank[5:0]
    19/42: $0\pb_bitmap[0:0]
    20/42: $0\pb_bpp[1:0]
    21/42: $0\pb_colorbase[7:0]
    22/42: $0\pb_line_len[15:0]
    23/42: $0\pb_start_addr[15:0]
    24/42: $0\pb_blank[0:0]
    25/42: $0\pa_fine_vscroll[5:0]
    26/42: $0\pa_fine_hscroll[4:0]
    27/42: $0\pa_v_repeat[1:0]
    28/42: $0\pa_h_repeat[1:0]
    29/42: $0\pa_tile_height[3:0]
    30/42: $0\pa_tile_in_vram[0:0]
    31/42: $0\pa_disp_in_tile[0:0]
    32/42: $0\pa_tile_bank[5:0]
    33/42: $0\pa_bitmap[0:0]
    34/42: $0\pa_bpp[1:0]
    35/42: $0\pa_colorbase[7:0]
    36/42: $0\pa_line_len[15:0]
    37/42: $0\pa_start_addr[15:0]
    38/42: $0\pa_blank[0:0]
    39/42: $0\vid_right[9:0]
    40/42: $0\vid_left[9:0]
    41/42: $0\border_color[7:0]
    42/42: $0\copp_reg_wr_o[0:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:199$146'.
     1/34: $0\reg_rw_addr[15:0] [15:8]
     2/34: $0\reg_rw_addr[15:0] [7:0]
     3/34: $0\reg_rw_incr[15:0] [7:0]
     4/34: $0\reg_wr_addr[15:0] [7:0]
     5/34: $0\reg_wr_incr[15:0] [7:0]
     6/34: $0\reg_rd_addr[15:0] [7:0]
     7/34: $0\reg_rd_incr[15:0] [7:0]
     8/34: $0\reg_xr_addr[15:0] [7:0]
     9/34: $0\timer_latch_val[7:0]
    10/34: $0\reg_data_even[7:0]
    11/34: $0\reg_xr_data_even[7:0]
    12/34: $0\reg_wr_addr[15:0] [15:8]
    13/34: $0\vram_rw_wr[0:0]
    14/34: $0\vram_rw_rd[0:0]
    15/34: $0\vram_rd[0:0]
    16/34: $0\xr_rd[0:0]
    17/34: $0\reg_rw_data[15:0]
    18/34: $0\reg_rw_incr[15:0] [15:8]
    19/34: $0\reconfig_o[0:0]
    20/34: $0\reg_wr_incr[15:0] [15:8]
    21/34: $0\reg_rd_addr[15:0] [15:8]
    22/34: $0\reg_rd_data[15:0]
    23/34: $0\reg_rd_incr[15:0] [15:8]
    24/34: $0\reg_xr_addr[15:0] [15:8]
    25/34: $0\reg_xr_data[15:0]
    26/34: $0\intr_clear_o[3:0]
    27/34: $0\regs_data_o[15:0]
    28/34: $0\regs_addr_o[15:0]
    29/34: $0\regs_wrmask_o[3:0]
    30/34: $0\regs_wr_o[0:0]
    31/34: $0\regs_xr_sel_o[0:0]
    32/34: $0\regs_vram_sel_o[0:0]
    33/34: $0\intr_mask[3:0]
    34/34: $0\boot_select_o[1:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:185$141'.
     1/2: $0\LFSR[18:0]
     2/2: $0\reg_LFSR[15:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:170$137'.
     1/2: $0\reg_timer_frac[11:0]
     2/2: $0\reg_timer[15:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$110'.
     1/1: $1\bus_data_o[7:0]
Creating decoders for process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:114$1019'.
Creating decoders for process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
     1/20: $3\vram_data_in[15:0]
     2/20: $3\vram_wr_mask[3:0]
     3/20: $3\vram_addr[15:0]
     4/20: $3\vram_wr[0:0]
     5/20: $3\vram_sel[0:0]
     6/20: $3\blit_ack_next[0:0]
     7/20: $2\vram_data_in[15:0]
     8/20: $2\vram_wr_mask[3:0]
     9/20: $2\vram_addr[15:0]
    10/20: $2\vram_wr[0:0]
    11/20: $2\vram_sel[0:0]
    12/20: $2\regs_ack_next[0:0]
    13/20: $2\blit_ack_next[0:0]
    14/20: $1\vram_data_in[15:0]
    15/20: $1\vram_wr_mask[3:0]
    16/20: $1\vram_addr[15:0]
    17/20: $1\vram_wr[0:0]
    18/20: $1\vram_sel[0:0]
    19/20: $1\blit_ack_next[0:0]
    20/20: $1\regs_ack_next[0:0]
Creating decoders for process `\copper.$proc$./copper.sv:208$95'.
Creating decoders for process `\copper.$proc$./copper.sv:257$88'.
     1/17: $0\ram_wr_addr_out[15:0] [9]
     2/17: $0\ram_wr_addr_out[15:0] [8]
     3/17: $0\ram_wr_addr_out[15:0] [15:13]
     4/17: $0\ram_wr_addr_out[15:0] [12:10]
     5/17: $0\ram_wr_addr_out[15:0] [7:0]
     6/17: $0\copper_pc_skip[9:0]
     7/17: $0\h_reached[0:0]
     8/17: $0\v_reached[0:0]
     9/17: $0\xr_wr_en[0:0]
    10/17: $0\ram_rd_strobe[0:0]
    11/17: $0\ram_wr_data_out[15:0]
    12/17: $0\reg_reserved[4:0]
    13/17: $0\copper_en[0:0]
    14/17: $0\copper_pc[9:0]
    15/17: $0\copper_init_pc[9:0]
    16/17: $0\copper_ex_state[2:0]
    17/17: $0\r_insn[31:0]
Creating decoders for process `\copper.$proc$./copper.sv:0$84'.
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:275$996'.
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$989'.
     1/6: $2\copp_addr[9:0]
     2/6: $2\copp_rd_en[0:0]
     3/6: $2\copp_rd_ack_next[0:0]
     4/6: $1\copp_addr[9:0]
     5/6: $1\copp_rd_en[0:0]
     6/6: $1\copp_rd_ack_next[0:0]
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$982'.
     1/6: $2\tile_addr_next[12:0]
     2/6: $2\tile_rd_en[0:0]
     3/6: $2\tile_rd_ack_next[0:0]
     4/6: $1\tile_addr_next[12:0]
     5/6: $1\tile_rd_en[0:0]
     6/6: $1\tile_rd_ack_next[0:0]
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
     1/10: $5\colorB_addr[7:0]
     2/10: $4\colorB_addr[7:0]
     3/10: $2\colorA_addr[7:0]
     4/10: $2\color_rd_en[0:0]
     5/10: $2\color_rd_ack_next[0:0]
     6/10: $3\colorB_addr[7:0]
     7/10: $2\colorB_addr[7:0]
     8/10: $1\colorA_addr[7:0]
     9/10: $1\color_rd_en[0:0]
    10/10: $1\color_rd_ack_next[0:0]
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
     1/4: $2\xreg_wr_o[0:0]
     2/4: $2\xreg_rd_ack_next[0:0]
     3/4: $1\xreg_wr_o[0:0]
     4/4: $1\xreg_rd_ack_next[0:0]
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$960'.
     1/3: $3\xr_data_o[15:0]
     2/3: $2\xr_data_o[15:0]
     3/3: $1\xr_data_o[15:0]
Creating decoders for process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
     1/8: $2\copp_wr_en[0:0]
     2/8: $2\tile_wr_en[0:0]
     3/8: $2\color_wr_en[0:0]
     4/8: $1\xr_wr_ack_next[0:0]
     5/8: $1\copp_wr_en[0:0]
     6/8: $1\tile_wr_en[0:0]
     7/8: $1\color_wr_en[0:0]
     8/8: $1\copp_wr_ack_next[0:0]
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:0$71'.
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:86$67'.
     1/13: $0\bytedata_o[7:0]
     2/13: $0\bytesel_o[0:0]
     3/13: $0\reg_num_o[3:0]
     4/13: $0\read_strobe_o[0:0]
     5/13: $0\write_strobe_o[0:0]
     6/13: $0\cs_r[4:0]
     7/13: $0\data_r[2][7:0]
     8/13: $0\data_r[1][7:0]
     9/13: $0\data_r[0][7:0]
    10/13: $0\reg_num_r[1][3:0]
    11/13: $0\reg_num_r[0][3:0]
    12/13: $0\bytesel_r[1:0]
    13/13: $0\read_r[1:0]
Creating decoders for process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
     1/1: $0\blend_rgb_o[11:0]
Creating decoders for process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:250$6'.
     1/1: $0\reset[0:0]
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:145$5'.

18.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\shift_out' from process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:0$865'.
No latch inferred for signal `\vram.\data_out' from process `\vram.$proc$./vram.sv:0$384'.
No latch inferred for signal `\video_playfield.\pf_fetch_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_tile_addr' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\vram_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\tilemem_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\fetch_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_initial_buf_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_words_ready_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_tile_attr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_data_word0_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_data_word1_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_data_word2_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\pf_data_word3_next' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.$result' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.tile_char' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.tile_y' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.tilebank' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.bpp' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.tile_8x16' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:183$273.vrev' from process `\video_playfield.$proc$./video_playfield.sv:0$289'.
No latch inferred for signal `\video_playfield.\mem_fetch_hcount' from process `\video_playfield.$proc$./video_playfield.sv:0$288'.
No latch inferred for signal `\video_playfield.\mem_fetch_next' from process `\video_playfield.$proc$./video_playfield.sv:0$283'.
No latch inferred for signal `\video_playfield.\h_start_line_fetch' from process `\video_playfield.$proc$./video_playfield.sv:0$280'.
No latch inferred for signal `\video_playfield.\scanout_end' from process `\video_playfield.$proc$./video_playfield.sv:0$277'.
No latch inferred for signal `\video_playfield.\scanout_start' from process `\video_playfield.$proc$./video_playfield.sv:0$274'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\v_count_next_state' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1067'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\v_state_next' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1062'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\h_count_next_state' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1061'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\h_state_next' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1057'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\h_count_next' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1054'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\v_count_next' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1054'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\last_frame_pixel' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1049'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\last_visible_pixel' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1044'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\h_line_last_pixel' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1040'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\dv_display_ena' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1036'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\vsync' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1034'.
No latch inferred for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\hsync' from process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1032'.
No latch inferred for signal `\reg_interface.\bus_data_o' from process `\reg_interface.$proc$./reg_interface.sv:0$110'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\vram_sel' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\vram_wr' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\vram_wr_mask' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\vram_addr' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\vram_data_in' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\regs_ack_next' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\blit_ack_next' from process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
No latch inferred for signal `\copper.\copp_reset' from process `\copper.$proc$./copper.sv:0$84'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_rd_en' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$989'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_addr' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$989'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_rd_ack_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$989'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\tile_rd_en' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$982'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\tile_addr_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$982'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\tile_rd_ack_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$982'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\color_rd_en' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\colorA_addr' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\colorB_addr' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\color_rd_ack_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xreg_wr_o' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xreg_addr_o' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xreg_data_o' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xreg_rd_ack_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xr_data_o' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$960'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\color_wr_en' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\tile_wr_en' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_wr_en' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_wr_ack_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
No latch inferred for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xr_wr_ack_next' from process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
No latch inferred for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\r_alpha25' from process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
No latch inferred for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\g_alpha25' from process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
No latch inferred for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\b_alpha25' from process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
No latch inferred for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\r_alpha50' from process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
No latch inferred for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\g_alpha50' from process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
No latch inferred for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\b_alpha50' from process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.

18.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_done_intr_o' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5277' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_vram_sel_o' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5278' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_wr_o' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5279' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_addr_o' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5280' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_A_const' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5281' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_B_const' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5282' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_B_not' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5283' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_C_use_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5284' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_decrement' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5285' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_transp_8b' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5286' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_ctrl_transp_T' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5287' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_shift_count' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5288' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_shift_f_mask' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5289' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_shift_l_mask' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5290' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_mod_A' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5291' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_mod_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5292' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_mod_C' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5293' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_mod_D' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5294' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_src_A' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5295' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_src_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5296' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_val_C' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5297' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_dst_D' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5298' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_lines' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5299' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_words' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5300' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_count' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5301' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_first_word' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5302' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\last_A' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5303' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\last_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5304' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\last_word' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5305' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\val_A' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5306' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\val_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5307' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\result_T4' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5308' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\result_T8' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5309' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\blit_state' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
  created $dff cell `$procdff$5310' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_A_const' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5311' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_B_const' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5312' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_B_not' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5313' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_C_use_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5314' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_decrement' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5315' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_transp_8b' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5316' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_ctrl_transp_T' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5317' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_shift_count' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5318' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_shift_f_mask' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5319' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_shift_l_mask' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5320' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_mod_A' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5321' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_src_A' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5322' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_mod_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5323' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_src_B' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5324' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_mod_C' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5325' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_val_C' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5326' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_mod_D' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5327' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_dst_D' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5328' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_lines' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5329' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_words' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5330' with positive edge clock.
Creating register for signal `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.\xreg_blit_queued' using process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
  created $dff cell `$procdff$5331' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1386$722'.
  created $adff cell `$procdff$5332' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1328$717'.
  created $dff cell `$procdff$5333' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1251$713'.
  created $adff cell `$procdff$5334' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1193$708'.
  created $dff cell `$procdff$5335' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1122$705'.
  created $adff cell `$procdff$5336' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1072$702'.
  created $dff cell `$procdff$5337' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1001$699'.
  created $adff cell `$procdff$5338' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:951$696'.
  created $dff cell `$procdff$5339' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:906$694'.
  created $dff cell `$procdff$5340' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:868$692'.
  created $dff cell `$procdff$5341' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:789$688'.
  created $adff cell `$procdff$5342' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:731$683'.
  created $dff cell `$procdff$5343' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654$679'.
  created $adff cell `$procdff$5344' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:596$674'.
  created $dff cell `$procdff$5345' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:525$671'.
  created $adff cell `$procdff$5346' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:475$668'.
  created $dff cell `$procdff$5347' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:404$665'.
  created $adff cell `$procdff$5348' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:354$662'.
  created $dff cell `$procdff$5349' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:309$660'.
  created $dff cell `$procdff$5350' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$658'.
  created $dff cell `$procdff$5351' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.\rd_data_o' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:47$1137'.
  created $dff cell `$procdff$5352' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:43$1129_ADDR' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:41$1130'.
  created $dff cell `$procdff$5353' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:43$1129_DATA' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:41$1130'.
  created $dff cell `$procdff$5354' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:43$1129_EN' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:41$1130'.
  created $dff cell `$procdff$5355' with positive edge clock.
Creating register for signal `\xosera_main.\bus_intr_o' using process `\xosera_main.$proc$./xosera_main.sv:403$400'.
  created $dff cell `$procdff$5356' with positive edge clock.
Creating register for signal `\xosera_main.\intr_status' using process `\xosera_main.$proc$./xosera_main.sv:403$400'.
  created $dff cell `$procdff$5357' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:80$1123'.
  created $dff cell `$procdff$5358' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:76$1115_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:74$1116'.
  created $dff cell `$procdff$5359' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:76$1115_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:74$1116'.
  created $dff cell `$procdff$5360' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:76$1115_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:74$1116'.
  created $dff cell `$procdff$5361' with positive edge clock.
Creating register for signal `\vram.\read_bank' using process `\vram.$proc$./vram.sv:124$383'.
  created $dff cell `$procdff$5362' with positive edge clock.
Creating register for signal `\video_playfield.\vram_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5363' with positive edge clock.
Creating register for signal `\video_playfield.\vram_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5364' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5365' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5366' with positive edge clock.
Creating register for signal `\video_playfield.\scanout' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5367' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_start_hcount' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5368' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_end_hcount' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5369' with positive edge clock.
Creating register for signal `\video_playfield.\mem_fetch_active' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5370' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_count' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5371' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_count' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5372' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_x' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5373' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_y' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5374' with positive edge clock.
Creating register for signal `\video_playfield.\pf_line_start' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5375' with positive edge clock.
Creating register for signal `\video_playfield.\pf_fetch' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5376' with positive edge clock.
Creating register for signal `\video_playfield.\pf_addr' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5377' with positive edge clock.
Creating register for signal `\video_playfield.\vram_sel' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5378' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_sel' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5379' with positive edge clock.
Creating register for signal `\video_playfield.\fetch_addr' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5380' with positive edge clock.
Creating register for signal `\video_playfield.\pf_initial_buf' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5381' with positive edge clock.
Creating register for signal `\video_playfield.\pf_words_ready' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5382' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_attr' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5383' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word0' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5384' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word1' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5385' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word2' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5386' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word3' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5387' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_full' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5388' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_hrev' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5389' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5390' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels' using process `\video_playfield.$proc$./video_playfield.sv:343$342'.
  created $dff cell `$procdff$5391' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:80$1111'.
  created $dff cell `$procdff$5392' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:76$1103_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:74$1104'.
  created $dff cell `$procdff$5393' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:76$1103_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:74$1104'.
  created $dff cell `$procdff$5394' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:76$1103_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:74$1104'.
  created $dff cell `$procdff$5395' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.\rd_data_o' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:51$1101'.
  created $dff cell `$procdff$5396' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:47$1093_ADDR' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:45$1094'.
  created $dff cell `$procdff$5397' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:47$1093_DATA' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:45$1094'.
  created $dff cell `$procdff$5398' with positive edge clock.
Creating register for signal `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./coppermem.sv:47$1093_EN' using process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:45$1094'.
  created $dff cell `$procdff$5399' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.\rd_data_o' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:47$1089'.
  created $dff cell `$procdff$5400' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:43$1081_ADDR' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:41$1082'.
  created $dff cell `$procdff$5401' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:43$1081_DATA' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:41$1082'.
  created $dff cell `$procdff$5402' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:43$1081_EN' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:41$1082'.
  created $dff cell `$procdff$5403' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\genblk1.pb_vram_rd' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
  created $dff cell `$procdff$5404' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\genblk1.pb_vram_rd_save' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
  created $dff cell `$procdff$5405' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\genblk1.pb_vram_rd_data' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
  created $dff cell `$procdff$5406' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\genblk1.pb_tilemem_rd' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
  created $dff cell `$procdff$5407' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\genblk1.pb_tilemem_rd_save' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
  created $dff cell `$procdff$5408' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\genblk1.pb_tilemem_rd_data' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
  created $dff cell `$procdff$5409' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\vsync_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5410' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\hsync_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5411' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\dv_de_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5412' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\colorA_index_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5413' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\colorB_index_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5414' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\h_state' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5415' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\h_count' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5416' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\v_state' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5417' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\v_count' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
  created $dff cell `$procdff$5418' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\vgen_reg_data_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:450$1029'.
  created $dff cell `$procdff$5419' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\intr_signal_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5420' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_reg_wr_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5421' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_reg_data_o' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5422' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\border_color' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5423' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\vid_left' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5424' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\vid_right' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5425' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_blank' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5426' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_start_addr' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5427' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_line_len' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5428' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_colorbase' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5429' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_bpp' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5430' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_bitmap' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5431' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_tile_bank' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5432' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_disp_in_tile' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5433' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_tile_in_vram' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5434' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_tile_height' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5435' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_h_repeat' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5436' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_v_repeat' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5437' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_fine_hscroll' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5438' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_fine_vscroll' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5439' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_line_start_set' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5440' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pa_gfx_ctrl_set' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5441' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_blank' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5442' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_start_addr' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5443' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_line_len' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5444' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_colorbase' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5445' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_bpp' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5446' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_bitmap' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5447' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_tile_bank' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5448' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_disp_in_tile' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5449' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_tile_in_vram' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5450' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_tile_height' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5451' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_h_repeat' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5452' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_v_repeat' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5453' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_fine_hscroll' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5454' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_fine_vscroll' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5455' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_line_start_set' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5456' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\pb_gfx_ctrl_set' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5457' with positive edge clock.
Creating register for signal `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.\line_set_addr' using process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
  created $dff cell `$procdff$5458' with positive edge clock.
Creating register for signal `\reg_interface.\reconfig_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5459' with positive edge clock.
Creating register for signal `\reg_interface.\boot_select_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5460' with positive edge clock.
Creating register for signal `\reg_interface.\regs_vram_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5461' with positive edge clock.
Creating register for signal `\reg_interface.\regs_xr_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5462' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wr_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5463' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wrmask_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5464' with positive edge clock.
Creating register for signal `\reg_interface.\regs_addr_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5465' with positive edge clock.
Creating register for signal `\reg_interface.\regs_data_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5466' with positive edge clock.
Creating register for signal `\reg_interface.\intr_clear_o' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5467' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xr_addr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5468' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xr_data' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5469' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_incr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5470' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_addr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5471' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_data' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5472' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_incr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5473' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_addr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5474' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rw_incr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5475' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rw_addr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5476' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rw_data' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5477' with positive edge clock.
Creating register for signal `\reg_interface.\xr_rd' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5478' with positive edge clock.
Creating register for signal `\reg_interface.\vram_rd' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5479' with positive edge clock.
Creating register for signal `\reg_interface.\vram_rw_rd' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5480' with positive edge clock.
Creating register for signal `\reg_interface.\vram_rw_wr' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5481' with positive edge clock.
Creating register for signal `\reg_interface.\intr_mask' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5482' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xr_data_even' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5483' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data_even' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5484' with positive edge clock.
Creating register for signal `\reg_interface.\timer_latch_val' using process `\reg_interface.$proc$./reg_interface.sv:199$146'.
  created $dff cell `$procdff$5485' with positive edge clock.
Creating register for signal `\reg_interface.\LFSR' using process `\reg_interface.$proc$./reg_interface.sv:185$141'.
  created $dff cell `$procdff$5486' with positive edge clock.
Creating register for signal `\reg_interface.\reg_LFSR' using process `\reg_interface.$proc$./reg_interface.sv:185$141'.
  created $dff cell `$procdff$5487' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer' using process `\reg_interface.$proc$./reg_interface.sv:170$137'.
  created $dff cell `$procdff$5488' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_frac' using process `\reg_interface.$proc$./reg_interface.sv:170$137'.
  created $dff cell `$procdff$5489' with positive edge clock.
Creating register for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\regs_ack_o' using process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:114$1019'.
  created $dff cell `$procdff$5490' with positive edge clock.
Creating register for signal `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.\blit_ack_o' using process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:114$1019'.
  created $dff cell `$procdff$5491' with positive edge clock.
Creating register for signal `\copper.\r_insn' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5492' with positive edge clock.
Creating register for signal `\copper.\copper_ex_state' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `\copper.\copper_init_pc' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `\copper.\copper_pc' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\copper.\copper_en' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\copper.\reg_reserved' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `\copper.\ram_rd_strobe' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `\copper.\ram_wr_data_out' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `\copper.\ram_wr_addr_out' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `\copper.\xr_wr_en' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `\copper.\v_reached' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\copper.\h_reached' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\copper.\copper_pc_skip' using process `\copper.$proc$./copper.sv:257$88'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\xr_ack_o' using process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:275$996'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\copp_xr_ack_o' using process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:275$996'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.\tile_addr' using process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:275$996'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `\bus_interface.\write_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `\bus_interface.\read_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_o' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_o' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `\bus_interface.\bytedata_o' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `\bus_interface.\cs_r' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `\bus_interface.\read_r' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_r' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_r[0]' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_r[1]' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `\bus_interface.\data_r[0]' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `\bus_interface.\data_r[1]' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `\bus_interface.\data_r[2]' using process `\bus_interface.$proc$./bus_interface.sv:86$67'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\vsync_o' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\hsync_o' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\dv_de_o' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\blend_rgb_o' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\dv_de_1' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\hsync_1' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.\vsync_1' using process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `\xosera_upd.\reset' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:250$6'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_intr_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:145$5'.
  created $dff cell `$procdff$5529' with positive edge clock.
Creating register for signal `\xosera_upd.\reconfig_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:145$5'.
  created $dff cell `$procdff$5530' with positive edge clock.
Creating register for signal `\xosera_upd.\boot_select_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:145$5'.
  created $dff cell `$procdff$5531' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_data_out_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:145$5'.
  created $dff cell `$procdff$5532' with positive edge clock.

18.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

18.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 18 empty switches in `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
Removing empty process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:245$872'.
Found and cleaned up 1 empty switch in `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:0$865'.
Removing empty process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:0$865'.
Found and cleaned up 4 empty switches in `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
Removing empty process `$paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.$proc$./blitter.sv:70$863'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$725'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1386$722'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1386$722'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$721'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1328$717'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1328$717'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$716'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1251$713'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1251$713'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$712'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1193$708'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1193$708'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$707'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1122$705'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$704'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1072$702'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1072$702'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$701'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1001$699'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$698'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:951$696'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:951$696'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$695'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:906$694'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:906$694'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$693'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:868$692'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$691'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:789$688'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:789$688'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$687'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:731$683'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:731$683'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$682'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654$679'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654$679'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$678'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:596$674'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:596$674'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$673'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:525$671'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$670'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:475$668'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:475$668'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$667'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:404$665'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$664'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:354$662'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:354$662'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$661'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:309$660'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:309$660'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$659'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$658'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:47$1137'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:47$1137'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:41$1130'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:41$1130'.
Found and cleaned up 2 empty switches in `\xosera_main.$proc$./xosera_main.sv:403$400'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:403$400'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:80$1123'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:80$1123'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:74$1116'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:74$1116'.
Found and cleaned up 1 empty switch in `\vram.$proc$./vram.sv:0$384'.
Removing empty process `vram.$proc$./vram.sv:0$384'.
Removing empty process `vram.$proc$./vram.sv:124$383'.
Found and cleaned up 18 empty switches in `\video_playfield.$proc$./video_playfield.sv:343$342'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:343$342'.
Found and cleaned up 20 empty switches in `\video_playfield.$proc$./video_playfield.sv:0$289'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$289'.
Found and cleaned up 1 empty switch in `\video_playfield.$proc$./video_playfield.sv:0$288'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$288'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$283'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$280'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$277'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$274'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:80$1111'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:80$1111'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:74$1104'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:74$1104'.
Found and cleaned up 1 empty switch in `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:51$1101'.
Removing empty process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:51$1101'.
Found and cleaned up 1 empty switch in `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:45$1094'.
Removing empty process `$paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.$proc$./coppermem.sv:45$1094'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:47$1089'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:47$1089'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:41$1082'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:41$1082'.
Found and cleaned up 4 empty switches in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:203$1071'.
Found and cleaned up 1 empty switch in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:530$1068'.
Found and cleaned up 1 empty switch in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1067'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1067'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1062'.
Found and cleaned up 1 empty switch in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1061'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1061'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1057'.
Found and cleaned up 2 empty switches in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1054'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1054'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1049'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1044'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1040'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1036'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1034'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:0$1032'.
Found and cleaned up 1 empty switch in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:450$1029'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:450$1029'.
Found and cleaned up 4 empty switches in `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
Removing empty process `$paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./video_gen.sv:293$1028'.
Found and cleaned up 17 empty switches in `\reg_interface.$proc$./reg_interface.sv:199$146'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:199$146'.
Found and cleaned up 2 empty switches in `\reg_interface.$proc$./reg_interface.sv:185$141'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:185$141'.
Found and cleaned up 2 empty switches in `\reg_interface.$proc$./reg_interface.sv:170$137'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:170$137'.
Found and cleaned up 1 empty switch in `\reg_interface.$proc$./reg_interface.sv:0$110'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$110'.
Removing empty process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:114$1019'.
Found and cleaned up 3 empty switches in `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
Removing empty process `$paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.$proc$./vram_arb.sv:0$1013'.
Removing empty process `copper.$proc$./copper.sv:208$95'.
Found and cleaned up 20 empty switches in `\copper.$proc$./copper.sv:257$88'.
Removing empty process `copper.$proc$./copper.sv:257$88'.
Removing empty process `copper.$proc$./copper.sv:0$84'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:275$996'.
Found and cleaned up 2 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$989'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$989'.
Found and cleaned up 2 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$982'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$982'.
Found and cleaned up 2 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$975'.
Found and cleaned up 2 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$967'.
Found and cleaned up 3 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$960'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$960'.
Found and cleaned up 2 empty switches in `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
Removing empty process `$paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.$proc$./xrmem_arb.sv:0$952'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:0$71'.
Found and cleaned up 3 empty switches in `\bus_interface.$proc$./bus_interface.sv:86$67'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:86$67'.
Found and cleaned up 4 empty switches in `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
Removing empty process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:146$931'.
Removing empty process `$paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.$proc$./video_blend.sv:0$921'.
Found and cleaned up 1 empty switch in `\xosera_upd.$proc$upduino/xosera_upd.sv:250$6'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:250$6'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:145$5'.
Cleaned up 173 empty switches.

18.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.
<suppressed ~55 debug messages>
Optimizing module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Optimizing module xosera_main.
<suppressed ~2 debug messages>
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Optimizing module vram.
<suppressed ~2 debug messages>
Optimizing module video_playfield.
<suppressed ~121 debug messages>
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Optimizing module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
Optimizing module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Optimizing module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
<suppressed ~10 debug messages>
Optimizing module reg_interface.
<suppressed ~19 debug messages>
Optimizing module $paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.
Optimizing module copper.
<suppressed ~4 debug messages>
Optimizing module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
<suppressed ~6 debug messages>
Optimizing module bus_interface.
<suppressed ~5 debug messages>
Optimizing module $paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.
<suppressed ~7 debug messages>
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

18.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\blitter\EN_BLIT_DECREMENT=s32'00000000000000000000000000000001.
Deleting now unused module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Deleting now unused module xosera_main.
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Deleting now unused module vram.
Deleting now unused module video_playfield.
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\coppermem\AWIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Deleting now unused module $paramod\video_gen\EN_VID_PF_B=s32'00000000000000000000000000000001.
Deleting now unused module reg_interface.
Deleting now unused module $paramod\vram_arb\EN_BLIT=s32'00000000000000000000000000000001.
Deleting now unused module copper.
Deleting now unused module $paramod\xrmem_arb\EN_VID_PF_B=s32'00000000000000000000000000000001.
Deleting now unused module bus_interface.
Deleting now unused module $paramod$8e7334d0d5112f293404f33ff24230f2a07944f4\video_blend.
<suppressed ~18 debug messages>

18.5. Executing TRIBUF pass.

18.6. Executing DEMINOUT pass (demote inout ports to input or output).

18.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~80 debug messages>

18.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 77 unused cells and 1937 unused wires.
<suppressed ~85 debug messages>

18.9. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

18.10. Executing OPT pass (performing simple optimizations).

18.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~1524 debug messages>
Removed a total of 508 cells.

18.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:152$1023: \xosera_main.video_gen.video_pf_a.vram_sel_o -> 1'1
      Replacing known input bits on port B of cell $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:154$1025: \xosera_main.video_gen.video_pf_a.tilemem_sel_o -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.$procmux$3481.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2273.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2281.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2283.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2291.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2293.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2301.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2303.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2316.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2326.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2328.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2330.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2340.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2342.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2344.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2354.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2356.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2358.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2367.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2369.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2378.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2380.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2389.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2391.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2400.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2402.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2411.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2413.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2425.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2434.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2444.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2446.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2456.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2458.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2468.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2470.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2472.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2487.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2489.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2491.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2506.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2508.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2510.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2525.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2527.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2529.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2544.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2546.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2548.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2562.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2564.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2578.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2580.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2594.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2596.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2610.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2612.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2626.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2628.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2642.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2644.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2654.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2656.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2673.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2675.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2692.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2694.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2711.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2713.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2728.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2730.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2732.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2749.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2751.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2770.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2772.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2774.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2793.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2795.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2797.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2815.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2817.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2835.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2837.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2855.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2857.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2875.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2877.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2896.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2898.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2917.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2919.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2938.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2940.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2961.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2963.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2965.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2986.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2988.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2990.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3011.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3013.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3015.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3036.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3038.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3040.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3060.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3062.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3082.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3084.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3104.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3106.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3126.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3128.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3150.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3152.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3154.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3175.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3177.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3197.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3211.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3218.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3226.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3234.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3236.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3255.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3257.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3259.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3272.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3285.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3300.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3311.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3326.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3343.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3379.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3386.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2281.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2291.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2301.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2326.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2328.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2340.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2342.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2354.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2356.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2367.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2378.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2389.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2400.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2411.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2444.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2456.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2468.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2470.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2487.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2489.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2506.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2508.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2525.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2527.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2544.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2546.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2562.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2578.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2594.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2610.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2626.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2642.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2654.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2673.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2692.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2711.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2728.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2730.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2749.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2770.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2772.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2793.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2795.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2815.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2835.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2855.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2875.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2896.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2917.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2938.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2961.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2963.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2986.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2988.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3011.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3013.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3036.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3038.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3060.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3082.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3104.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3126.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3150.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3152.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3175.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3234.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3255.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3257.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3386.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4675.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4678.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4684.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4687.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4693.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4696.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4702.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4705.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4720.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4723.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4729.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4735.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4741.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4747.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4759.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$4765.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5063.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5069.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5075.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5090.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5096.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5102.
    dead port 2/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5114.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5117.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5123.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5129.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5135.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5141.
    dead port 2/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5144.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5162.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$5168.
Removed 236 multiplexer ports.
<suppressed ~350 debug messages>

18.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$4519: { $flatten\xosera_main.\reg_interface.$procmux$4300_CMP $auto$opt_reduce.cc:134:opt_mux$5539 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$5005: { $flatten\xosera_main.\copper.$procmux$4927_CMP $auto$opt_reduce.cc:134:opt_mux$5541 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4789: { $auto$opt_reduce.cc:134:opt_mux$5545 $auto$opt_reduce.cc:134:opt_mux$5543 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$4563: $auto$opt_reduce.cc:134:opt_mux$5547
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4803: { $flatten\xosera_main.\copper.$procmux$4793_CMP $auto$opt_reduce.cc:134:opt_mux$5549 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$4586: $auto$opt_reduce.cc:134:opt_mux$5551
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$4596: $auto$opt_reduce.cc:134:opt_mux$5553
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_blend.$procmux$5265: { $flatten\xosera_main.\video_blend.$procmux$5269_CMP $flatten\xosera_main.\video_blend.$procmux$5267_CMP $auto$opt_reduce.cc:134:opt_mux$5555 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$3645: $auto$opt_reduce.cc:134:opt_mux$5557
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4942: $auto$opt_reduce.cc:134:opt_mux$5559
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4831: { $flatten\xosera_main.\copper.$procmux$4792_CMP $auto$opt_reduce.cc:134:opt_mux$5561 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3269: $auto$opt_reduce.cc:134:opt_mux$5563
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3282: $auto$opt_reduce.cc:134:opt_mux$5565
    New ctrl vector for $pmux cell $flatten\xosera_main.\genblk1.blitter.$procmux$1275: { $auto$opt_reduce.cc:134:opt_mux$5567 $flatten\xosera_main.\genblk1.blitter.$procmux$1156_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4845: $auto$opt_reduce.cc:134:opt_mux$5569
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4888: $auto$opt_reduce.cc:134:opt_mux$5571
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$4279: $auto$opt_reduce.cc:134:opt_mux$5573
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$4901: { $flatten\xosera_main.\copper.$procmux$4927_CMP $auto$opt_reduce.cc:134:opt_mux$5575 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3269: $auto$opt_reduce.cc:134:opt_mux$5577
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3282: $auto$opt_reduce.cc:134:opt_mux$5579
    New ctrl vector for $pmux cell $flatten\xosera_main.\genblk1.blitter.$procmux$1664: { $flatten\xosera_main.\genblk1.blitter.$procmux$1671_CMP $flatten\xosera_main.\genblk1.blitter.$procmux$1670_CMP $flatten\xosera_main.\genblk1.blitter.$procmux$1669_CMP $auto$opt_reduce.cc:134:opt_mux$5581 $flatten\xosera_main.\genblk1.blitter.$procmux$1667_CMP $flatten\xosera_main.\genblk1.blitter.$procmux$1666_CMP $flatten\xosera_main.\genblk1.blitter.$procmux$1665_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$4351: $auto$opt_reduce.cc:134:opt_mux$5583
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\colormem.$procmux$2021:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [15:1] = { $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] $flatten\xosera_main.\xrmem_arb.\colormem.$0$memwr$\bram$./colormem.sv:43$1129_EN[15:0]$1133 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem_e.$procmux$3409:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_e.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem_o.$procmux$3409:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_o.$0$memwr$\bram$./coppermem.sv:47$1093_EN[15:0]$1097 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$procmux$3420:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [15:1] = { $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$0$memwr$\bram$./colormem.sv:43$1081_EN[15:0]$1085 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tile2mem.$procmux$3398:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] $flatten\xosera_main.\xrmem_arb.\tile2mem.$0$memwr$\bram$./tilemem.sv:76$1103_EN[15:0]$1107 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem.$procmux$2041:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:76$1115_EN[15:0]$1119 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5538: { $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$162_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$161_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$159_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$158_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5546: { $flatten\xosera_main.\reg_interface.$procmux$4300_CMP $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$162_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$161_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$159_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$158_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5552: { $flatten\xosera_main.\reg_interface.$procmux$4226_CMP $flatten\xosera_main.\reg_interface.$procmux$4147_CMP $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$162_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$161_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$159_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$158_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5572: { $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$162_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:401$161_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$159_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$158_Y }
  Optimizing cells in module \xosera_upd.
Performed a total of 32 changes.

18.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

18.10.6. Executing OPT_DFF pass (perform DFF optimizations).

18.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 773 unused wires.
<suppressed ~1 debug messages>

18.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.10.9. Rerunning OPT passes. (Maybe there is more to do..)

18.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~353 debug messages>

18.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3290: { $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2897_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2272_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2314_CMP $auto$opt_reduce.cc:134:opt_mux$5585 $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3186_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2445_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2271_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2282_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3337: { $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2897_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2272_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2314_CMP $auto$opt_reduce.cc:134:opt_mux$5587 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3290: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2897_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2272_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2314_CMP $auto$opt_reduce.cc:134:opt_mux$5589 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3186_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2445_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2271_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2282_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3337: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2897_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2272_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2314_CMP $auto$opt_reduce.cc:134:opt_mux$5591 }
  Optimizing cells in module \xosera_upd.
Performed a total of 4 changes.

18.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

18.10.13. Executing OPT_DFF pass (perform DFF optimizations).

18.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

18.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.10.16. Rerunning OPT passes. (Maybe there is more to do..)

18.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~353 debug messages>

18.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.10.20. Executing OPT_DFF pass (perform DFF optimizations).

18.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.10.23. Finished OPT passes. (There is nothing left to do.)

18.11. Executing FSM pass (extract and optimize FSM).

18.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register xosera_upd.xosera_main.copper.copper_ex_state.
Not marking xosera_upd.xosera_main.genblk1.blitter.blit_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register xosera_upd.xosera_main.video_gen.genblk1.video_pf_b.pf_fetch.
Found FSM state register xosera_upd.xosera_main.video_gen.video_pf_a.pf_fetch.

18.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\xosera_main.copper.copper_ex_state' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\copper.$procdff$5493
  root of input selection tree: $flatten\xosera_main.\copper.$0\copper_ex_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.copper.copp_reset
  found ctrl input: $flatten\xosera_main.\copper.$procmux$4795_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$4860_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$5035_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$4993_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$4934_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$5541
  found ctrl input: $flatten\xosera_main.\copper.$procmux$4927_CMP
  found state code: 3'001
  found ctrl input: \xosera_main.copper.r_insn [0]
  found ctrl input: \xosera_main.copper.r_insn [1]
  found ctrl input: $flatten\xosera_main.\copper.$logic_and$./copper.sv:382$93_Y
  found state code: 3'011
  found ctrl input: \xosera_main.copper.v_reached
  found ctrl input: \xosera_main.copper.h_reached
  found state code: 3'100
  found ctrl input: \xosera_main.copper.copper_en
  found state code: 3'000
  found state code: 3'010
  found ctrl output: $flatten\xosera_main.\copper.$procmux$4795_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$4860_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$4934_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$4993_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$5035_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$5541 $flatten\xosera_main.\copper.$procmux$4927_CMP $flatten\xosera_main.\copper.$logic_and$./copper.sv:382$93_Y \xosera_main.copper.h_reached \xosera_main.copper.v_reached \xosera_main.copper.copp_reset \xosera_main.copper.copper_en \xosera_main.copper.r_insn [1:0] \reset }
  ctrl outputs: { $flatten\xosera_main.\copper.$procmux$5035_CMP $flatten\xosera_main.\copper.$procmux$4993_CMP $flatten\xosera_main.\copper.$procmux$4934_CMP $flatten\xosera_main.\copper.$procmux$4860_CMP $flatten\xosera_main.\copper.$procmux$4795_CMP $flatten\xosera_main.\copper.$0\copper_ex_state[2:0] }
  transition:      3'000 10'-----00--0 ->      3'000 8'00100000
  transition:      3'000 10'-----01--0 ->      3'001 8'00100001
  transition:      3'000 10'-----1---0 ->      3'000 8'00100000
  transition:      3'000 10'---------1 ->      3'000 8'00100000
  transition:      3'100 10'00---0---0 ->      3'100 8'00001100
  transition:      3'100 10'-10--0-000 ->      3'011 8'00001011
  transition:      3'100 10'-11--0-000 ->      3'001 8'00001001
  transition:      3'100 10'-1--00-100 ->      3'011 8'00001011
  transition:      3'100 10'-1--10-100 ->      3'001 8'00001001
  transition:      3'100 10'-1-0-0-010 ->      3'011 8'00001011
  transition:      3'100 10'-1-1-0-010 ->      3'001 8'00001001
  transition:      3'100 10'-1---0-110 ->      3'100 8'00001100
  transition:      3'100 10'1----0---0 ->      3'001 8'00001001
  transition:      3'100 10'-----1---0 ->      3'000 8'00001000
  transition:      3'100 10'---------1 ->      3'000 8'00001000
  transition:      3'010 10'-----0---0 ->      3'011 8'10000011
  transition:      3'010 10'-----1---0 ->      3'000 8'10000000
  transition:      3'010 10'---------1 ->      3'000 8'10000000
  transition:      3'001 10'-----00--0 ->      3'000 8'01000000
  transition:      3'001 10'-----01--0 ->      3'010 8'01000010
  transition:      3'001 10'-----1---0 ->      3'000 8'01000000
  transition:      3'001 10'---------1 ->      3'000 8'01000000
  transition:      3'011 10'-----0---0 ->      3'100 8'00010100
  transition:      3'011 10'-----1---0 ->      3'000 8'00010000
  transition:      3'011 10'---------1 ->      3'000 8'00010000
Extracting FSM `\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5376
  root of input selection tree: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$0\pf_fetch[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.genblk1.video_pf_b.stall_i
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3182_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2282_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2271_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2445_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3186_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2313_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3188_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2490_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3190_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3191_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2314_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2272_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2897_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2964_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3153_CMP
  found state code: 4'0000
  found state code: 4'0111
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:241$318_Y
  found state code: 4'1110
  found ctrl input: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:226$315_Y
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found ctrl input: \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_active
  found ctrl input: \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf_full
  found state code: 4'1000
  found state code: 4'0001
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: \xosera_main.video_gen.pb_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3191_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3190_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3188_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3186_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3182_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3153_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2964_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2897_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2490_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2445_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2314_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2313_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2282_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2272_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2271_CMP
  ctrl inputs: { \xosera_main.video_gen.genblk1.video_pf_b.stall_i \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_active \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:226$315_Y $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:241$318_Y \xosera_main.video_gen.pb_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$0\pf_fetch[3:0] $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2271_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2272_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2282_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2313_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2314_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2445_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2490_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2897_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2964_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3153_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3182_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3186_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3188_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3190_CMP $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3191_CMP }
  transition:     4'0000 7'00----0 ->     4'0000 19'0000000000000100000
  transition:     4'0000 7'01---00 ->     4'0111 19'0111000000000100000
  transition:     4'0000 7'01---10 ->     4'0001 19'0001000000000100000
  transition:     4'0000 7'1-----0 ->     4'0000 19'0000000000000100000
  transition:     4'0000 7'------1 ->     4'0000 19'0000000000000100000
  transition:     4'1000 7'0-----0 ->     4'1001 19'1001000000000000100
  transition:     4'1000 7'1-----0 ->     4'1000 19'1000000000000000100
  transition:     4'1000 7'------1 ->     4'0000 19'0000000000000000100
  transition:     4'0100 7'0---0-0 ->     4'0101 19'0101000010000000000
  transition:     4'0100 7'0---1-0 ->     4'0001 19'0001000010000000000
  transition:     4'0100 7'1-----0 ->     4'0100 19'0100000010000000000
  transition:     4'0100 7'------1 ->     4'0000 19'0000000010000000000
  transition:     4'1100 7'0--0--0 ->     4'1101 19'1101100000000000000
  transition:     4'1100 7'0--1--0 ->     4'0111 19'0111100000000000000
  transition:     4'1100 7'1-----0 ->     4'1100 19'1100100000000000000
  transition:     4'1100 7'------1 ->     4'0000 19'0000100000000000000
  transition:     4'0010 7'0-----0 ->     4'0011 19'0011000000010000000
  transition:     4'0010 7'1-----0 ->     4'0010 19'0010000000010000000
  transition:     4'0010 7'------1 ->     4'0000 19'0000000000010000000
  transition:     4'1010 7'0-----0 ->     4'1011 19'1011000000000001000
  transition:     4'1010 7'1-----0 ->     4'1010 19'1010000000000001000
  transition:     4'1010 7'------1 ->     4'0000 19'0000000000000001000
  transition:     4'0110 7'0-----0 ->     4'0001 19'0001000000000000010
  transition:     4'0110 7'1-----0 ->     4'0110 19'0110000000000000010
  transition:     4'0110 7'------1 ->     4'0000 19'0000000000000000010
  transition:     4'1110 7'0-----0 ->     4'0111 19'0111000000000010000
  transition:     4'1110 7'1-----0 ->     4'1110 19'1110000000000010000
  transition:     4'1110 7'------1 ->     4'0000 19'0000000000000010000
  transition:     4'0001 7'00----0 ->     4'0000 19'0000000000001000000
  transition:     4'0001 7'010---0 ->     4'0010 19'0010000000001000000
  transition:     4'0001 7'011---0 ->     4'0001 19'0001000000001000000
  transition:     4'0001 7'1-----0 ->     4'0001 19'0001000000001000000
  transition:     4'0001 7'------1 ->     4'0000 19'0000000000001000000
  transition:     4'1001 7'0-----0 ->     4'1010 19'1010000100000000000
  transition:     4'1001 7'1-----0 ->     4'1001 19'1001000100000000000
  transition:     4'1001 7'------1 ->     4'0000 19'0000000100000000000
  transition:     4'0101 7'0-----0 ->     4'0110 19'0110000000000000001
  transition:     4'0101 7'1-----0 ->     4'0101 19'0101000000000000001
  transition:     4'0101 7'------1 ->     4'0000 19'0000000000000000001
  transition:     4'1101 7'0---0-0 ->     4'1110 19'1110001000000000000
  transition:     4'1101 7'0---1-0 ->     4'0111 19'0111001000000000000
  transition:     4'1101 7'1-----0 ->     4'1101 19'1101001000000000000
  transition:     4'1101 7'------1 ->     4'0000 19'0000001000000000000
  transition:     4'0011 7'0--0--0 ->     4'0100 19'0100010000000000000
  transition:     4'0011 7'0--1--0 ->     4'0001 19'0001010000000000000
  transition:     4'0011 7'1-----0 ->     4'0011 19'0011010000000000000
  transition:     4'0011 7'------1 ->     4'0000 19'0000010000000000000
  transition:     4'1011 7'0-----0 ->     4'1100 19'1100000001000000000
  transition:     4'1011 7'1-----0 ->     4'1011 19'1011000001000000000
  transition:     4'1011 7'------1 ->     4'0000 19'0000000001000000000
  transition:     4'0111 7'00----0 ->     4'0000 19'0000000000100000000
  transition:     4'0111 7'010---0 ->     4'1000 19'1000000000100000000
  transition:     4'0111 7'011---0 ->     4'0111 19'0111000000100000000
  transition:     4'0111 7'1-----0 ->     4'0111 19'0111000000100000000
  transition:     4'0111 7'------1 ->     4'0000 19'0000000000100000000
Extracting FSM `\xosera_main.video_gen.video_pf_a.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5376
  root of input selection tree: $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3182_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2282_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2271_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2445_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3186_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2313_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3188_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2490_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3190_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3191_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2314_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2272_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2897_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2964_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3153_CMP
  found state code: 4'0000
  found state code: 4'0111
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:241$318_Y
  found state code: 4'1110
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:226$315_Y
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found ctrl input: \xosera_main.video_gen.video_pf_a.mem_fetch_active
  found ctrl input: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
  found state code: 4'1000
  found state code: 4'0001
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: \xosera_main.video_gen.pa_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3191_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3190_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3188_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3186_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3182_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3153_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2964_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2897_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2490_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2445_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2314_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2313_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2282_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2272_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2271_CMP
  ctrl inputs: { \xosera_main.video_gen.video_pf_a.mem_fetch_active \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:226$315_Y $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:241$318_Y \xosera_main.video_gen.pa_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[3:0] $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2271_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2272_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2282_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2313_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2314_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2445_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2490_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2897_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2964_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3153_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3182_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3186_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3188_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3190_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3191_CMP }
  transition:     4'0000 6'0----0 ->     4'0000 19'0000000000000100000
  transition:     4'0000 6'1---00 ->     4'0111 19'0111000000000100000
  transition:     4'0000 6'1---10 ->     4'0001 19'0001000000000100000
  transition:     4'0000 6'-----1 ->     4'0000 19'0000000000000100000
  transition:     4'1000 6'-----0 ->     4'1001 19'1001000000000000100
  transition:     4'1000 6'-----1 ->     4'0000 19'0000000000000000100
  transition:     4'0100 6'---0-0 ->     4'0101 19'0101000010000000000
  transition:     4'0100 6'---1-0 ->     4'0001 19'0001000010000000000
  transition:     4'0100 6'-----1 ->     4'0000 19'0000000010000000000
  transition:     4'1100 6'--0--0 ->     4'1101 19'1101100000000000000
  transition:     4'1100 6'--1--0 ->     4'0111 19'0111100000000000000
  transition:     4'1100 6'-----1 ->     4'0000 19'0000100000000000000
  transition:     4'0010 6'-----0 ->     4'0011 19'0011000000010000000
  transition:     4'0010 6'-----1 ->     4'0000 19'0000000000010000000
  transition:     4'1010 6'-----0 ->     4'1011 19'1011000000000001000
  transition:     4'1010 6'-----1 ->     4'0000 19'0000000000000001000
  transition:     4'0110 6'-----0 ->     4'0001 19'0001000000000000010
  transition:     4'0110 6'-----1 ->     4'0000 19'0000000000000000010
  transition:     4'1110 6'-----0 ->     4'0111 19'0111000000000010000
  transition:     4'1110 6'-----1 ->     4'0000 19'0000000000000010000
  transition:     4'0001 6'0----0 ->     4'0000 19'0000000000001000000
  transition:     4'0001 6'10---0 ->     4'0010 19'0010000000001000000
  transition:     4'0001 6'11---0 ->     4'0001 19'0001000000001000000
  transition:     4'0001 6'-----1 ->     4'0000 19'0000000000001000000
  transition:     4'1001 6'-----0 ->     4'1010 19'1010000100000000000
  transition:     4'1001 6'-----1 ->     4'0000 19'0000000100000000000
  transition:     4'0101 6'-----0 ->     4'0110 19'0110000000000000001
  transition:     4'0101 6'-----1 ->     4'0000 19'0000000000000000001
  transition:     4'1101 6'---0-0 ->     4'1110 19'1110001000000000000
  transition:     4'1101 6'---1-0 ->     4'0111 19'0111001000000000000
  transition:     4'1101 6'-----1 ->     4'0000 19'0000001000000000000
  transition:     4'0011 6'--0--0 ->     4'0100 19'0100010000000000000
  transition:     4'0011 6'--1--0 ->     4'0001 19'0001010000000000000
  transition:     4'0011 6'-----1 ->     4'0000 19'0000010000000000000
  transition:     4'1011 6'-----0 ->     4'1100 19'1100000001000000000
  transition:     4'1011 6'-----1 ->     4'0000 19'0000000001000000000
  transition:     4'0111 6'0----0 ->     4'0000 19'0000000000100000000
  transition:     4'0111 6'10---0 ->     4'1000 19'1000000000100000000
  transition:     4'0111 6'11---0 ->     4'0111 19'0111000000100000000
  transition:     4'0111 6'-----1 ->     4'0000 19'0000000000100000000

18.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$5616' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch$5599' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.copper.copper_ex_state$5592' from module `\xosera_upd'.

18.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 75 unused cells and 75 unused wires.
<suppressed ~78 debug messages>

18.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.copper.copper_ex_state$5592' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\copper.$0\copper_ex_state[2:0] [0].
  Removing unused output signal $flatten\xosera_main.\copper.$0\copper_ex_state[2:0] [1].
  Removing unused output signal $flatten\xosera_main.\copper.$0\copper_ex_state[2:0] [2].
Optimizing FSM `$fsm$\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch$5599' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3153_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$0\pf_fetch[3:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$0\pf_fetch[3:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$0\pf_fetch[3:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$0\pf_fetch[3:0] [3].
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$5616' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3153_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[3:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[3:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[3:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[3:0] [3].

18.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\xosera_main.copper.copper_ex_state$5592' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch$5599' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------------1
  1000 -> -------------1-
  0100 -> ------------1--
  1100 -> -----------1---
  0010 -> ----------1----
  1010 -> ---------1-----
  0110 -> --------1------
  1110 -> -------1-------
  0001 -> ------1--------
  1001 -> -----1---------
  0101 -> ----1----------
  1101 -> ---1-----------
  0011 -> --1------------
  1011 -> -1-------------
  0111 -> 1--------------
Recoding FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$5616' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------------1
  1000 -> -------------1-
  0100 -> ------------1--
  1100 -> -----------1---
  0010 -> ----------1----
  1010 -> ---------1-----
  0110 -> --------1------
  1110 -> -------1-------
  0001 -> ------1--------
  1001 -> -----1---------
  0101 -> ----1----------
  1101 -> ---1-----------
  0011 -> --1------------
  1011 -> -1-------------
  0111 -> 1--------------

18.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\xosera_main.copper.copper_ex_state$5592' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.copper.copper_ex_state$5592 (\xosera_main.copper.copper_ex_state):

  Number of input signals:   10
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \reset
    1: \xosera_main.copper.r_insn [0]
    2: \xosera_main.copper.r_insn [1]
    3: \xosera_main.copper.copper_en
    4: \xosera_main.copper.copp_reset
    5: \xosera_main.copper.v_reached
    6: \xosera_main.copper.h_reached
    7: $flatten\xosera_main.\copper.$logic_and$./copper.sv:382$93_Y
    8: $flatten\xosera_main.\copper.$procmux$4927_CMP
    9: $auto$opt_reduce.cc:134:opt_mux$5541

  Output signals:
    0: $flatten\xosera_main.\copper.$procmux$4795_CMP
    1: $flatten\xosera_main.\copper.$procmux$4860_CMP
    2: $flatten\xosera_main.\copper.$procmux$4934_CMP
    3: $flatten\xosera_main.\copper.$procmux$4993_CMP
    4: $flatten\xosera_main.\copper.$procmux$5035_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'-----00--0   ->     0 5'00100
      1:     0 10'-----1---0   ->     0 5'00100
      2:     0 10'---------1   ->     0 5'00100
      3:     0 10'-----01--0   ->     3 5'00100
      4:     1 10'-----1---0   ->     0 5'00001
      5:     1 10'---------1   ->     0 5'00001
      6:     1 10'-1---0-110   ->     1 5'00001
      7:     1 10'00---0---0   ->     1 5'00001
      8:     1 10'-11--0-000   ->     3 5'00001
      9:     1 10'-1--10-100   ->     3 5'00001
     10:     1 10'-1-1-0-010   ->     3 5'00001
     11:     1 10'1----0---0   ->     3 5'00001
     12:     1 10'-10--0-000   ->     4 5'00001
     13:     1 10'-1--00-100   ->     4 5'00001
     14:     1 10'-1-0-0-010   ->     4 5'00001
     15:     2 10'-----1---0   ->     0 5'10000
     16:     2 10'---------1   ->     0 5'10000
     17:     2 10'-----0---0   ->     4 5'10000
     18:     3 10'-----00--0   ->     0 5'01000
     19:     3 10'-----1---0   ->     0 5'01000
     20:     3 10'---------1   ->     0 5'01000
     21:     3 10'-----01--0   ->     2 5'01000
     22:     4 10'-----1---0   ->     0 5'00010
     23:     4 10'---------1   ->     0 5'00010
     24:     4 10'-----0---0   ->     1 5'00010

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch$5599' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch$5599 (\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch):

  Number of input signals:    7
  Number of output signals:  14
  Number of state bits:      15

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pb_bitmap
    2: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:241$318_Y
    3: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:226$315_Y
    4: \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf_full
    5: \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_active
    6: \xosera_main.video_gen.genblk1.video_pf_b.stall_i

  Output signals:
    0: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3191_CMP
    1: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3190_CMP
    2: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3188_CMP
    3: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3186_CMP
    4: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3182_CMP
    5: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2964_CMP
    6: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2897_CMP
    7: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2490_CMP
    8: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2445_CMP
    9: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2314_CMP
   10: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2313_CMP
   11: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2282_CMP
   12: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2272_CMP
   13: $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2271_CMP

  State encoding:
    0: 15'--------------1  <RESET STATE>
    1: 15'-------------1-
    2: 15'------------1--
    3: 15'-----------1---
    4: 15'----------1----
    5: 15'---------1-----
    6: 15'--------1------
    7: 15'-------1-------
    8: 15'------1--------
    9: 15'-----1---------
   10: 15'----1----------
   11: 15'---1-----------
   12: 15'--1------------
   13: 15'-1-------------
   14: 15'1--------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'00----0   ->     0 14'00000000000000
      1:     0 7'1-----0   ->     0 14'00000000000000
      2:     0 7'------1   ->     0 14'00000000000000
      3:     0 7'01---10   ->     8 14'00000000000000
      4:     0 7'01---00   ->    14 14'00000000000000
      5:     1 7'------1   ->     0 14'00000000000100
      6:     1 7'1-----0   ->     1 14'00000000000100
      7:     1 7'0-----0   ->     9 14'00000000000100
      8:     2 7'------1   ->     0 14'00001000000000
      9:     2 7'1-----0   ->     2 14'00001000000000
     10:     2 7'0---1-0   ->     8 14'00001000000000
     11:     2 7'0---0-0   ->    10 14'00001000000000
     12:     3 7'------1   ->     0 14'10000000000000
     13:     3 7'1-----0   ->     3 14'10000000000000
     14:     3 7'0--0--0   ->    11 14'10000000000000
     15:     3 7'0--1--0   ->    14 14'10000000000000
     16:     4 7'------1   ->     0 14'00000001000000
     17:     4 7'1-----0   ->     4 14'00000001000000
     18:     4 7'0-----0   ->    12 14'00000001000000
     19:     5 7'------1   ->     0 14'00000000001000
     20:     5 7'1-----0   ->     5 14'00000000001000
     21:     5 7'0-----0   ->    13 14'00000000001000
     22:     6 7'------1   ->     0 14'00000000000010
     23:     6 7'1-----0   ->     6 14'00000000000010
     24:     6 7'0-----0   ->     8 14'00000000000010
     25:     7 7'------1   ->     0 14'00000000010000
     26:     7 7'1-----0   ->     7 14'00000000010000
     27:     7 7'0-----0   ->    14 14'00000000010000
     28:     8 7'00----0   ->     0 14'00000000100000
     29:     8 7'------1   ->     0 14'00000000100000
     30:     8 7'010---0   ->     4 14'00000000100000
     31:     8 7'011---0   ->     8 14'00000000100000
     32:     8 7'1-----0   ->     8 14'00000000100000
     33:     9 7'------1   ->     0 14'00010000000000
     34:     9 7'0-----0   ->     5 14'00010000000000
     35:     9 7'1-----0   ->     9 14'00010000000000
     36:    10 7'------1   ->     0 14'00000000000001
     37:    10 7'0-----0   ->     6 14'00000000000001
     38:    10 7'1-----0   ->    10 14'00000000000001
     39:    11 7'------1   ->     0 14'00100000000000
     40:    11 7'0---0-0   ->     7 14'00100000000000
     41:    11 7'1-----0   ->    11 14'00100000000000
     42:    11 7'0---1-0   ->    14 14'00100000000000
     43:    12 7'------1   ->     0 14'01000000000000
     44:    12 7'0--0--0   ->     2 14'01000000000000
     45:    12 7'0--1--0   ->     8 14'01000000000000
     46:    12 7'1-----0   ->    12 14'01000000000000
     47:    13 7'------1   ->     0 14'00000100000000
     48:    13 7'0-----0   ->     3 14'00000100000000
     49:    13 7'1-----0   ->    13 14'00000100000000
     50:    14 7'00----0   ->     0 14'00000010000000
     51:    14 7'------1   ->     0 14'00000010000000
     52:    14 7'010---0   ->     1 14'00000010000000
     53:    14 7'011---0   ->    14 14'00000010000000
     54:    14 7'1-----0   ->    14 14'00000010000000

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$5616' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$5616 (\xosera_main.video_gen.video_pf_a.pf_fetch):

  Number of input signals:    6
  Number of output signals:  14
  Number of state bits:      15

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pa_bitmap
    2: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:241$318_Y
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:226$315_Y
    4: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
    5: \xosera_main.video_gen.video_pf_a.mem_fetch_active

  Output signals:
    0: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3191_CMP
    1: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3190_CMP
    2: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3188_CMP
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3186_CMP
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3182_CMP
    5: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2964_CMP
    6: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2897_CMP
    7: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2490_CMP
    8: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2445_CMP
    9: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2314_CMP
   10: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2313_CMP
   11: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2282_CMP
   12: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2272_CMP
   13: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2271_CMP

  State encoding:
    0: 15'--------------1  <RESET STATE>
    1: 15'-------------1-
    2: 15'------------1--
    3: 15'-----------1---
    4: 15'----------1----
    5: 15'---------1-----
    6: 15'--------1------
    7: 15'-------1-------
    8: 15'------1--------
    9: 15'-----1---------
   10: 15'----1----------
   11: 15'---1-----------
   12: 15'--1------------
   13: 15'-1-------------
   14: 15'1--------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0----0   ->     0 14'00000000000000
      1:     0 6'-----1   ->     0 14'00000000000000
      2:     0 6'1---10   ->     8 14'00000000000000
      3:     0 6'1---00   ->    14 14'00000000000000
      4:     1 6'-----1   ->     0 14'00000000000100
      5:     1 6'-----0   ->     9 14'00000000000100
      6:     2 6'-----1   ->     0 14'00001000000000
      7:     2 6'---1-0   ->     8 14'00001000000000
      8:     2 6'---0-0   ->    10 14'00001000000000
      9:     3 6'-----1   ->     0 14'10000000000000
     10:     3 6'--0--0   ->    11 14'10000000000000
     11:     3 6'--1--0   ->    14 14'10000000000000
     12:     4 6'-----1   ->     0 14'00000001000000
     13:     4 6'-----0   ->    12 14'00000001000000
     14:     5 6'-----1   ->     0 14'00000000001000
     15:     5 6'-----0   ->    13 14'00000000001000
     16:     6 6'-----1   ->     0 14'00000000000010
     17:     6 6'-----0   ->     8 14'00000000000010
     18:     7 6'-----1   ->     0 14'00000000010000
     19:     7 6'-----0   ->    14 14'00000000010000
     20:     8 6'0----0   ->     0 14'00000000100000
     21:     8 6'-----1   ->     0 14'00000000100000
     22:     8 6'10---0   ->     4 14'00000000100000
     23:     8 6'11---0   ->     8 14'00000000100000
     24:     9 6'-----1   ->     0 14'00010000000000
     25:     9 6'-----0   ->     5 14'00010000000000
     26:    10 6'-----1   ->     0 14'00000000000001
     27:    10 6'-----0   ->     6 14'00000000000001
     28:    11 6'-----1   ->     0 14'00100000000000
     29:    11 6'---0-0   ->     7 14'00100000000000
     30:    11 6'---1-0   ->    14 14'00100000000000
     31:    12 6'-----1   ->     0 14'01000000000000
     32:    12 6'--0--0   ->     2 14'01000000000000
     33:    12 6'--1--0   ->     8 14'01000000000000
     34:    13 6'-----1   ->     0 14'00000100000000
     35:    13 6'-----0   ->     3 14'00000100000000
     36:    14 6'0----0   ->     0 14'00000010000000
     37:    14 6'-----1   ->     0 14'00000010000000
     38:    14 6'10---0   ->     1 14'00000010000000
     39:    14 6'11---0   ->    14 14'00000010000000

-------------------------------------

18.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\xosera_main.copper.copper_ex_state$5592' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.genblk1.video_pf_b.pf_fetch$5599' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$5616' from module `\xosera_upd'.

18.12. Executing OPT pass (performing simple optimizations).

18.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~33 debug messages>

18.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

18.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~350 debug messages>

18.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\xosera_main.\xrmem_arb.\tilemem.$procdff$5358 ($dff) from module xosera_upd (D = $flatten\xosera_main.\xrmem_arb.\tilemem.$memrd$\bram$./tilemem.sv:82$1124_DATA, Q = \xosera_main.xrmem_arb.tilemem.rd_data_o).
Adding EN signal on $flatten\xosera_main.\xrmem_arb.\tile2mem.$procdff$5392 ($dff) from module xosera_upd (D = $flatten\xosera_main.\xrmem_arb.\tile2mem.$memrd$\bram$./tilemem.sv:82$1112_DATA, Q = \xosera_main.xrmem_arb.tile2mem.rd_data_o).
Adding EN signal on $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$procdff$5400 ($dff) from module xosera_upd (D = $flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$memrd$\bram$./colormem.sv:49$1090_DATA, Q = \xosera_main.xrmem_arb.genblk1.colormem2.rd_data_o).
Adding EN signal on $flatten\xosera_main.\xrmem_arb.\coppermem_o.$procdff$5396 ($dff) from module xosera_upd (D = $flatten\xosera_main.\xrmem_arb.\coppermem_o.$memrd$\bram$./coppermem.sv:53$1102_DATA, Q = \xosera_main.xrmem_arb.coppermem_o.rd_data_o).
Adding EN signal on $flatten\xosera_main.\xrmem_arb.\coppermem_e.$procdff$5396 ($dff) from module xosera_upd (D = $flatten\xosera_main.\xrmem_arb.\coppermem_e.$memrd$\bram$./coppermem.sv:53$1102_DATA, Q = \xosera_main.xrmem_arb.coppermem_e.rd_data_o).
Adding EN signal on $flatten\xosera_main.\xrmem_arb.\colormem.$procdff$5352 ($dff) from module xosera_upd (D = $flatten\xosera_main.\xrmem_arb.\colormem.$memrd$\bram$./colormem.sv:49$1138_DATA, Q = \xosera_main.xrmem_arb.colormem.rd_data_o).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$5491 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$3\blit_ack_next[0:0], Q = \xosera_main.vram_arb.blit_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$5490 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$2\regs_ack_next[0:0], Q = \xosera_main.vram_arb.regs_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5391 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2069_Y $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2085_Y }, Q = \xosera_main.video_gen.video_pf_a.pf_pixels, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5991 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2069_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:262:slice$5991 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2085_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5390 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2150_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6006 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2146_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5389 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2158_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6008 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2156_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5388 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2171_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5387 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6013 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5386 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6021 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5385 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6025 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5384 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6029 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5383 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_tile_attr_next, Q = \xosera_main.video_gen.video_pf_a.pf_tile_attr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6033 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_tile_attr_next [15:11], Q = \xosera_main.video_gen.video_pf_a.pf_tile_attr [15:11]).
Adding EN signal on $auto$ff.cc:262:slice$6033 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_tile_attr_next [10:0], Q = \xosera_main.video_gen.video_pf_a.pf_tile_attr [10:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5382 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$logic_not$./video_playfield.sv:218$314_Y, Q = \xosera_main.video_gen.video_pf_a.pf_words_ready, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5381 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2096_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6045 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2096_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5377 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2120_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6049 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2120_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr).
Adding EN signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5375 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2195_Y, Q = \xosera_main.video_gen.video_pf_a.pf_line_start).
Adding EN signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5374 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2208_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y).
Adding EN signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5373 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2218_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x).
Adding SRST signal on $auto$ff.cc:262:slice$6077 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2216_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x, rval = 3'000).
Adding EN signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5372 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2230_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_count).
Adding EN signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5371 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2240_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5370 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$and$./video_playfield.sv:555$378_Y, Q = \xosera_main.video_gen.video_pf_a.mem_fetch_active, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5369 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2245_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6102 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:496$367_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5368 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2252_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6104 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2252_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5367 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2257_Y, Q = \xosera_main.video_gen.video_pf_a.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6108 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.video_pf_a.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5366 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o, rval = 13'0000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5365 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.tilemem_sel_next, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5364 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_a.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6114 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [15:13], Q = \xosera_main.video_gen.video_pf_a.vram_addr_o [15:13]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$5363 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.vram_sel_next, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5391 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2085_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels [55:0], rval = 56'00000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5391 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2067_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels [63:56], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6149 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2067_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:262:slice$6148 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2085_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5390 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2150_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6166 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2146_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5389 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2158_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6168 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2156_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5388 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2171_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5387 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word3_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6173 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_data_word3_next[15:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5386 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word2_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6183 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_data_word2_next[15:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5385 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word1_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6191 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_data_word1_next[15:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5384 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word0_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6199 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_data_word0_next[15:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5383 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6207 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_tile_attr_next[15:0] [15:11], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr [15:11]).
Adding EN signal on $auto$ff.cc:262:slice$6207 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_tile_attr_next[15:0] [10:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_attr [10:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5382 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.pf_words_ready_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_words_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6222 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\pf_words_ready_next[0:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_words_ready).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5381 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2096_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6224 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2096_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5377 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2120_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6232 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2120_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_addr).
Adding EN signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5375 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2195_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_line_start).
Adding EN signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5374 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2208_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_y).
Adding EN signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5373 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2218_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_x).
Adding SRST signal on $auto$ff.cc:262:slice$6262 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2216_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_tile_x, rval = 3'000).
Adding EN signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5372 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2230_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_v_count).
Adding EN signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5371 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2240_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5370 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$and$./video_playfield.sv:555$378_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_active, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5369 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2245_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.scanout_end_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6287 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:496$367_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5368 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2252_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.scanout_start_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6289 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2252_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5367 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2257_Y, Q = \xosera_main.video_gen.genblk1.video_pf_b.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6293 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.genblk1.video_pf_b.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5366 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.fetch_addr_next [12:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_addr_o, rval = 13'0000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5365 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_sel_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_sel_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6298 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\tilemem_sel_next[0:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_sel_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5364 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.fetch_addr_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6300 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\fetch_addr_next[15:0] [15:13], Q = \xosera_main.video_gen.genblk1.video_pf_b.vram_addr_o [15:13]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procdff$5363 ($dff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.vram_sel_next, Q = \xosera_main.video_gen.genblk1.video_pf_b.vram_sel_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6335 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$2\vram_sel_next[0:0], Q = \xosera_main.video_gen.genblk1.video_pf_b.vram_sel_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5458 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3648_Y, Q = \xosera_main.video_gen.line_set_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6337 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.video_gen.line_set_addr).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$5457 ($dff) from module xosera_upd (D = 1'0, Q = \xosera_main.video_gen.pb_gfx_ctrl_set).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6341 ($dffe) from module xosera_upd.
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5456 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3658_Y, Q = \xosera_main.video_gen.pb_line_start_set, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6342 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.pb_line_start_set).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5455 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3666_Y, Q = \xosera_main.video_gen.pb_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6346 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pb_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5454 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3674_Y, Q = \xosera_main.video_gen.pb_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$6350 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pb_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5453 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3686_Y, Q = \xosera_main.video_gen.pb_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6354 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pb_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5452 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3698_Y, Q = \xosera_main.video_gen.pb_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6358 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pb_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5451 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3709_Y, Q = \xosera_main.video_gen.pb_tile_height, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6362 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pb_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5450 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3720_Y, Q = \xosera_main.video_gen.pb_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6366 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pb_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5449 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3731_Y, Q = \xosera_main.video_gen.pb_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6370 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pb_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5448 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3742_Y, Q = \xosera_main.video_gen.pb_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6374 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pb_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5447 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3754_Y, Q = \xosera_main.video_gen.pb_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6378 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pb_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5446 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3766_Y, Q = \xosera_main.video_gen.pb_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6382 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pb_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5445 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3778_Y, Q = \xosera_main.video_gen.pb_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6386 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pb_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5444 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3787_Y, Q = \xosera_main.video_gen.pb_line_len, rval = 16'0000000001010000).
Adding EN signal on $auto$ff.cc:262:slice$6390 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.video_gen.pb_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5443 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3797_Y, Q = \xosera_main.video_gen.pb_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6394 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.video_gen.pb_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5442 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3809_Y, Q = \xosera_main.video_gen.pb_blank, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6398 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pb_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5441 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3622_Y, Q = \xosera_main.video_gen.pa_gfx_ctrl_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5440 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3635_Y, Q = \xosera_main.video_gen.pa_line_start_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5439 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3823_Y, Q = \xosera_main.video_gen.pa_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6412 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pa_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5438 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3837_Y, Q = \xosera_main.video_gen.pa_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$6416 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pa_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5437 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3855_Y, Q = \xosera_main.video_gen.pa_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6420 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pa_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5436 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3873_Y, Q = \xosera_main.video_gen.pa_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6424 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pa_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5435 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3890_Y, Q = \xosera_main.video_gen.pa_tile_height, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6428 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pa_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5434 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3907_Y, Q = \xosera_main.video_gen.pa_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6432 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pa_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5433 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3924_Y, Q = \xosera_main.video_gen.pa_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6436 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pa_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5432 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3941_Y, Q = \xosera_main.video_gen.pa_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6440 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pa_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5431 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3959_Y, Q = \xosera_main.video_gen.pa_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6444 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pa_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5430 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3977_Y, Q = \xosera_main.video_gen.pa_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6448 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pa_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5429 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3995_Y, Q = \xosera_main.video_gen.pa_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6452 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pa_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5428 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4010_Y, Q = \xosera_main.video_gen.pa_line_len, rval = 16'0000000001010000).
Adding EN signal on $auto$ff.cc:262:slice$6456 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5427 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4026_Y, Q = \xosera_main.video_gen.pa_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6460 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5426 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4044_Y, Q = \xosera_main.video_gen.pa_blank, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6464 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pa_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5425 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4063_Y, Q = \xosera_main.video_gen.vid_right, rval = 10'1010000000).
Adding EN signal on $auto$ff.cc:262:slice$6468 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_right).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5424 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4083_Y, Q = \xosera_main.video_gen.vid_left, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6472 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_left).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5423 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4109_Y, Q = \xosera_main.video_gen.border_color, rval = 8'00001000).
Adding EN signal on $auto$ff.cc:262:slice$6476 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.border_color).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5422 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$3606_Y $flatten\xosera_main.\video_gen.$procmux$3581_Y }, Q = { \xosera_main.video_gen.copp_reg_data_o [15] \xosera_main.video_gen.copp_reg_data_o [9:0] }, rval = 11'00000000000).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$5422 ($dff) from module xosera_upd (D = 5'00000, Q = \xosera_main.video_gen.copp_reg_data_o [14:10]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6482 ($dffe) from module xosera_upd.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$6482 ($dffe) from module xosera_upd.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$6482 ($dffe) from module xosera_upd.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6482 ($dffe) from module xosera_upd.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$6482 ($dffe) from module xosera_upd.
Adding EN signal on $auto$ff.cc:262:slice$6480 ($sdff) from module xosera_upd (D = { \xosera_main.genblk1.blitter.xreg_data_i [15] \xosera_main.genblk1.blitter.xreg_data_i [9:0] }, Q = { \xosera_main.video_gen.copp_reg_data_o [15] \xosera_main.video_gen.copp_reg_data_o [9:0] }).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5421 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$4132_Y, Q = \xosera_main.video_gen.copp_reg_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5420 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3530_Y, Q = \xosera_main.video_gen.intr_signal_o [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5420 ($dff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [2:0], Q = \xosera_main.video_gen.intr_signal_o [2:0], rval = 3'000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5418 ($dff) from module xosera_upd (D = \xosera_main.video_gen.v_count_next, Q = \xosera_main.video_gen.v_count, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6499 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$2\v_count_next[9:0], Q = \xosera_main.video_gen.v_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5417 ($dff) from module xosera_upd (D = \xosera_main.video_gen.v_state_next, Q = \xosera_main.video_gen.v_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5416 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$add$./video_gen.sv:484$1055_Y, Q = \xosera_main.video_gen.h_count, rval = 10'0000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5415 ($dff) from module xosera_upd (D = \xosera_main.video_gen.h_state_next, Q = \xosera_main.video_gen.h_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5414 ($dff) from module xosera_upd (D = \xosera_main.video_gen.pb_color_index, Q = \xosera_main.video_gen.colorB_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5413 ($dff) from module xosera_upd (D = \xosera_main.video_gen.pa_color_index, Q = \xosera_main.video_gen.colorA_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5412 ($dff) from module xosera_upd (D = \xosera_main.video_gen.dv_display_ena, Q = \xosera_main.video_gen.dv_de_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5411 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:555$1069_Y, Q = \xosera_main.video_gen.hsync_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5410 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:556$1070_Y, Q = \xosera_main.video_gen.vsync_o, rval = 1'0).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$5409 ($dff) from module xosera_upd (D = \xosera_main.video_gen.tilemem_data_i, Q = \xosera_main.video_gen.genblk1.pb_tilemem_rd_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5408 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3430_Y, Q = \xosera_main.video_gen.genblk1.pb_tilemem_rd_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6512 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.genblk1.pb_tilemem_rd_save).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$5406 ($dff) from module xosera_upd (D = \xosera_main.genblk1.blitter.blit_data_i, Q = \xosera_main.video_gen.genblk1.pb_vram_rd_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$5405 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3436_Y, Q = \xosera_main.video_gen.genblk1.pb_vram_rd_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6515 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.genblk1.pb_vram_rd_save).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$5524 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_blend.$procmux$5270_Y, Q = \xosera_main.video_blend.blend_rgb_o, rval = 12'000000000000).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5520 ($dff) from module xosera_upd (D = { \gpio_28 \gpio_38 \gpio_42 \gpio_36 \gpio_43 \gpio_34 \gpio_37 \gpio_31 }, Q = \xosera_main.reg_interface.bus.data_r[2]).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5519 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data_r[2], Q = \xosera_main.reg_interface.bus.data_r[1]).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5518 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data_r[1], Q = \xosera_main.reg_interface.bus.data_r[0]).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5517 ($dff) from module xosera_upd (D = { \gpio_27 \gpio_26 \gpio_25 \gpio_23 }, Q = \xosera_main.reg_interface.bus.reg_num_r[1]).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5516 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num_r[1], Q = \xosera_main.reg_interface.bus.reg_num_r[0]).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5515 ($dff) from module xosera_upd (D = { \led_blue \xosera_main.reg_interface.bus.bytesel_r [1] }, Q = \xosera_main.reg_interface.bus.bytesel_r).
Adding EN signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5514 ($dff) from module xosera_upd (D = { \led_green \xosera_main.reg_interface.bus.read_r [1] }, Q = \xosera_main.reg_interface.bus.read_r).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5513 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.\bus.$ternary$./bus_interface.sv:105$69_Y \xosera_main.reg_interface.bus.cs_r [4:1] }, Q = \xosera_main.reg_interface.bus.cs_r, rval = 5'00000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5512 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data_r[0], Q = \xosera_main.reg_interface.bus.bytedata_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5511 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel_r [0], Q = \xosera_main.reg_interface.bus.bytesel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5510 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num_r[0], Q = \xosera_main.reg_interface.bus.reg_num_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5509 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$5219_Y, Q = \xosera_main.reg_interface.bus.read_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$5508 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$5227_Y, Q = \xosera_main.reg_interface.bus.write_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5489 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:175$138_Y, Q = \xosera_main.reg_interface.reg_timer_frac, rval = 12'000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5488 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4651_Y, Q = \xosera_main.reg_interface.reg_timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6542 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140_Y [15:0], Q = \xosera_main.reg_interface.reg_timer).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5487 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.LFSR [16:1], Q = \xosera_main.reg_interface.reg_LFSR).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5486 ($dff) from module xosera_upd (D = { \xosera_main.reg_interface.LFSR [17:0] $flatten\xosera_main.\reg_interface.$xnor$./reg_interface.sv:189$144_Y }, Q = \xosera_main.reg_interface.LFSR, rval = 19'0000000000000000001).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5485 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4274_Y, Q = \xosera_main.reg_interface.timer_latch_val, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6550 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_timer [7:0], Q = \xosera_main.reg_interface.timer_latch_val).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5484 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4282_Y, Q = \xosera_main.reg_interface.reg_data_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6552 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_data_even).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5483 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_xr_data_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5482 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4620_Y, Q = \xosera_main.reg_interface.intr_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6561 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [3:0], Q = \xosera_main.reg_interface.intr_mask).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5481 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4329_Y, Q = \xosera_main.reg_interface.vram_rw_wr).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5480 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4343_Y, Q = \xosera_main.reg_interface.vram_rw_rd).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5479 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4358_Y, Q = \xosera_main.reg_interface.vram_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5478 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4380_Y, Q = \xosera_main.reg_interface.xr_rd, rval = 1'0).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5477 ($dff) from module xosera_upd (D = \xosera_main.genblk1.blitter.blit_data_i, Q = \xosera_main.reg_interface.reg_rw_data).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5476 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4148_Y $flatten\xosera_main.\reg_interface.$procmux$4162_Y }, Q = \xosera_main.reg_interface.reg_rw_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5475 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4396_Y $flatten\xosera_main.\reg_interface.$procmux$4171_Y }, Q = \xosera_main.reg_interface.reg_rw_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6575 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rw_incr [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$6575 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rw_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5474 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4320_Y $flatten\xosera_main.\reg_interface.$procmux$4190_Y }, Q = \xosera_main.reg_interface.reg_wr_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5473 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4425_Y $flatten\xosera_main.\reg_interface.$procmux$4206_Y }, Q = \xosera_main.reg_interface.reg_wr_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6583 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$6583 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [7:0]).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5472 ($dff) from module xosera_upd (D = \xosera_main.genblk1.blitter.blit_data_i, Q = \xosera_main.reg_interface.reg_rd_data).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5471 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4446_Y $flatten\xosera_main.\reg_interface.$procmux$4227_Y }, Q = \xosera_main.reg_interface.reg_rd_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5470 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4471_Y $flatten\xosera_main.\reg_interface.$procmux$4245_Y }, Q = \xosera_main.reg_interface.reg_rd_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6596 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$6596 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [7:0]).
Adding EN signal on $flatten\xosera_main.\reg_interface.$procdff$5469 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.xr_data_i, Q = \xosera_main.reg_interface.reg_xr_data).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5468 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$4495_Y $flatten\xosera_main.\reg_interface.$procmux$4269_Y }, Q = \xosera_main.reg_interface.reg_xr_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5467 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [3:0], Q = \xosera_main.reg_interface.intr_clear_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5466 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4523_Y, Q = \xosera_main.reg_interface.regs_data_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6616 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4519_Y, Q = \xosera_main.reg_interface.regs_data_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5465 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4541_Y, Q = \xosera_main.reg_interface.regs_addr_o, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5464 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4554_Y, Q = \xosera_main.reg_interface.regs_wrmask_o, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6623 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [3:0], Q = \xosera_main.reg_interface.regs_wrmask_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5463 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4567_Y, Q = \xosera_main.reg_interface.regs_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5462 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4589_Y, Q = \xosera_main.reg_interface.regs_xr_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5461 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4607_Y, Q = \xosera_main.reg_interface.regs_vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5460 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4633_Y, Q = \xosera_main.reg_interface.boot_select_o, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6630 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:5], Q = \xosera_main.reg_interface.boot_select_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$5459 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$4409_Y, Q = \xosera_main.reg_interface.reconfig_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6634 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [7], Q = \xosera_main.reg_interface.reconfig_o).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5331 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1677_Y, Q = \xosera_main.genblk1.blitter.xreg_blit_queued, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5330 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1684_Y, Q = \xosera_main.genblk1.blitter.xreg_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6639 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_words).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5329 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1692_Y, Q = \xosera_main.genblk1.blitter.xreg_lines, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6643 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [14:0], Q = \xosera_main.genblk1.blitter.xreg_lines).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5328 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1701_Y, Q = \xosera_main.genblk1.blitter.xreg_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6647 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_dst_D).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5327 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1714_Y, Q = \xosera_main.genblk1.blitter.xreg_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6651 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_mod_D).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5326 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1724_Y, Q = \xosera_main.genblk1.blitter.xreg_val_C, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6655 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_val_C).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5325 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1738_Y, Q = \xosera_main.genblk1.blitter.xreg_mod_C, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6659 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_mod_C).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5324 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1749_Y, Q = \xosera_main.genblk1.blitter.xreg_src_B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6663 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_src_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5323 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1764_Y, Q = \xosera_main.genblk1.blitter.xreg_mod_B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6667 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_mod_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5322 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1776_Y, Q = \xosera_main.genblk1.blitter.xreg_src_A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6671 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_src_A).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5321 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1792_Y, Q = \xosera_main.genblk1.blitter.xreg_mod_A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6675 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i, Q = \xosera_main.genblk1.blitter.xreg_mod_A).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5320 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1809_Y, Q = \xosera_main.genblk1.blitter.xreg_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6679 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [11:8], Q = \xosera_main.genblk1.blitter.xreg_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5319 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1826_Y, Q = \xosera_main.genblk1.blitter.xreg_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6683 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:12], Q = \xosera_main.genblk1.blitter.xreg_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5318 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1843_Y, Q = \xosera_main.genblk1.blitter.xreg_shift_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6687 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [1:0], Q = \xosera_main.genblk1.blitter.xreg_shift_count).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5317 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1861_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6691 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [15:8], Q = \xosera_main.genblk1.blitter.xreg_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5316 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1879_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6695 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [5], Q = \xosera_main.genblk1.blitter.xreg_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5315 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1897_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_decrement, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6699 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [4], Q = \xosera_main.genblk1.blitter.xreg_ctrl_decrement).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5314 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1915_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_C_use_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6703 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [3], Q = \xosera_main.genblk1.blitter.xreg_ctrl_C_use_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5313 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1933_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_B_not, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6707 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [2], Q = \xosera_main.genblk1.blitter.xreg_ctrl_B_not).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5312 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1951_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_B_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6711 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [1], Q = \xosera_main.genblk1.blitter.xreg_ctrl_B_const).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5311 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1969_Y, Q = \xosera_main.genblk1.blitter.xreg_ctrl_A_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6715 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_data_i [0], Q = \xosera_main.genblk1.blitter.xreg_ctrl_A_const).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5310 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1185_Y, Q = \xosera_main.genblk1.blitter.blit_state, rval = 3'000).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5309 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y, Q = \xosera_main.genblk1.blitter.result_T8, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6720 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y, Q = \xosera_main.genblk1.blitter.result_T8).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5308 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1320_Y, Q = \xosera_main.genblk1.blitter.result_T4, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6728 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1320_Y, Q = \xosera_main.genblk1.blitter.result_T4).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5307 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1327_Y, Q = \xosera_main.genblk1.blitter.val_B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6736 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1327_Y, Q = \xosera_main.genblk1.blitter.val_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5306 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1338_Y, Q = \xosera_main.genblk1.blitter.val_A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6744 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1338_Y, Q = \xosera_main.genblk1.blitter.val_A).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5305 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1155_Y, Q = \xosera_main.genblk1.blitter.last_word, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5304 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1354_Y, Q = \xosera_main.genblk1.blitter.last_B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6753 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.blit_data_i, Q = \xosera_main.genblk1.blitter.last_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5303 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1366_Y, Q = \xosera_main.genblk1.blitter.last_A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6757 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.blit_data_i, Q = \xosera_main.genblk1.blitter.last_A).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5302 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1376_Y, Q = \xosera_main.genblk1.blitter.blit_first_word, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6761 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1376_Y, Q = \xosera_main.genblk1.blitter.blit_first_word).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5301 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1387_Y, Q = \xosera_main.genblk1.blitter.blit_count, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6769 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1387_Y, Q = \xosera_main.genblk1.blitter.blit_count).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5300 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1399_Y, Q = \xosera_main.genblk1.blitter.blit_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6777 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_words, Q = \xosera_main.genblk1.blitter.blit_words).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5299 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1409_Y, Q = \xosera_main.genblk1.blitter.blit_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6779 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1409_Y, Q = \xosera_main.genblk1.blitter.blit_lines).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5298 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1416_Y, Q = \xosera_main.genblk1.blitter.blit_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6783 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1416_Y, Q = \xosera_main.genblk1.blitter.blit_dst_D).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5297 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1430_Y, Q = \xosera_main.genblk1.blitter.blit_val_C, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6791 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1430_Y, Q = \xosera_main.genblk1.blitter.blit_val_C).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5296 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1443_Y, Q = \xosera_main.genblk1.blitter.blit_src_B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6801 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1443_Y, Q = \xosera_main.genblk1.blitter.blit_src_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5295 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1457_Y, Q = \xosera_main.genblk1.blitter.blit_src_A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6809 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1457_Y, Q = \xosera_main.genblk1.blitter.blit_src_A).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5294 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1476_Y, Q = \xosera_main.genblk1.blitter.blit_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6817 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_mod_D, Q = \xosera_main.genblk1.blitter.blit_mod_D).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5293 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1487_Y, Q = \xosera_main.genblk1.blitter.blit_mod_C, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6819 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_mod_C, Q = \xosera_main.genblk1.blitter.blit_mod_C).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5292 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1498_Y, Q = \xosera_main.genblk1.blitter.blit_mod_B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6821 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_mod_B, Q = \xosera_main.genblk1.blitter.blit_mod_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5291 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1509_Y, Q = \xosera_main.genblk1.blitter.blit_mod_A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6823 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_mod_A, Q = \xosera_main.genblk1.blitter.blit_mod_A).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5290 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1520_Y, Q = \xosera_main.genblk1.blitter.blit_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6825 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_shift_l_mask, Q = \xosera_main.genblk1.blitter.blit_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5289 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1531_Y, Q = \xosera_main.genblk1.blitter.blit_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6827 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_shift_f_mask, Q = \xosera_main.genblk1.blitter.blit_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5288 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1542_Y, Q = \xosera_main.genblk1.blitter.blit_shift_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6829 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_shift_count, Q = \xosera_main.genblk1.blitter.blit_shift_count).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5287 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1553_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$6831 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_transp_T, Q = \xosera_main.genblk1.blitter.blit_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5286 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1564_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6833 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_transp_8b, Q = \xosera_main.genblk1.blitter.blit_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5285 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1575_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_decrement, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6835 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_decrement, Q = \xosera_main.genblk1.blitter.blit_ctrl_decrement).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5284 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1586_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_C_use_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6837 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_C_use_B, Q = \xosera_main.genblk1.blitter.blit_ctrl_C_use_B).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5283 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1597_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_B_not, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6839 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_B_not, Q = \xosera_main.genblk1.blitter.blit_ctrl_B_not).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5282 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1608_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_B_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6841 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_B_const, Q = \xosera_main.genblk1.blitter.blit_ctrl_B_const).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5281 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1619_Y, Q = \xosera_main.genblk1.blitter.blit_ctrl_A_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6843 ($sdff) from module xosera_upd (D = \xosera_main.genblk1.blitter.xreg_ctrl_A_const, Q = \xosera_main.genblk1.blitter.blit_ctrl_A_const).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5280 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1641_Y, Q = \xosera_main.genblk1.blitter.blit_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6845 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1641_Y, Q = \xosera_main.genblk1.blitter.blit_addr_o).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5279 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1240_Y, Q = \xosera_main.genblk1.blitter.blit_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5278 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1275_Y, Q = \xosera_main.genblk1.blitter.blit_vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\genblk1.blitter.$procdff$5277 ($dff) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1295_Y, Q = \xosera_main.genblk1.blitter.blit_done_intr_o, rval = 1'0).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5504 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$add$./copper.sv:316$89_Y [9:0], Q = \xosera_main.copper.copper_pc_skip).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5503 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$ge$./copper.sv:334$91_Y, Q = \xosera_main.copper.h_reached).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5502 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$ge$./copper.sv:333$90_Y, Q = \xosera_main.copper.v_reached).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$5501 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4896_Y, Q = \xosera_main.copper.xr_wr_en, rval = 1'0).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5500 ($dff) from module xosera_upd (D = \xosera_main.copper.r_insn [23:16], Q = \xosera_main.copper.ram_wr_addr_out [7:0]).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5500 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4817_Y, Q = \xosera_main.copper.ram_wr_addr_out [15:13]).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5500 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4831_Y, Q = \xosera_main.copper.ram_wr_addr_out [12:10]).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5500 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4803_Y, Q = \xosera_main.copper.ram_wr_addr_out [8]).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5500 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4789_Y, Q = \xosera_main.copper.ram_wr_addr_out [9]).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5499 ($dff) from module xosera_upd (D = \xosera_main.copper.r_insn [15:0], Q = \xosera_main.copper.ram_wr_data_out).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$5498 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4928_Y, Q = \xosera_main.copper.ram_rd_strobe, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$5496 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4960_Y, Q = \xosera_main.copper.copper_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6931 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.copp_reg_data_o [15], Q = \xosera_main.copper.copper_en).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$5495 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4995_Y, Q = \xosera_main.copper.copper_pc, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6933 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4995_Y, Q = \xosera_main.copper.copper_pc).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$5494 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$5000_Y, Q = \xosera_main.copper.copper_init_pc, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6949 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.copp_reg_data_o [9:0], Q = \xosera_main.copper.copper_init_pc).
Adding EN signal on $flatten\xosera_main.\copper.$procdff$5492 ($dff) from module xosera_upd (D = { \xosera_main.xrmem_arb.coppermem_e.rd_data_o \xosera_main.xrmem_arb.coppermem_o.rd_data_o }, Q = \xosera_main.copper.r_insn).
Adding SRST signal on $flatten\xosera_main.$procdff$5357 ($dff) from module xosera_upd (D = $flatten\xosera_main.$and$./xosera_main.sv:415$409_Y, Q = \xosera_main.intr_status, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.$procdff$5356 ($dff) from module xosera_upd (D = $flatten\xosera_main.$procmux$2033_Y, Q = \xosera_main.bus_intr_o, rval = 1'0).

18.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 471 unused cells and 544 unused wires.
<suppressed ~485 debug messages>

18.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~51 debug messages>

18.12.9. Rerunning OPT passes. (Maybe there is more to do..)

18.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

18.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~309 debug messages>
Removed a total of 103 cells.

18.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$6297 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.fetch_addr_next [12:2], Q = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:262:slice$6297 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.fetch_addr_next [1], Q = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:262:slice$6297 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.genblk1.video_pf_b.fetch_addr_next [0], Q = \xosera_main.video_gen.genblk1.video_pf_b.tilemem_addr_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$6112 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:2], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:262:slice$6112 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [1], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:262:slice$6112 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [0]).

18.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

18.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~9 debug messages>

18.12.16. Rerunning OPT passes. (Maybe there is more to do..)

18.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

18.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

18.12.20. Executing OPT_DFF pass (perform DFF optimizations).

18.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

18.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.12.23. Rerunning OPT passes. (Maybe there is more to do..)

18.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

18.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.12.27. Executing OPT_DFF pass (perform DFF optimizations).

18.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.12.30. Finished OPT passes. (There is nothing left to do.)

18.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem.$meminit$\bram$./colormem.sv:0$1139 (xosera_main.xrmem_arb.colormem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$meminit$\bram$./colormem.sv:0$1091 (xosera_main.xrmem_arb.genblk1.colormem2.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tile2mem.$meminit$\bram$./tilemem.sv:0$1113 (xosera_main.xrmem_arb.tile2mem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$1125 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$1126 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$1127 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6018 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5854 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5858 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5862 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5866 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6054 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6970 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6972 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5784 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5678 ($eq).
Removed top 4 bits (of 5) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6056 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6058 ($ne).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6060 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6974 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6766 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6749 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6725 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6976 ($ne).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6978 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6980 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6982 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6984 ($ne).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6966 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6964 ($ne).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6968 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6323 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6319 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6315 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6313 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6309 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6307 ($ne).
Removed top 2 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6243 ($ne).
Removed top 6 bits (of 7) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6241 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6239 ($ne).
Removed top 2 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6237 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6178 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6137 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6133 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6129 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6127 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6123 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:198:make_patterns_logic$6121 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$eq$./blitter.sv:95$864 ($eq).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:333$874 ($sub).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1144 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1150 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1153 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1158 ($mux).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1167_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1174_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1181 ($mux).
Removed top 1 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1183 ($mux).
Removed top 2 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1188 ($mux).
Removed top 2 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1201 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1306 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1318 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1330 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1341 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1374 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1385 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1422 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1432 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1435 ($mux).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1669_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1670_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1671_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1713_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1723_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1737_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1748_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1763_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1775_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1791_CMP0 ($eq).
Removed top 2 bits (of 6) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$925 ($add).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$925 ($add).
Removed top 2 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$926 ($add).
Removed top 2 bits (of 6) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$927 ($add).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$927 ($add).
Removed top 2 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$928 ($add).
Removed top 2 bits (of 6) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$929 ($add).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$929 ($add).
Removed top 2 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$930 ($add).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$procmux$5262_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$procmux$5268_CMP0 ($eq).
Removed top 3 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$ternary$./xrmem_arb.sv:146$950 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem.$procmux$2027 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem.$procmux$2024 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$procmux$2047 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$procmux$2044 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\tile2mem.$procmux$3404 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\tile2mem.$procmux$3401 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_e.$procmux$3415 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_e.$procmux$3412 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_o.$procmux$3415 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_o.$procmux$3412 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$procmux$3426 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\xrmem_arb.\genblk1.colormem2.$procmux$3423 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$procmux$2052_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$eq$./vram.sv:120$380 ($eq).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$add$./copper.sv:316$89 ($add).
Removed top 22 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\copper.$add$./copper.sv:316$89 ($add).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4793_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4907_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4908_CMP0 ($eq).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4972 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4975 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4977 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4980 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4983 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4985 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\copper.$procmux$4991 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$eq$./video_gen.sv:475$1033 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$eq$./video_gen.sv:476$1035 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3475_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3496_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3497_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3498_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3499_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3500_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3501_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3502_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3503_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3504_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$3505_CMP0 ($eq).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3282 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3252 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2915 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2894 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2873 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2833 ($mux).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$5748 ($eq).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2767 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2709 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2671 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2652 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2640 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2624 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2576 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2503 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2484 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2465 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2387 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2279 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2250 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2238 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2223 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2216 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2214 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2206 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2204 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2083 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2081 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2063 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$2061 ($mux).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$373 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$373 ($add).
Removed top 5 bits (of 10) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:495$366 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:241$318 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$ne$./video_playfield.sv:229$316 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:160$307 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:157$304 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:153$301 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:151$300 ($or).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3376 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3367 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3364 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3282 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3252 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2915 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2894 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2873 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2833 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2767 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2709 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2671 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2652 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2640 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2624 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2576 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2503 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2484 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2465 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2387 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2279 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2250 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2238 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2228 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2216 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2214 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2206 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2204 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2083 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2081 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2063 ($mux).
Removed cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$2061 ($mux).
Removed top 2 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:543$374 ($add).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:539$373 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:539$373 ($add).
Removed top 2 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:496$367 ($add).
Removed top 5 bits (of 10) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:495$366 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$eq$./video_playfield.sv:241$318 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$ne$./video_playfield.sv:229$316 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$or$./video_playfield.sv:160$307 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$or$./video_playfield.sv:157$304 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$or$./video_playfield.sv:153$301 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$or$./video_playfield.sv:151$300 ($or).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140 ($add).
Removed top 16 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140 ($add).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$158 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:395$159 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$4189_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$4205_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$4226_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$4244_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$4300_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.$or$./xosera_main.sv:415$407 ($or).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.$or$./xosera_main.sv:409$401 ($or).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.$eq$./xosera_main.sv:334$396 ($eq).
Removed top 2 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1181_Y.
Removed top 1 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1183_Y.
Removed top 2 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1188_Y.
Removed top 2 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\genblk1.blitter.$procmux$1201_Y.
Removed top 16 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140_Y.
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:539$373_Y.
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$373_Y.

18.14. Executing PEEPOPT pass (run peephole optimizers).

18.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 97 unused wires.
<suppressed ~1 debug messages>

18.16. Executing SHARE pass (SAT-based resource sharing).

18.17. Executing TECHMAP pass (map to technology primitives).

18.17.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

18.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

18.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\xosera_main.xrmem_arb.colormem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\xosera_main.xrmem_arb.coppermem_e.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\xosera_main.xrmem_arb.coppermem_o.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\xosera_main.xrmem_arb.genblk1.colormem2.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\xosera_main.xrmem_arb.tile2mem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\xosera_main.xrmem_arb.tilemem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: non-transparent.

18.21. Executing WREDUCE pass (reducing word size of cells).

18.22. Executing TECHMAP pass (map to technology primitives).

18.22.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

18.22.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

18.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

18.23. Executing OPT_EXPR pass (perform const folding).

18.24. Executing WREDUCE pass (reducing word size of cells).

18.25. Executing ICE40_DSP pass (map multipliers).

18.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module xosera_upd:
  creating $macc model for $flatten\xosera_main.\copper.$add$./copper.sv:316$89 ($add).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:383$888 ($add).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:488$913 ($add).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:489$914 ($add).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:490$915 ($add).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:332$873 ($sub).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:333$874 ($sub).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:381$887 ($sub).
  creating $macc model for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:456$910 ($sub).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:175$138 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:238$147 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:244$148 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:249$151 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:271$153 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:79$922 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:80$923 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:81$924 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$925 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$926 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$927 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$928 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$929 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$930 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:484$1055 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:489$1056 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:498$1059 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:514$1065 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:207$311 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:457$364 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:496$367 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:536$372 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:539$373 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:543$374 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:454$363 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:495$366 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:531$369 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:551$376 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:207$311 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:457$364 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:536$372 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$373 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:454$363 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:495$366 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:531$369 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:551$376 ($sub).
  merging $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$929 into $flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$930.
  merging $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$927 into $flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$928.
  merging $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$925 into $flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$926.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:454$363.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$373.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:536$372.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:457$364.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:207$311.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:551$376.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:531$369.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:495$366.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:454$363.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:543$374.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:539$373.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:536$372.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:496$367.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:457$364.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:207$311.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:514$1065.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:498$1059.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:489$1056.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:484$1055.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:495$366.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:531$369.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:551$376.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend.sv:81$924.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend.sv:80$923.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend.sv:79$922.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:271$153.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:249$151.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:244$148.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:238$147.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:175$138.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:456$910.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:381$887.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:333$874.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:332$873.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:490$915.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:489$914.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:488$913.
  creating $alu model for $macc $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:383$888.
  creating $alu model for $macc $flatten\xosera_main.\copper.$add$./copper.sv:316$89.
  creating $macc cell for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:86$930: $auto$alumacc.cc:365:replace_macc$7242
  creating $macc cell for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:84$926: $auto$alumacc.cc:365:replace_macc$7243
  creating $macc cell for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:85$928: $auto$alumacc.cc:365:replace_macc$7244
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper.sv:333$90 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper.sv:334$91 ($ge): new $alu
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper.sv:334$91: $auto$alumacc.cc:485:replace_alu$7247
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper.sv:333$90: $auto$alumacc.cc:485:replace_alu$7256
  creating $alu cell for $flatten\xosera_main.\copper.$add$./copper.sv:316$89: $auto$alumacc.cc:485:replace_alu$7265
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:383$888: $auto$alumacc.cc:485:replace_alu$7268
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:488$913: $auto$alumacc.cc:485:replace_alu$7271
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:489$914: $auto$alumacc.cc:485:replace_alu$7274
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$add$./blitter.sv:490$915: $auto$alumacc.cc:485:replace_alu$7277
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:332$873: $auto$alumacc.cc:485:replace_alu$7280
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:333$874: $auto$alumacc.cc:485:replace_alu$7283
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:381$887: $auto$alumacc.cc:485:replace_alu$7286
  creating $alu cell for $flatten\xosera_main.\genblk1.blitter.$sub$./blitter.sv:456$910: $auto$alumacc.cc:485:replace_alu$7289
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:175$138: $auto$alumacc.cc:485:replace_alu$7292
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:178$140: $auto$alumacc.cc:485:replace_alu$7295
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:238$147: $auto$alumacc.cc:485:replace_alu$7298
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:244$148: $auto$alumacc.cc:485:replace_alu$7301
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:249$151: $auto$alumacc.cc:485:replace_alu$7304
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:271$153: $auto$alumacc.cc:485:replace_alu$7307
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:79$922: $auto$alumacc.cc:485:replace_alu$7310
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:80$923: $auto$alumacc.cc:485:replace_alu$7313
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend.sv:81$924: $auto$alumacc.cc:485:replace_alu$7316
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:551$376: $auto$alumacc.cc:485:replace_alu$7319
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:531$369: $auto$alumacc.cc:485:replace_alu$7322
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:495$366: $auto$alumacc.cc:485:replace_alu$7325
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:484$1055: $auto$alumacc.cc:485:replace_alu$7328
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:489$1056: $auto$alumacc.cc:485:replace_alu$7331
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:498$1059: $auto$alumacc.cc:485:replace_alu$7334
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:514$1065: $auto$alumacc.cc:485:replace_alu$7337
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:207$311: $auto$alumacc.cc:485:replace_alu$7340
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:457$364: $auto$alumacc.cc:485:replace_alu$7343
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:496$367: $auto$alumacc.cc:485:replace_alu$7346
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:536$372: $auto$alumacc.cc:485:replace_alu$7349
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:539$373: $auto$alumacc.cc:485:replace_alu$7352
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$add$./video_playfield.sv:543$374: $auto$alumacc.cc:485:replace_alu$7355
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:454$363: $auto$alumacc.cc:485:replace_alu$7358
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:495$366: $auto$alumacc.cc:485:replace_alu$7361
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:531$369: $auto$alumacc.cc:485:replace_alu$7364
  creating $alu cell for $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$sub$./video_playfield.sv:551$376: $auto$alumacc.cc:485:replace_alu$7367
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:207$311: $auto$alumacc.cc:485:replace_alu$7370
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:457$364: $auto$alumacc.cc:485:replace_alu$7373
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:536$372: $auto$alumacc.cc:485:replace_alu$7376
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$373: $auto$alumacc.cc:485:replace_alu$7379
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:454$363: $auto$alumacc.cc:485:replace_alu$7382
  created 42 $alu and 3 $macc cells.

18.27. Executing OPT pass (performing simple optimizations).

18.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

18.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\genblk1.blitter.$procmux$1155: { $flatten\xosera_main.\genblk1.blitter.$procmux$1167_CMP $flatten\xosera_main.\genblk1.blitter.$procmux$1160_CMP $auto$opt_reduce.cc:134:opt_mux$7386 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3290: { $auto$opt_reduce.cc:134:opt_mux$7388 \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [5] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [13] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [3] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [11] }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3337: $auto$opt_reduce.cc:134:opt_mux$7390
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3290: { $auto$opt_reduce.cc:134:opt_mux$7392 \xosera_main.video_gen.video_pf_a.pf_fetch [5] \xosera_main.video_gen.video_pf_a.pf_fetch [13] \xosera_main.video_gen.video_pf_a.pf_fetch [3] \xosera_main.video_gen.video_pf_a.pf_fetch [11] }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3337: $auto$opt_reduce.cc:134:opt_mux$7394
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$7387: { \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [14] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [12] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [8] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [4] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [2] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$7389: { \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [14] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [12] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [8] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [4] \xosera_main.video_gen.genblk1.video_pf_b.pf_fetch [2] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$7391: { \xosera_main.video_gen.video_pf_a.pf_fetch [14] \xosera_main.video_gen.video_pf_a.pf_fetch [12] \xosera_main.video_gen.video_pf_a.pf_fetch [8] \xosera_main.video_gen.video_pf_a.pf_fetch [4] \xosera_main.video_gen.video_pf_a.pf_fetch [2] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$7393: { \xosera_main.video_gen.video_pf_a.pf_fetch [14] \xosera_main.video_gen.video_pf_a.pf_fetch [12] \xosera_main.video_gen.video_pf_a.pf_fetch [8] \xosera_main.video_gen.video_pf_a.pf_fetch [4] \xosera_main.video_gen.video_pf_a.pf_fetch [2] }
  Optimizing cells in module \xosera_upd.
Performed a total of 9 changes.

18.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

18.27.6. Executing OPT_DFF pass (perform DFF optimizations).

18.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 9 unused cells and 111 unused wires.
<suppressed ~10 debug messages>

18.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.27.9. Rerunning OPT passes. (Maybe there is more to do..)

18.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

18.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.27.13. Executing OPT_DFF pass (perform DFF optimizations).

18.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.27.16. Finished OPT passes. (There is nothing left to do.)

18.28. Executing MEMORY pass.

18.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

18.28.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

18.28.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

18.28.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

18.28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.28.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

18.28.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

18.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.28.9. Executing MEMORY_COLLECT pass (generating $mem cells).

18.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing xosera_upd.xosera_main.xrmem_arb.colormem.bram:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=12, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=25, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=50, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=1, acells=1
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: xosera_main.xrmem_arb.colormem.bram.0.0.0
Processing xosera_upd.xosera_main.xrmem_arb.coppermem_e.bram:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=16 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: xosera_main.xrmem_arb.coppermem_e.bram.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: xosera_main.xrmem_arb.coppermem_e.bram.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: xosera_main.xrmem_arb.coppermem_e.bram.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: xosera_main.xrmem_arb.coppermem_e.bram.3.0.0
Processing xosera_upd.xosera_main.xrmem_arb.coppermem_o.bram:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=16 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: xosera_main.xrmem_arb.coppermem_o.bram.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: xosera_main.xrmem_arb.coppermem_o.bram.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: xosera_main.xrmem_arb.coppermem_o.bram.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: xosera_main.xrmem_arb.coppermem_o.bram.3.0.0
Processing xosera_upd.xosera_main.xrmem_arb.genblk1.colormem2.bram:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=12, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=25, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=50, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=1, acells=1
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: xosera_main.xrmem_arb.genblk1.colormem2.bram.0.0.0
Processing xosera_upd.xosera_main.xrmem_arb.tile2mem.bram:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=16 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: xosera_main.xrmem_arb.tile2mem.bram.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: xosera_main.xrmem_arb.tile2mem.bram.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: xosera_main.xrmem_arb.tile2mem.bram.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: xosera_main.xrmem_arb.tile2mem.bram.3.0.0
Processing xosera_upd.xosera_main.xrmem_arb.tilemem.bram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=16 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=100, cells=16, acells=2
    Efficiency for rule 4.2: efficiency=100, cells=16, acells=4
    Efficiency for rule 4.1: efficiency=100, cells=16, acells=8
    Efficiency for rule 1.1: efficiency=100, cells=16, acells=16
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \xosera_main.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: xosera_main.xrmem_arb.tilemem.bram.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: xosera_main.xrmem_arb.tilemem.bram.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: xosera_main.xrmem_arb.tilemem.bram.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 1 0>: xosera_main.xrmem_arb.tilemem.bram.1.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: xosera_main.xrmem_arb.tilemem.bram.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 1 0>: xosera_main.xrmem_arb.tilemem.bram.2.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: xosera_main.xrmem_arb.tilemem.bram.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 1 0>: xosera_main.xrmem_arb.tilemem.bram.3.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: xosera_main.xrmem_arb.tilemem.bram.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 1 0>: xosera_main.xrmem_arb.tilemem.bram.4.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: xosera_main.xrmem_arb.tilemem.bram.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 1 0>: xosera_main.xrmem_arb.tilemem.bram.5.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: xosera_main.xrmem_arb.tilemem.bram.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 1 0>: xosera_main.xrmem_arb.tilemem.bram.6.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: xosera_main.xrmem_arb.tilemem.bram.7.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 1 0>: xosera_main.xrmem_arb.tilemem.bram.7.1.0

18.31. Executing TECHMAP pass (map to technology primitives).

18.31.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

18.31.2. Continuing TECHMAP pass.
Using template $paramod$6d6fde247a67d80bc0dc47edbc53099e8c23e6a2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3d5496d5cec0e68be53b3b419c100cd5b0f93241\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4c4bc2d8a25557a86dde1f2f773a7cdc0f04d483\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$79679f9c9e65fc82a178899bf6efb91cde7671ea\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$653080360916d812187ef2ecc76e41663cbf4686\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$95af2d596c92c6157bc3a5f340a51155280d13ba\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d5fda954c92abbfc6c874e90d62cba99662f0747\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$daed2385cc15cd9a86b1aa68dff6efeeabe0daae\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c5bad42865e229a93361b43e324ac6b285e0f703\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$f607fec2f8abe2ba21c1b26e4dbd91f7183d0e33\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c26c74c9104865c573038a4fb0366f72a09df0fd\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c88b1b1bf0a2cc0e321faec88a683d950dc3ce8e\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e82c012bf92367ca797cecc69afe1c6e3df3026e\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$113fb57ce67f2b31af58aec06af484865898efce\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$81c4e7d29a37e548ba03dfc82b26d14f06aaa3bf\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8c9b43de5032ec5de8163da0b7e822787daa7ef2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$eacdfa2681dba828abccb93f0a4b56898de65c31\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9fa0edce9a514c147c4cceab66f31a899e2fead1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$cdb16d4457328f0cbdcf463255c359a49f48b5b6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2d083f02f1b280b4180c9e3ddd62713cc833e287\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b801b47b0586a00d49065017810fd0c9b5e85e70\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9e23e67c1c5ba1f2358d1336db93cf998aced905\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$a05762614f457b8824d8590aa75b01f6d4b8df1e\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$bb09470eaabe3038c29997860a6b5d294b20e30d\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b4d8ce0db96a95554838715a90ce0aa2e1dbed4a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1934ac7b7d319c6fc8690d922a3ea1d4c4d9e106\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8ac8e3f177d837f6af70e1cde7f571b87d9b171c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dc11d5ffd21c44bc1e79f27acee2a854c640554d\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$53c5636c696314d68bcf91b8097aa0a060240af0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1d01dfac14619f479a6e13414943df7b8f8f4f35\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1b10d5b5e7b971d16fd42d796efcbc3866dd858f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c816f71807ae7dc451393d32f1487032ee49834d\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$82cfe578cd631f1514a321725108924b68e68250\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dc8ea10298f8b91011165a1261efaff68d2fb25c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2498c3d37aa025f3eaccaf151621cca00cbd0117\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d82032633d23bef53cd02b23f444b0cd658fe2bc\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c8476559036ab2b8a5a2228a569583118d6c617c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$7194b5e2077bf2f5d2bbfba9bbd62d6a98c4fe30\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6bba8c30ae1dd5370938eb06d2e8a9700c1475e5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2965ce0370a07b54bd4dc26c085bf355026d1be0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$9c0176573deff56b966ac1aa7aa0a3540487a7c6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6ea6b9d6671905d65072fb9124972f84f95556a0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$7515aa7ff1a318c71ea1b0274102dbd3604b2723\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$baba26a67cfd2db31dc736e6255ce6ae30d5f12c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1e794e564994f23d34d51bb779c554c03d41c02b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2143e64cd4740de907f7e8cba64d6a37876c3ac5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~1619 debug messages>

18.32. Executing ICE40_BRAMINIT pass.

18.33. Executing OPT pass (performing simple optimizations).

18.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~368 debug messages>

18.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

18.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6912 ($dffe) from module xosera_upd (D = \xosera_main.copper.r_insn [25], Q = \xosera_main.copper.ram_wr_addr_out [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$6903 ($dffe) from module xosera_upd (D = \xosera_main.copper.r_insn [24], Q = \xosera_main.copper.ram_wr_addr_out [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$6894 ($dffe) from module xosera_upd (D = \xosera_main.copper.r_insn [28:26], Q = \xosera_main.copper.ram_wr_addr_out [12:10], rval = 3'000).

18.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 13 unused cells and 847 unused wires.
<suppressed ~14 debug messages>

18.33.5. Rerunning OPT passes. (Removed registers in this run.)

18.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.33.8. Executing OPT_DFF pass (perform DFF optimizations).

18.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.33.10. Finished fast OPT passes.

18.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

18.35. Executing OPT pass (performing simple optimizations).

18.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

18.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\genblk1.blitter.$procmux$1308:
      Old ports: A={ $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:335$878_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:335$878_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:337$876_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:337$876_Y }, B={ $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:419$896_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:419$896_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:421$894_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:421$894_Y }, Y=$flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y
      New ports: A={ $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:335$878_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:337$876_Y }, B={ $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:419$896_Y $flatten\xosera_main.\genblk1.blitter.$ne$./blitter.sv:421$894_Y }, Y={ $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y [2] $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y [0] }
      New connections: { $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y [3] $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y [1] } = { $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y [2] $flatten\xosera_main.\genblk1.blitter.$procmux$1308_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\reg_interface.$procmux$4519:
      Old ports: A={ \xosera_main.reg_interface.reg_xr_data_even \xosera_main.reg_interface.bus.bytedata_o }, B={ \xosera_main.reg_interface.reg_data_even \xosera_main.reg_interface.bus.bytedata_o }, Y=$flatten\xosera_main.\reg_interface.$procmux$4519_Y
      New ports: A=\xosera_main.reg_interface.reg_xr_data_even, B=\xosera_main.reg_interface.reg_data_even, Y=$flatten\xosera_main.\reg_interface.$procmux$4519_Y [15:8]
      New connections: $flatten\xosera_main.\reg_interface.$procmux$4519_Y [7:0] = \xosera_main.reg_interface.bus.bytedata_o
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\reg_interface.$ternary$./reg_interface.sv:143$126:
      Old ports: A={ 4'0000 \xosera_main.reg_interface.intr_mask }, B={ \xosera_main.reg_interface.mem_wait \xosera_main.reg_interface.blit_busy_i \xosera_main.genblk1.blitter.xreg_blit_queued 1'0 \xosera_main.reg_interface.regs_wrmask_o }, Y=$flatten\xosera_main.\reg_interface.$ternary$./reg_interface.sv:143$126_Y
      New ports: A={ 3'000 \xosera_main.reg_interface.intr_mask }, B={ \xosera_main.reg_interface.mem_wait \xosera_main.reg_interface.blit_busy_i \xosera_main.genblk1.blitter.xreg_blit_queued \xosera_main.reg_interface.regs_wrmask_o }, Y={ $flatten\xosera_main.\reg_interface.$ternary$./reg_interface.sv:143$126_Y [7:5] $flatten\xosera_main.\reg_interface.$ternary$./reg_interface.sv:143$126_Y [3:0] }
      New connections: $flatten\xosera_main.\reg_interface.$ternary$./reg_interface.sv:143$126_Y [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.$procmux$3467:
      Old ports: A=10'0111101001, B=30'011110101110000011000111011111, Y=\xosera_main.video_gen.v_count_next_state
      New ports: A=6'010001, B=18'010011100100001111, Y={ \xosera_main.video_gen.v_count_next_state [9] \xosera_main.video_gen.v_count_next_state [5:4] \xosera_main.video_gen.v_count_next_state [2:0] }
      New connections: { \xosera_main.video_gen.v_count_next_state [8:6] \xosera_main.video_gen.v_count_next_state [3] } = { \xosera_main.video_gen.v_count_next_state [0] \xosera_main.video_gen.v_count_next_state [0] \xosera_main.video_gen.v_count_next_state [0] 1'1 }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.$procmux$3472:
      Old ports: A=10'0000001111, B=30'000110111100100111111100011111, Y=\xosera_main.video_gen.h_count_next_state
      New ports: A=4'0000, B=12'001001011001, Y={ \xosera_main.video_gen.h_count_next_state [8:7] \xosera_main.video_gen.h_count_next_state [5:4] }
      New connections: { \xosera_main.video_gen.h_count_next_state [9] \xosera_main.video_gen.h_count_next_state [6] \xosera_main.video_gen.h_count_next_state [3:0] } = { \xosera_main.video_gen.h_count_next_state [8] \xosera_main.video_gen.h_count_next_state [5] 4'1111 }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\genblk1.video_pf_b.$procmux$3393:
      Old ports: A=10'0001100000, B=10'1100011000, Y=\xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount
      New ports: A=2'10, B=2'01, Y={ \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [5] \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [3] }
      New connections: { \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [9:6] \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [4] \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [2:0] } = { \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [3] \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [3] 1'0 \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [5] \xosera_main.video_gen.genblk1.video_pf_b.mem_fetch_hcount [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3393:
      Old ports: A=10'0001100000, B=10'1100011000, Y=\xosera_main.video_gen.video_pf_a.mem_fetch_hcount
      New ports: A=2'10, B=2'01, Y={ \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [5] \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [3] }
      New connections: { \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [9:6] \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [4] \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [2:0] } = { \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [3] \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [3] 1'0 \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [5] \xosera_main.video_gen.video_pf_a.mem_fetch_hcount [3] 3'000 }
  Optimizing cells in module \xosera_upd.
Performed a total of 7 changes.

18.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.35.6. Executing OPT_DFF pass (perform DFF optimizations).

18.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.35.9. Rerunning OPT passes. (Maybe there is more to do..)

18.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

18.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.35.13. Executing OPT_DFF pass (perform DFF optimizations).

18.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.35.16. Finished OPT passes. (There is nothing left to do.)

18.36. Executing ICE40_WRAPCARRY pass (wrap carries).

18.37. Executing TECHMAP pass (map to technology primitives).

18.37.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

18.37.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

18.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$b52bd7d9c9f7528eea96dbf9fa48ed18ac637bc8\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \xosera_main.xrmem_arb.colormem.rd_data_o [7:4] (4 bits, unsigned)
  add \xosera_main.xrmem_arb.genblk1.colormem2.rd_data_o [7:4] (4 bits, unsigned)
  add { \xosera_main.xrmem_arb.colormem.rd_data_o [7:4] 1'0 } (5 bits, unsigned)
  add \xosera_main.xrmem_arb.colormem.rd_data_o [11:8] (4 bits, unsigned)
  add \xosera_main.xrmem_arb.genblk1.colormem2.rd_data_o [11:8] (4 bits, unsigned)
  add { \xosera_main.xrmem_arb.colormem.rd_data_o [11:8] 1'0 } (5 bits, unsigned)
Using template $paramod$c654a831025ee805eb993d5880de10a3d616cd3b\_90_pmux for cells of type $pmux.
Using template $paramod$c014078428616de547d5c8d6f159d828f2151b7a\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$de91941a80104a781d89455c89227cbd386bf4f4\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$d865e08a1072904410537366de76463bde0f0d04\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
  add \xosera_main.xrmem_arb.colormem.rd_data_o [3:0] (4 bits, unsigned)
  add \xosera_main.xrmem_arb.genblk1.colormem2.rd_data_o [3:0] (4 bits, unsigned)
  add { \xosera_main.xrmem_arb.colormem.rd_data_o [3:0] 1'0 } (5 bits, unsigned)
Using template $paramod$ea139abf5d9f33c5a8f110be2ae0a1d01adc5fd6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xnor.
Using template $paramod$4f9ddb8bcc47f1c63c5307c488aaf2e8cb141a6c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~3115 debug messages>

18.38. Executing OPT pass (performing simple optimizations).

18.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~2713 debug messages>

18.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~2232 debug messages>
Removed a total of 744 cells.

18.38.3. Executing OPT_DFF pass (perform DFF optimizations).

18.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 565 unused cells and 3936 unused wires.
<suppressed ~569 debug messages>

18.38.5. Finished fast OPT passes.

18.39. Executing ICE40_OPT pass (performing simple optimizations).

18.39.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7265.slice[0].carry: CO=\xosera_main.copper.copper_pc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7268.slice[0].carry: CO=\xosera_main.genblk1.blitter.blit_addr_o [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7280.slice[0].carry: CO=\xosera_main.genblk1.blitter.blit_lines [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7283.slice[0].carry: CO=\xosera_main.genblk1.blitter.blit_words [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7283.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$7283.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7286.slice[0].carry: CO=\xosera_main.genblk1.blitter.blit_addr_o [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7289.slice[0].carry: CO=\xosera_main.genblk1.blitter.blit_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7292.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7295.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7307.slice[0].carry: CO=\xosera_main.reg_interface.reg_xr_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7310.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7313.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7316.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7328.slice[0].carry: CO=\xosera_main.video_gen.h_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7331.slice[0].carry: CO=\xosera_main.video_gen.v_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7340.slice[0].carry: CO=\xosera_main.video_gen.genblk1.video_pf_b.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7343.slice[0].carry: CO=\xosera_main.video_gen.genblk1.video_pf_b.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7346.slice[0].carry: CO=\xosera_main.video_gen.vid_right [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7352.slice[0].carry: CO=\xosera_main.video_gen.genblk1.video_pf_b.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7355.slice[0].carry: CO=\xosera_main.video_gen.vid_left [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7370.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7373.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$7379.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$maccmap.cc:240:synth$11194.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$maccmap.cc:240:synth$11194.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$maccmap.cc:240:synth$11201.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$maccmap.cc:240:synth$11201.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$maccmap.cc:240:synth$14985.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$maccmap.cc:240:synth$14985.slice[5].carry: CO=1'0

18.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~11 debug messages>

18.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.39.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$8014 ($_DFFE_PP_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4817.Y_B [2], Q = \xosera_main.copper.ram_wr_addr_out [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$8013 ($_DFFE_PP_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4817.B_AND_S [2], Q = \xosera_main.copper.ram_wr_addr_out [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$8012 ($_DFFE_PP_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4817.B_AND_S [8], Q = \xosera_main.copper.ram_wr_addr_out [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13513 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3316.Y_B, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13512 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$3305.Y_B, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13115 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [15], Q = \xosera_main.video_gen.vgen_reg_data_o [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13114 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [14], Q = \xosera_main.video_gen.vgen_reg_data_o [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13113 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [13], Q = \xosera_main.video_gen.vgen_reg_data_o [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13112 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [12], Q = \xosera_main.video_gen.vgen_reg_data_o [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13111 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [11], Q = \xosera_main.video_gen.vgen_reg_data_o [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13110 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [10], Q = \xosera_main.video_gen.vgen_reg_data_o [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13109 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [9], Q = \xosera_main.video_gen.vgen_reg_data_o [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13108 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [8], Q = \xosera_main.video_gen.vgen_reg_data_o [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13107 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [7], Q = \xosera_main.video_gen.vgen_reg_data_o [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13106 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [6], Q = \xosera_main.video_gen.vgen_reg_data_o [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13105 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [5], Q = \xosera_main.video_gen.vgen_reg_data_o [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13104 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [4], Q = \xosera_main.video_gen.vgen_reg_data_o [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13103 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [3], Q = \xosera_main.video_gen.vgen_reg_data_o [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13102 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [2], Q = \xosera_main.video_gen.vgen_reg_data_o [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13101 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [1], Q = \xosera_main.video_gen.vgen_reg_data_o [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$13100 ($_DFF_P_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$3490.Y_B [0], Q = \xosera_main.video_gen.vgen_reg_data_o [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12180 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$4928.Y_B, Q = \xosera_main.copper.ram_rd_strobe, rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$11178 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1185.Y_B [2], Q = \xosera_main.genblk1.blitter.blit_state [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$11177 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1185.Y_B [1], Q = \xosera_main.genblk1.blitter.blit_state [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$11176 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1185.Y_B [0], Q = \xosera_main.genblk1.blitter.blit_state [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10936 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1240.Y_B, Q = \xosera_main.genblk1.blitter.blit_wr_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10682 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\genblk1.blitter.$procmux$1275.Y_B, Q = \xosera_main.genblk1.blitter.blit_vram_sel_o, rval = 1'0).

18.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 33 unused cells and 26 unused wires.
<suppressed ~36 debug messages>

18.39.6. Rerunning OPT passes. (Removed registers in this run.)

18.39.7. Running ICE40 specific optimizations.

18.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

18.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

18.39.10. Executing OPT_DFF pass (perform DFF optimizations).

18.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

18.39.12. Rerunning OPT passes. (Removed registers in this run.)

18.39.13. Running ICE40 specific optimizations.

18.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.39.16. Executing OPT_DFF pass (perform DFF optimizations).

18.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.39.18. Finished OPT passes. (There is nothing left to do.)

18.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

18.41. Executing TECHMAP pass (map to technology primitives).

18.41.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

18.41.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~1944 debug messages>

18.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.43. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7265.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7268.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7280.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7283.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7283.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7286.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7289.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7292.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7295.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7307.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7310.slice[4].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7313.slice[4].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7316.slice[4].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7328.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7331.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7340.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7343.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7346.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7352.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7355.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7370.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7373.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$7379.slice[0].carry ($lut).
Mapping xosera_upd.$auto$maccmap.cc:240:synth$11194.slice[5].carry ($lut).
Mapping xosera_upd.$auto$maccmap.cc:240:synth$11201.slice[5].carry ($lut).
Mapping xosera_upd.$auto$maccmap.cc:240:synth$14985.slice[5].carry ($lut).

18.44. Executing ICE40_OPT pass (performing simple optimizations).

18.44.1. Running ICE40 specific optimizations.

18.44.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~507 debug messages>

18.44.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~4452 debug messages>
Removed a total of 1484 cells.

18.44.4. Executing OPT_DFF pass (perform DFF optimizations).

18.44.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 12481 unused wires.
<suppressed ~1 debug messages>

18.44.6. Rerunning OPT passes. (Removed registers in this run.)

18.44.7. Running ICE40 specific optimizations.

18.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~1 debug messages>

18.44.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.44.10. Executing OPT_DFF pass (perform DFF optimizations).

18.44.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.44.12. Rerunning OPT passes. (Removed registers in this run.)

18.44.13. Running ICE40 specific optimizations.

18.44.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.44.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.44.16. Executing OPT_DFF pass (perform DFF optimizations).

18.44.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.44.18. Finished OPT passes. (There is nothing left to do.)

18.45. Executing TECHMAP pass (map to technology primitives).

18.45.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

18.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

18.46. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

18.47. Executing ABC9 pass.

18.47.1. Executing ABC9_OPS pass (helper functions for ABC9).

18.47.2. Executing ABC9_OPS pass (helper functions for ABC9).

18.47.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module xosera_upd.
Found 0 SCCs.

18.47.4. Executing ABC9_OPS pass (helper functions for ABC9).

18.47.5. Executing PROC pass (convert processes to netlists).

18.47.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

18.47.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

18.47.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

18.47.5.4. Executing PROC_INIT pass (extract init attributes).

18.47.5.5. Executing PROC_ARST pass (detect async resets in processes).

18.47.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

18.47.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).

18.47.5.8. Executing PROC_DFF pass (convert process syncs to FFs).

18.47.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

18.47.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

18.47.5.11. Executing OPT_EXPR pass (perform const folding).

18.47.6. Executing TECHMAP pass (map to technology primitives).

18.47.6.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

18.47.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~122 debug messages>

18.47.7. Executing OPT pass (performing simple optimizations).

18.47.7.1. Executing OPT_EXPR pass (perform const folding).

18.47.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

18.47.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

18.47.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

18.47.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

18.47.7.6. Executing OPT_DFF pass (perform DFF optimizations).

18.47.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

18.47.7.8. Executing OPT_EXPR pass (perform const folding).

18.47.7.9. Finished OPT passes. (There is nothing left to do.)

18.47.8. Executing TECHMAP pass (map to technology primitives).

18.47.8.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

18.47.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

18.47.9. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

18.47.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1748 debug messages>

18.47.11. Executing ABC9_OPS pass (helper functions for ABC9).

18.47.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

18.47.13. Executing TECHMAP pass (map to technology primitives).

18.47.13.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

18.47.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~146 debug messages>

18.47.14. Executing OPT pass (performing simple optimizations).

18.47.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~4 debug messages>

18.47.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

18.47.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.47.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.47.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.47.14.6. Executing OPT_DFF pass (perform DFF optimizations).

18.47.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

18.47.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.47.14.9. Rerunning OPT passes. (Maybe there is more to do..)

18.47.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.47.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

18.47.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

18.47.14.13. Executing OPT_DFF pass (perform DFF optimizations).

18.47.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

18.47.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

18.47.14.16. Finished OPT passes. (There is nothing left to do.)

18.47.15. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

18.47.16. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 4583 cells with 26976 new cells, skipped 6131 cells.
  replaced 5 cell types:
    1694 $_OR_
     304 $_XOR_
       3 $_ANDNOT_
       2 $_ORNOT_
    2580 $_MUX_
  not replaced 20 cell types:
     388 $_NOT_
    1623 $_AND_
       8 $_TBUF_
       1 SB_PLL40_CORE
      16 SB_IO
       1 SB_WARMBOOT
       4 SB_SPRAM256KA
      61 SB_DFF
     259 SB_DFFE
     246 SB_DFFSR
       1 SB_DFFSS
    1334 SB_DFFESR
      21 SB_DFFESS
      30 SB_RAM40_4K
      56 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001100
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100100001
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110010100
      80 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010001111
    1602 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001000010010
     392 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

18.47.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

18.47.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

18.47.16.3. Executing XAIGER backend.
<suppressed ~2477 debug messages>
Extracted 11974 AND gates and 34787 wires from module `xosera_upd' to a netlist network with 2132 inputs and 3347 outputs.

18.47.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

18.47.16.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   2132/   3347  and =   11590  lev =   28 (1.90)  mem = 0.31 MB  box = 2138  bb = 1746
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &if -W 750 
ABC: + &save 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -W 750 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    9340.  Ch =     0.  Total mem =    2.89 MB. Peak cut mem =    0.11 MB.
ABC: P:  Del = 12030.00.  Ar =    3829.0.  Edge =    13665.  Cut =    45675.  T =     0.01 sec
ABC: P:  Del = 12030.00.  Ar =    3718.0.  Edge =    13629.  Cut =    45354.  T =     0.01 sec
ABC: P:  Del = 12030.00.  Ar =    3264.0.  Edge =    11403.  Cut =    45969.  T =     0.01 sec
ABC: E:  Del = 12030.00.  Ar =    3261.0.  Edge =    11398.  Cut =    45969.  T =     0.00 sec
ABC: F:  Del = 12030.00.  Ar =    3238.0.  Edge =    11355.  Cut =    40570.  T =     0.00 sec
ABC: E:  Del = 12030.00.  Ar =    3237.0.  Edge =    11352.  Cut =    40570.  T =     0.00 sec
ABC: A:  Del = 12030.00.  Ar =    3203.0.  Edge =    10824.  Cut =    38987.  T =     0.01 sec
ABC: E:  Del = 12030.00.  Ar =    3202.0.  Edge =    10823.  Cut =    38987.  T =     0.00 sec
ABC: A:  Del = 12030.00.  Ar =    3202.0.  Edge =    10823.  Cut =    38990.  T =     0.01 sec
ABC: E:  Del = 12030.00.  Ar =    3202.0.  Edge =    10823.  Cut =    38990.  T =     0.00 sec
ABC: Total time =     0.04 sec
ABC: + &save 
ABC: + &load 
ABC: + &st 
ABC: + &if -g -K 6 
ABC: + &dch -f 
ABC: + &if -W 750 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   17202.  Ch =  2237.  Total mem =    3.97 MB. Peak cut mem =    0.15 MB.
ABC: P:  Del = 12388.00.  Ar =    3902.0.  Edge =    13842.  Cut =    98688.  T =     0.01 sec
ABC: P:  Del = 12388.00.  Ar =    3642.0.  Edge =    13252.  Cut =    94689.  T =     0.01 sec
ABC: P:  Del = 12388.00.  Ar =    3391.0.  Edge =    11692.  Cut =   105048.  T =     0.01 sec
ABC: F:  Del = 12388.00.  Ar =    3253.0.  Edge =    11329.  Cut =    97203.  T =     0.01 sec
ABC: A:  Del = 12388.00.  Ar =    3175.0.  Edge =    10635.  Cut =    96594.  T =     0.02 sec
ABC: A:  Del = 12388.00.  Ar =    3168.0.  Edge =    10615.  Cut =    98838.  T =     0.02 sec
ABC: Total time =     0.10 sec
ABC: + &save 
ABC: + &load 
ABC: + &st 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &if -W 750 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   14082.  Ch =  1623.  Total mem =    3.54 MB. Peak cut mem =    0.14 MB.
ABC: P:  Del = 11426.00.  Ar =    3850.0.  Edge =    13646.  Cut =    74647.  T =     0.01 sec
ABC: P:  Del = 11426.00.  Ar =    3605.0.  Edge =    13005.  Cut =    72843.  T =     0.01 sec
ABC: P:  Del = 11426.00.  Ar =    3272.0.  Edge =    11090.  Cut =    79436.  T =     0.01 sec
ABC: F:  Del = 11426.00.  Ar =    3166.0.  Edge =    10967.  Cut =    70865.  T =     0.01 sec
ABC: A:  Del = 11426.00.  Ar =    3123.0.  Edge =    10387.  Cut =    69355.  T =     0.01 sec
ABC: A:  Del = 11426.00.  Ar =    3118.0.  Edge =    10372.  Cut =    69119.  T =     0.01 sec
ABC: Total time =     0.07 sec
ABC: + &save 
ABC: + &load 
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   2132/   3347  and =    9968  lev =   16 (1.46)  mem = 0.29 MB  box = 2138  bb = 1746
ABC: Mapping (K=4)  :  lut =   3113  edge =   10277  lev =    6 (0.76)  levB =   18  mem = 0.15 MB
ABC: LUT = 3113 : 2=252 8.1 %  3=1671 53.7 %  4=1190 38.2 %  Ave = 3.30
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.74 seconds, total: 1.74 seconds

18.47.16.6. Executing AIGER frontend.
<suppressed ~10970 debug messages>
Removed 15449 unused cells and 28011 unused wires.

18.47.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3155
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      392
ABC RESULTS:           input signals:      229
ABC RESULTS:          output signals:     2107
Removing temp directory.

18.47.17. Executing TECHMAP pass (map to technology primitives).

18.47.17.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

18.47.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~398 debug messages>

18.48. Executing ICE40_WRAPCARRY pass (wrap carries).

18.49. Executing TECHMAP pass (map to technology primitives).

18.49.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

18.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 659 unused cells and 38373 unused wires.

18.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3530
  1-LUT               42
  2-LUT              274
  3-LUT             2024
  4-LUT             1190
  with \SB_CARRY    (#0)  335
  with \SB_CARRY    (#1)  337

Eliminating LUTs.
Number of LUTs:     3530
  1-LUT               42
  2-LUT              274
  3-LUT             2024
  4-LUT             1190
  with \SB_CARRY    (#0)  335
  with \SB_CARRY    (#1)  337

Combining LUTs.
Number of LUTs:     3490
  1-LUT               42
  2-LUT              262
  3-LUT             1959
  4-LUT             1227
  with \SB_CARRY    (#0)  335
  with \SB_CARRY    (#1)  337

Eliminated 0 LUTs.
Combined 40 LUTs.
<suppressed ~20461 debug messages>

18.51. Executing TECHMAP pass (map to technology primitives).

18.51.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

18.51.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$09d7ff7c3d1d9901344b01d38c40f254e5edc311\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$f71cd4e12d252829a6db80287a07ec7f20c3e099\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$fb942a4390c4ceaa49b5aadd25129a9e11c775ec\$lut for cells of type $lut.
Using template $paramod$7e1598d4ad491765d69c7a5c02ece8d7ef10c4d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$92711fdd2d500f7510a71bb2d18c327fd2a4ec75\$lut for cells of type $lut.
Using template $paramod$9253a5f7949033d848e12ad8b59ca56bb5ae3735\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$0aae27145afd1348566af63c85046495acb0e0d8\$lut for cells of type $lut.
Using template $paramod$62d2df2f27a0c12ea36c0ea41955fa6cb92c2ddc\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$504d627b7f107c5f6e5c95ac43c2135d313086e7\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$dc8eb389b2fc3ec6a78d93ff9b548b7fd27b6950\$lut for cells of type $lut.
Using template $paramod$48ed08ac863093cb81be5bfb1a860b60659d37e0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$2844c7fef2a755a9af80c70990cd830291c4b71c\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod$b70d962eeb2a843bdf21e4f19f7ca9d2437fed39\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011101 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e76151b422bad8bc81a4515c18f7489f7b34cd59\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$e4b832d686d12318ec0715f027fe549b42e45c20\$lut for cells of type $lut.
Using template $paramod$3fd3cd243a8b2f71b0ffe04bdaebf6ad83bcc78e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$30032d2675f54576b7e96cb375157ce4a4d45634\$lut for cells of type $lut.
Using template $paramod$eeea089431e54644147af2c573dc3d2eca0e3b09\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$0b388c01cdeea492eee091ff8478270f3fd98c7f\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$1f313f85ef575d13bac75382f04905a8c8be8f57\$lut for cells of type $lut.
Using template $paramod$dc8f0be42379c903926eb5c45306997db4c0a27c\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$aa87f4b44361d4073f55a64babebb83974861eee\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$70a6f8b5e7c26d543ee5df54b2e21d28a007a4bc\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$d883e135b7bd8ae4385e869b4ab8d5786e0934a2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$a8ff24295e45aabda71972c6a839bf0640df5e86\$lut for cells of type $lut.
Using template $paramod$44adbaeba8aebac00b5b76c0c821287bd76a54f4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$ca6175bd411af0e59cf06b9782b804e1adbbeda4\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod$493190373199e5a39be045ba23abb29ecef89037\$lut for cells of type $lut.
Using template $paramod$2af7fd5c408581c2b6e80048f54948ce05a232f8\$lut for cells of type $lut.
Using template $paramod$4d7f17f71543a1e7fc1835bd79c4827a43f2e844\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111100 for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$46d981b5eabc08c1691f743d7a017e4435316de4\$lut for cells of type $lut.
Using template $paramod$bc43a05ed2b970c7f375bb5185b7c90c71edebac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$1902c71f80c42c976bdfe0541b4dc4bbb88e967c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$ee454ad2383885733a4273245816698f8443c10b\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$183ec76ed3429a430a8be24b57f3de734985f568\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$c5479cb3b02237832e868d4808b3a7f1be08f618\$lut for cells of type $lut.
Using template $paramod$1ec3fb8fd1fa98216cb96b4422de32c4ba5f6c9c\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$e87f431398fe61dc3cef677df705fdf1c11aa0f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$4b8f0a05fd2e57692c120fcc65d19c62f5c28432\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$238768b4e458888d568a599df3b40405977cf862\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$00b8dd8b73561ad6988b03b6600fc178778f4822\$lut for cells of type $lut.
Using template $paramod$f55f4b90ec8e3e648d5c29eab1fa5ddd64b3f973\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$f2d65ac67065693e28d8e118b38ca00c572310a1\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$7ad33c776f7927014a3c72f1a75c59359054c3fb\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$9d53da2edb92ba4203d1998219256f606e33ddfd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$b1128151ad1a1d3b0b61e932075d017c41a15255\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$7d58cd79f2fe2d2c2cb33a80d00be3f8c42b5e57\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$bde5e24f87fb3cd331e2c44c409e3e09c230cbf4\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$949912d41b6703327b37a3cbe8a7a7bc923219b7\$lut for cells of type $lut.
Using template $paramod$61718886ac99baac23a4b50bfa3a407c54e71468\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$b80e608920ce9cfa1f5c7d21df7a72954e9b0a70\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$e104e5b82f586e765c5529391ca0e6396532ebdc\$lut for cells of type $lut.
Using template $paramod$bc96e472075337b39737c128e8bc54d80ad3582d\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$fe7077462a386258cea7b409718bda7873cfae08\$lut for cells of type $lut.
Using template $paramod$bd9bf3da00bf7305b997889fd74bf71914fe3b76\$lut for cells of type $lut.
Using template $paramod$0f19b1c588a47c675d00132b243b5e3308ffab5d\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$95758ae51ad91b1feb252474008431280be12932\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$8cb3afb490aec3481fadf24474d4cdc53ec8fb65\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100110 for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$90324435e10a07b360b8711f699a430db020a2f7\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$a2fbe7162371720a9cacb366ff4e9708d3a1f291\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$b738327f68fe6bf1555d8b2ce106aa85e35a6229\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$44c6e72b8b9fd45a13a1c0d9a081c38b5c08eabf\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$2220b73b6ddcf12e26857a54add8fe4996179457\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$c9b834dc9c2f376b2a44311c706cb34f7f0a4014\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$e486c6e4c3c8be7cb33d71b893dc0fad6226ebe0\$lut for cells of type $lut.
Using template $paramod$39fea1c845fe0f56a461ac64484e7bbd858aff3b\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$d50c45f171f91e8a1ab05cfc9389403110a01e5a\$lut for cells of type $lut.
Using template $paramod$b386beeb2114f85b641567d08ceda4ebd6492c7b\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$0a41f895b07ce6efe1faa315e5636f78a83d6c91\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$a3734dd3947d5e21c8ca43e46c1d69bb636e212a\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$8834ac3386568e885c2b663eac7e9b984a868ac7\$lut for cells of type $lut.
Using template $paramod$2ff5cd5ca89ce05da51e0bcceaeac9dc957228e6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$66e741791413519a466d4f44240bc83d3a191818\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$d86fec1d6fbb4cbc9c28270d4cc304383c8ff17a\$lut for cells of type $lut.
Using template $paramod$cbea2d4d520f64cae694e02ff7f67ddafd2047d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$2bf796e0fd6e6f7f76aac424a34e617ed5d61822\$lut for cells of type $lut.
Using template $paramod$8fb701a6e39d6b24e5957582c5384a18a2ebf76f\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$18c8d7ef7f01c8fcd91a78a3808528793f49187e\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$a925d0f3b4252071e7fadc6704130d4c10585c3a\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101000 for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$aabefd8ce42fa6ef54dde64d2f0654be3dc29cf7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110110 for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod$60096d1cdb5f7f55fdf4ed3aab322b5c7375f61e\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$b28b4ecbaa07efdcc51c93348ccdc2395f8b41c1\$lut for cells of type $lut.
Using template $paramod$93de6ac482faaaffc2aba3d9054f1d8bd21cc047\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$e5761adfcc530461835be17350166b9d43dfadee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$8a36c081272474affa18f5450d51d09af3f63404\$lut for cells of type $lut.
Using template $paramod$9085b12d8ba976889f5f19665d793e2ee93c26a6\$lut for cells of type $lut.
Using template $paramod$ea01c267d60de3df2a073e256dd58614b0b52c59\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$373d637619c29cb9150902df9528107e5f3b8288\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$9fc14cb0ba5120a1da0c687a9fb19472f206fdfe\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$851af557e065840865b91eaecf2ad85c674f7599\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$d2dcae2582364eb8e76bc67aa9dc9d4f47dbb8cb\$lut for cells of type $lut.
Using template $paramod$3331a91b4e24483a258fc0d47474cffbd93ab577\$lut for cells of type $lut.
Using template $paramod$5ef60ff0e4599aab50e4580f997e95eef99f80dc\$lut for cells of type $lut.
Using template $paramod$168aeef333136ff4f1f2ce3a62c8b6d1ffc7dc28\$lut for cells of type $lut.
Using template $paramod$27190b166827ead7a5b229ee873e4b91ee0faf61\$lut for cells of type $lut.
Using template $paramod$2d6fae636640ca92cde9fb82060ffcee093de506\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$ff3fff81ff4c5fd57f930492206ffba4ef896dcb\$lut for cells of type $lut.
Using template $paramod$529baf23c57d5ed871d62e547aaaa8bb53e364ce\$lut for cells of type $lut.
Using template $paramod$f610ead37c0b0425701d8da1ff2cd0d9bbcdd315\$lut for cells of type $lut.
Using template $paramod$3ae9f1cda205b669870c653a21d45eee50078e98\$lut for cells of type $lut.
Using template $paramod$2de9436474e5fd918facb4223e22f40c9e728eb0\$lut for cells of type $lut.
Using template $paramod$e7ea51e7360126f0cef0e7ba58da7f2d9cbcbad4\$lut for cells of type $lut.
Using template $paramod$a9c5e1ec65af639fb67aa27dfa7ea5e74455bf9f\$lut for cells of type $lut.
Using template $paramod$f70269f202d4dce0365aebaed07094a4216142a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$4ad15d60be1d8f5a7b287f5973c5b5b3cf0aa23e\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$fedc9dd49dc77948bb3b96048b3e9c4cb551096b\$lut for cells of type $lut.
Using template $paramod$cde361a621e929168e2e29211efd6e41391c35c1\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$96e862ee7893eadf07db7da14b15b8a6a3515ea3\$lut for cells of type $lut.
Using template $paramod$fa67bc369d6bf59edc102e00e9ac9ae5427d9ea0\$lut for cells of type $lut.
Using template $paramod$b1675db71461117a4f055bb2700b23d984ad2ee5\$lut for cells of type $lut.
Using template $paramod$c4907f8a47d3ff130e5ef9c5a01e3f40e039a34b\$lut for cells of type $lut.
Using template $paramod$f8c7fd416748d7d95b93870b4554663408a22fdb\$lut for cells of type $lut.
Using template $paramod$31b982dfc8a4230169394dcc29b643b523ea33ad\$lut for cells of type $lut.
Using template $paramod$fa68a6535d072dce67062e4cc423427f95998bcf\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$22ca34e45145bb3eb2ce78f5debe5bf61645321e\$lut for cells of type $lut.
Using template $paramod$2fb8ff7cfa902da72bccc9a01ce39c3b21d67724\$lut for cells of type $lut.
Using template $paramod$404d4157dff2f0368a8748f9e05451b2f652d144\$lut for cells of type $lut.
Using template $paramod$dc1bbc229c0649f9a6d11b194602b949b2197800\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~8108 debug messages>
Removed 0 unused cells and 7632 unused wires.

18.52. Executing AUTONAME pass.
Renamed 385864 objects in module xosera_upd (203 iterations).
<suppressed ~8032 debug messages>

18.53. Executing HIERARCHY pass (managing design hierarchy).

18.53.1. Analyzing design hierarchy..
Top module:  \xosera_upd

18.53.2. Analyzing design hierarchy..
Top module:  \xosera_upd
Removed 0 unused modules.

18.54. Printing statistics.

=== xosera_upd ===

   Number of wires:               2889
   Number of wire bits:          11618
   Number of public wires:        2889
   Number of public wire bits:   11618
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5836
     $_TBUF_                         8
     SB_CARRY                      364
     SB_DFF                         61
     SB_DFFE                       259
     SB_DFFESR                    1334
     SB_DFFESS                      21
     SB_DFFSR                      246
     SB_DFFSS                        1
     SB_IO                          16
     SB_LUT4                      3490
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    30
     SB_SPRAM256KA                   4
     SB_WARMBOOT                     1

18.55. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

18.56. Executing JSON backend.

End of script. Logfile hash: 971b2d3cd3, CPU: user 11.12s system 0.16s
Yosys 0.12+1 (git sha1 d186ea7a2, x86_64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 22% 12x techmap (2 sec), 14% 1x abc9_exe (1 sec), ...
