#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 10 12:20:36 2024
# Process ID: 13840
# Current directory: C:/Users/HEP/Desktop/zturn_fw/test/test.runs/design_1_vio_0_0_synth_1
# Command line: vivado.exe -log design_1_vio_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vio_0_0.tcl
# Log file: C:/Users/HEP/Desktop/zturn_fw/test/test.runs/design_1_vio_0_0_synth_1/design_1_vio_0_0.vds
# Journal file: C:/Users/HEP/Desktop/zturn_fw/test/test.runs/design_1_vio_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_vio_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 387.402 ; gain = 177.824
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'design_1_vio_0_0' (7#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.vhd:61]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 506.500 ; gain = 296.922
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 506.500 ; gain = 296.922
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 745.156 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    20|
|4     |LUT4 |    26|
|5     |LUT5 |     6|
|6     |LUT6 |    17|
|7     |FDRE |   107|
|8     |FDSE |     7|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 745.156 ; gain = 535.578
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 745.156 ; gain = 466.023
