<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'notes' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.538+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'releaseSlope' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.534+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'decaySlope' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.531+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'MAX_ATTACK' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.527+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'MAX_ATTACK' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.523+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'attackSlope' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.520+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'modulator_conversion' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.516+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'modulator_wave_value' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.512+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'carrier_conversion' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.435+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'Conversion' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.396+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'carrier_wave_values_s' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.392+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'car_size' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.380+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'mod_size' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.369+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'sizes' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.360+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'car_octave' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.336+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'mod_octave' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.315+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'position' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.263+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'change' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:38:12.252+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FM_Synth_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:40:58.366+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FM_Synth_ap_sitofp_2_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:40:57.128+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FM_Synth_ap_fmul_1_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:40:55.478+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FM_Synth_ap_fdiv_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:40:53.715+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FM_Synth_ap_fsub_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:40:52.411+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FM_Synth_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1157.051 ; gain = 67.824 ; free physical = 1239 ; free virtual = 26055" projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-23T14:40:49.840+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
