

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Thu May 30 03:23:29 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   23|   23|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 23, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 23, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_5 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5" [PID/pid.cpp:64]   --->   Operation 25 'getelementptr' 'cmdIn_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%cmdIn_V_load_5 = load i16* %cmdIn_V_addr_5, align 2" [PID/pid.cpp:64]   --->   Operation 26 'load' 'cmdIn_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3" [PID/pid.cpp:130]   --->   Operation 27 'getelementptr' 'measured_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%p_Val2_34 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:130]   --->   Operation 28 'load' 'p_Val2_34' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3" [PID/pid.cpp:133]   --->   Operation 29 'getelementptr' 'kp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:133]   --->   Operation 30 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2" [PID/pid.cpp:133]   --->   Operation 31 'getelementptr' 'ki_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:133]   --->   Operation 32 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2" [PID/pid.cpp:133]   --->   Operation 33 'getelementptr' 'kd_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:133]   --->   Operation 34 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0"   --->   Operation 35 'getelementptr' 'ki_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0"   --->   Operation 36 'getelementptr' 'kd_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0"   --->   Operation 37 'getelementptr' 'kp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0"   --->   Operation 38 'getelementptr' 'measured_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1" [PID/pid.cpp:64]   --->   Operation 39 'getelementptr' 'cmdIn_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:64]   --->   Operation 40 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%cmdIn_V_load_5 = load i16* %cmdIn_V_addr_5, align 2" [PID/pid.cpp:64]   --->   Operation 41 'load' 'cmdIn_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6_5 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %cmdIn_V_load_5, i3 0)" [PID/pid.cpp:71]   --->   Operation 42 'bitconcatenate' 'tmp_6_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6_5_cast = sext i19 %tmp_6_5 to i32" [PID/pid.cpp:71]   --->   Operation 43 'sext' 'tmp_6_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [PID/pid.cpp:71]   --->   Operation 44 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "store i32 %tmp_6_5_cast, i32* %test_V_addr_5, align 4" [PID/pid.cpp:71]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/1] (2.42ns)   --->   "%tmp_3 = icmp ne i16 %cmdIn_V_load_5, 0" [PID/pid.cpp:75]   --->   Operation 46 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:85]   --->   Operation 47 'load' 'p_Val2_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:88]   --->   Operation 48 'load' 'kp_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:88]   --->   Operation 49 'load' 'ki_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:88]   --->   Operation 50 'load' 'kd_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%p_Val2_34 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:130]   --->   Operation 51 'load' 'p_Val2_34' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:133]   --->   Operation 52 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:133]   --->   Operation 53 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:133]   --->   Operation 54 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:64]   --->   Operation 55 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2" [PID/pid.cpp:64]   --->   Operation 56 'getelementptr' 'cmdIn_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%p_Val2_13 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:64]   --->   Operation 57 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6_1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_s, i3 0)" [PID/pid.cpp:71]   --->   Operation 58 'bitconcatenate' 'tmp_6_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6_1_cast = sext i19 %tmp_6_1 to i32" [PID/pid.cpp:71]   --->   Operation 59 'sext' 'tmp_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [PID/pid.cpp:71]   --->   Operation 60 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "store i32 %tmp_6_1_cast, i32* %test_V_addr_1, align 4" [PID/pid.cpp:71]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "store i32 %tmp_6_5_cast, i32* %test_V_addr_5, align 4" [PID/pid.cpp:71]   --->   Operation 62 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %p_Val2_s to i17" [PID/pid.cpp:85]   --->   Operation 63 'sext' 'tmp_8' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:85]   --->   Operation 64 'load' 'p_Val2_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = sext i16 %p_Val2_1 to i17" [PID/pid.cpp:85]   --->   Operation 65 'sext' 'tmp_9' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.07ns)   --->   "%p_Val2_2 = sub i17 %tmp_8, %tmp_9" [PID/pid.cpp:85]   --->   Operation 66 'sub' 'p_Val2_2' <Predicate = (tmp_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_2, i3 0)" [PID/pid.cpp:85]   --->   Operation 67 'bitconcatenate' 'p_Val2_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = sext i20 %p_Val2_3 to i21" [PID/pid.cpp:85]   --->   Operation 68 'sext' 'p_Val2_3_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:87]   --->   Operation 69 'load' 'p_Val2_5' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_5, i3 0)" [PID/pid.cpp:87]   --->   Operation 70 'bitconcatenate' 'tmp_6' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i19 %tmp_6 to i21" [PID/pid.cpp:87]   --->   Operation 71 'sext' 'tmp_6_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.19ns)   --->   "%p_Val2_8 = sub i21 %p_Val2_3_cast, %tmp_6_cast" [PID/pid.cpp:87]   --->   Operation 72 'sub' 'p_Val2_8' <Predicate = (tmp_3)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:88]   --->   Operation 73 'load' 'kp_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 74 [1/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:88]   --->   Operation 74 'load' 'ki_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:88]   --->   Operation 75 'load' 'kd_V_load' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i17 %p_Val2_2 to i16" [PID/pid.cpp:90]   --->   Operation 76 'trunc' 'tmp_11' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %tmp_11, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:90]   --->   Operation 77 'store' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 78 'getelementptr' 'measured_V_addr_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (2.32ns)   --->   "%p_Val2_14 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:96]   --->   Operation 79 'load' 'p_Val2_14' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1" [PID/pid.cpp:99]   --->   Operation 80 'getelementptr' 'kp_V_addr_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:99]   --->   Operation 81 'load' 'kp_V_load_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1" [PID/pid.cpp:99]   --->   Operation 82 'getelementptr' 'ki_V_addr_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:99]   --->   Operation 83 'load' 'ki_V_load_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1" [PID/pid.cpp:99]   --->   Operation 84 'getelementptr' 'kd_V_addr_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:99]   --->   Operation 85 'load' 'kd_V_load_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 86 [1/2] (2.32ns)   --->   "%p_Val2_13 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:64]   --->   Operation 86 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3" [PID/pid.cpp:64]   --->   Operation 87 'getelementptr' 'cmdIn_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%p_Val2_25 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:64]   --->   Operation 88 'load' 'p_Val2_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "store i32 %tmp_6_1_cast, i32* %test_V_addr_1, align 4" [PID/pid.cpp:71]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6_2 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_13, i3 0)" [PID/pid.cpp:71]   --->   Operation 90 'bitconcatenate' 'tmp_6_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6_2_cast = sext i19 %tmp_6_2 to i32" [PID/pid.cpp:71]   --->   Operation 91 'sext' 'tmp_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [PID/pid.cpp:71]   --->   Operation 92 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (3.25ns)   --->   "store i32 %tmp_6_2_cast, i32* %test_V_addr_2, align 4" [PID/pid.cpp:71]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_3_cast1 = sext i20 %p_Val2_3 to i32" [PID/pid.cpp:85]   --->   Operation 94 'sext' 'p_Val2_3_cast1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @integral_pos_V_0, align 4" [PID/pid.cpp:86]   --->   Operation 95 'load' 'p_Val2_4' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.55ns)   --->   "%p_Val2_6 = add i32 %p_Val2_4, %p_Val2_3_cast1" [PID/pid.cpp:86]   --->   Operation 96 'add' 'p_Val2_6' <Predicate = (tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %p_Val2_6, -6553600" [PID/pid.cpp:86]   --->   Operation 97 'icmp' 'tmp_1' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_2 = icmp sgt i32 %p_Val2_6, 6553600" [PID/pid.cpp:86]   --->   Operation 98 'icmp' 'tmp_2' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%p_Val2_6_cast = select i1 %tmp_1, i32 -6553600, i32 6553600" [PID/pid.cpp:86]   --->   Operation 99 'select' 'p_Val2_6_cast' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp = or i1 %tmp_1, %tmp_2" [PID/pid.cpp:86]   --->   Operation 100 'or' 'tmp' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_4 = select i1 %tmp, i32 %p_Val2_6_cast, i32 %p_Val2_6" [PID/pid.cpp:86]   --->   Operation 101 'select' 'tmp_4' <Predicate = (tmp_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %tmp_4, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:86]   --->   Operation 102 'store' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %kp_V_load to i48" [PID/pid.cpp:88]   --->   Operation 103 'sext' 'OP1_V_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i20 %p_Val2_3 to i48" [PID/pid.cpp:88]   --->   Operation 104 'sext' 'OP2_V_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (8.51ns)   --->   "%p_Val2_7 = mul i48 %OP1_V_cast, %OP2_V_cast" [PID/pid.cpp:88]   --->   Operation 105 'mul' 'p_Val2_7' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %kd_V_load to i48" [PID/pid.cpp:88]   --->   Operation 106 'sext' 'OP1_V_2_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i21 %p_Val2_8 to i48" [PID/pid.cpp:88]   --->   Operation 107 'sext' 'OP2_V_2_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (8.51ns)   --->   "%p_Val2_10 = mul i48 %OP1_V_2_cast, %OP2_V_2_cast" [PID/pid.cpp:88]   --->   Operation 108 'mul' 'p_Val2_10' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_12 = sext i16 %p_Val2_13 to i17" [PID/pid.cpp:96]   --->   Operation 109 'sext' 'tmp_12' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 110 [1/2] (2.32ns)   --->   "%p_Val2_14 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:96]   --->   Operation 110 'load' 'p_Val2_14' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_13 = sext i16 %p_Val2_14 to i17" [PID/pid.cpp:96]   --->   Operation 111 'sext' 'tmp_13' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.07ns)   --->   "%p_Val2_15 = sub i17 %tmp_12, %tmp_13" [PID/pid.cpp:96]   --->   Operation 112 'sub' 'p_Val2_15' <Predicate = (tmp_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_16 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_15, i3 0)" [PID/pid.cpp:96]   --->   Operation 113 'bitconcatenate' 'p_Val2_16' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_Val2_16_cast = sext i20 %p_Val2_16 to i21" [PID/pid.cpp:96]   --->   Operation 114 'sext' 'p_Val2_16_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_Val2_18 = load i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:98]   --->   Operation 115 'load' 'p_Val2_18' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_18 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_18, i3 0)" [PID/pid.cpp:98]   --->   Operation 116 'bitconcatenate' 'tmp_18' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i19 %tmp_18 to i21" [PID/pid.cpp:98]   --->   Operation 117 'sext' 'tmp_27_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.19ns)   --->   "%p_Val2_19 = sub i21 %p_Val2_16_cast, %tmp_27_cast" [PID/pid.cpp:98]   --->   Operation 118 'sub' 'p_Val2_19' <Predicate = (tmp_3)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:99]   --->   Operation 119 'load' 'kp_V_load_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 120 [1/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:99]   --->   Operation 120 'load' 'ki_V_load_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 121 [1/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:99]   --->   Operation 121 'load' 'kd_V_load_1' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i17 %p_Val2_15 to i16" [PID/pid.cpp:101]   --->   Operation 122 'trunc' 'tmp_23' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "store i16 %tmp_23, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:101]   --->   Operation 123 'store' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2" [PID/pid.cpp:107]   --->   Operation 124 'getelementptr' 'measured_V_addr_2' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (2.32ns)   --->   "%p_Val2_26 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:107]   --->   Operation 125 'load' 'p_Val2_26' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2" [PID/pid.cpp:107]   --->   Operation 126 'getelementptr' 'kp_V_addr_2' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:107]   --->   Operation 127 'load' 'kp_V_load_2' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3" [PID/pid.cpp:145]   --->   Operation 128 'getelementptr' 'ki_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:145]   --->   Operation 129 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3" [PID/pid.cpp:145]   --->   Operation 130 'getelementptr' 'kd_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:145]   --->   Operation 131 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0" [PID/pid.cpp:64]   --->   Operation 132 'getelementptr' 'cmdIn_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (2.32ns)   --->   "%p_Val2_60 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:64]   --->   Operation 133 'load' 'p_Val2_60' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%p_Val2_25 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:64]   --->   Operation 134 'load' 'p_Val2_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "store i32 %tmp_6_2_cast, i32* %test_V_addr_2, align 4" [PID/pid.cpp:71]   --->   Operation 135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_6_3 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_25, i3 0)" [PID/pid.cpp:71]   --->   Operation 136 'bitconcatenate' 'tmp_6_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6_3_cast = sext i19 %tmp_6_3 to i32" [PID/pid.cpp:71]   --->   Operation 137 'sext' 'tmp_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [PID/pid.cpp:71]   --->   Operation 138 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "store i32 %tmp_6_3_cast, i32* %test_V_addr_3, align 4" [PID/pid.cpp:71]   --->   Operation 139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %ki_V_load to i48" [PID/pid.cpp:88]   --->   Operation 140 'sext' 'OP1_V_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_4 to i48" [PID/pid.cpp:88]   --->   Operation 141 'sext' 'OP2_V_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (8.51ns)   --->   "%p_Val2_9 = mul i48 %OP1_V_1, %OP2_V_1" [PID/pid.cpp:88]   --->   Operation 142 'mul' 'p_Val2_9' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%p_Val2_16_cast1 = sext i20 %p_Val2_16 to i32" [PID/pid.cpp:96]   --->   Operation 143 'sext' 'p_Val2_16_cast1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_Val2_17 = load i32* @integral_pos_V_1, align 4" [PID/pid.cpp:97]   --->   Operation 144 'load' 'p_Val2_17' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (2.55ns)   --->   "%p_Val2_s_10 = add i32 %p_Val2_17, %p_Val2_16_cast1" [PID/pid.cpp:97]   --->   Operation 145 'add' 'p_Val2_s_10' <Predicate = (tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (2.47ns)   --->   "%tmp_14 = icmp slt i32 %p_Val2_s_10, -6553600" [PID/pid.cpp:97]   --->   Operation 146 'icmp' 'tmp_14' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (2.47ns)   --->   "%tmp_15 = icmp sgt i32 %p_Val2_s_10, 6553600" [PID/pid.cpp:97]   --->   Operation 147 'icmp' 'tmp_15' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%p_Val2_cast = select i1 %tmp_14, i32 -6553600, i32 6553600" [PID/pid.cpp:97]   --->   Operation 148 'select' 'p_Val2_cast' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_16 = or i1 %tmp_14, %tmp_15" [PID/pid.cpp:97]   --->   Operation 149 'or' 'tmp_16' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_17 = select i1 %tmp_16, i32 %p_Val2_cast, i32 %p_Val2_s_10" [PID/pid.cpp:97]   --->   Operation 150 'select' 'tmp_17' <Predicate = (tmp_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "store i32 %tmp_17, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:97]   --->   Operation 151 'store' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %kp_V_load_1 to i48" [PID/pid.cpp:99]   --->   Operation 152 'sext' 'OP1_V_3_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i20 %p_Val2_16 to i48" [PID/pid.cpp:99]   --->   Operation 153 'sext' 'OP2_V_3_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (8.51ns)   --->   "%p_Val2_20 = mul i48 %OP1_V_3_cast, %OP2_V_3_cast" [PID/pid.cpp:99]   --->   Operation 154 'mul' 'p_Val2_20' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %kd_V_load_1 to i48" [PID/pid.cpp:99]   --->   Operation 155 'sext' 'OP1_V_5_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i21 %p_Val2_19 to i48" [PID/pid.cpp:99]   --->   Operation 156 'sext' 'OP2_V_5_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (8.51ns)   --->   "%p_Val2_23 = mul i48 %OP1_V_5_cast, %OP2_V_5_cast" [PID/pid.cpp:99]   --->   Operation 157 'mul' 'p_Val2_23' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24 = sext i16 %p_Val2_25 to i17" [PID/pid.cpp:107]   --->   Operation 158 'sext' 'tmp_24' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 159 [1/2] (2.32ns)   --->   "%p_Val2_26 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:107]   --->   Operation 159 'load' 'p_Val2_26' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_25 = sext i16 %p_Val2_26 to i17" [PID/pid.cpp:107]   --->   Operation 160 'sext' 'tmp_25' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp_24, %tmp_25" [PID/pid.cpp:107]   --->   Operation 161 'sub' 'r_V' <Predicate = (tmp_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:107]   --->   Operation 162 'load' 'kp_V_load_2' <Predicate = (tmp_3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4" [PID/pid.cpp:142]   --->   Operation 163 'getelementptr' 'measured_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (2.32ns)   --->   "%p_Val2_56 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:142]   --->   Operation 164 'load' 'p_Val2_56' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4" [PID/pid.cpp:145]   --->   Operation 165 'getelementptr' 'kp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:145]   --->   Operation 166 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 167 [1/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:145]   --->   Operation 167 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 168 [1/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:145]   --->   Operation 168 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 169 [1/2] (2.32ns)   --->   "%p_Val2_60 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:64]   --->   Operation 169 'load' 'p_Val2_60' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 4" [PID/pid.cpp:64]   --->   Operation 170 'getelementptr' 'cmdIn_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (2.32ns)   --->   "%cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:64]   --->   Operation 171 'load' 'cmdIn_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%t_command_V = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_60, i3 0)" [PID/pid.cpp:71]   --->   Operation 172 'bitconcatenate' 't_command_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%t_command_V_cast = sext i19 %t_command_V to i32" [PID/pid.cpp:71]   --->   Operation 173 'sext' 't_command_V_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0" [PID/pid.cpp:71]   --->   Operation 174 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (3.25ns)   --->   "store i32 %t_command_V_cast, i32* %test_V_addr, align 4" [PID/pid.cpp:71]   --->   Operation 175 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "store i32 %tmp_6_3_cast, i32* %test_V_addr_3, align 4" [PID/pid.cpp:71]   --->   Operation 176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_11 = add i48 %p_Val2_9, %p_Val2_7" [PID/pid.cpp:88]   --->   Operation 177 'add' 'p_Val2_11' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (4.88ns) (root node of TernaryAdder)   --->   "%p_Val2_12 = add i48 %p_Val2_11, %p_Val2_10" [PID/pid.cpp:88]   --->   Operation 178 'add' 'p_Val2_12' <Predicate = (tmp_3)> <Delay = 4.88> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_12, i32 16, i32 47)" [PID/pid.cpp:88]   --->   Operation 179 'partselect' 'tmp_5' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %tmp_5, -65536" [PID/pid.cpp:89]   --->   Operation 180 'icmp' 'tmp_7' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %tmp_5, 65470" [PID/pid.cpp:89]   --->   Operation 181 'icmp' 'tmp_s' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_10 = or i1 %tmp_7, %tmp_s" [PID/pid.cpp:90]   --->   Operation 182 'or' 'tmp_10' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %ki_V_load_1 to i48" [PID/pid.cpp:99]   --->   Operation 183 'sext' 'OP1_V_4' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %tmp_17 to i48" [PID/pid.cpp:99]   --->   Operation 184 'sext' 'OP2_V_4' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (8.51ns)   --->   "%p_Val2_21 = mul i48 %OP1_V_4, %OP2_V_4" [PID/pid.cpp:99]   --->   Operation 185 'mul' 'p_Val2_21' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%OP2_V_6_cast = sext i17 %r_V to i32" [PID/pid.cpp:107]   --->   Operation 186 'sext' 'OP2_V_6_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (8.51ns)   --->   "%p_Val2_27 = mul i32 %kp_V_load_2, %OP2_V_6_cast" [PID/pid.cpp:107]   --->   Operation 187 'mul' 'p_Val2_27' <Predicate = (tmp_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%phitmp1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_27, i32 16, i32 31)" [PID/pid.cpp:108]   --->   Operation 188 'partselect' 'phitmp1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_26_cast = select i1 %tmp_7, i16 -8192, i16 8183" [PID/pid.cpp:90]   --->   Operation 189 'select' 'tmp_26_cast' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Val2_12, i32 19, i32 34)" [PID/pid.cpp:108]   --->   Operation 190 'partselect' 'tmp_26' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_27 = select i1 %tmp_10, i16 %tmp_26_cast, i16 %tmp_26" [PID/pid.cpp:90]   --->   Operation 191 'select' 'tmp_27' <Predicate = (tmp_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/2] (2.32ns)   --->   "%p_Val2_56 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:142]   --->   Operation 192 'load' 'p_Val2_56' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 193 [1/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:145]   --->   Operation 193 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5" [PID/pid.cpp:153]   --->   Operation 194 'getelementptr' 'measured_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (2.32ns)   --->   "%p_Val2_59 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:153]   --->   Operation 195 'load' 'p_Val2_59' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5" [PID/pid.cpp:153]   --->   Operation 196 'getelementptr' 'kp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [2/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:153]   --->   Operation 197 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 8.33>
ST_7 : Operation 198 [1/2] (2.32ns)   --->   "%cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:64]   --->   Operation 198 'load' 'cmdIn_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 199 [1/2] (3.25ns)   --->   "store i32 %t_command_V_cast, i32* %test_V_addr, align 4" [PID/pid.cpp:71]   --->   Operation 199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_6_4 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %cmdIn_V_load_4, i3 0)" [PID/pid.cpp:71]   --->   Operation 200 'bitconcatenate' 'tmp_6_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_6_4_cast = sext i19 %tmp_6_4 to i32" [PID/pid.cpp:71]   --->   Operation 201 'sext' 'tmp_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [PID/pid.cpp:71]   --->   Operation 202 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [2/2] (3.25ns)   --->   "store i32 %tmp_6_4_cast, i32* %test_V_addr_4, align 4" [PID/pid.cpp:71]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 204 [1/1] (1.76ns)   --->   "br i1 %tmp_3, label %_ifconv, label %._crit_edge1206_ifconv" [PID/pid.cpp:79]   --->   Operation 204 'br' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_22 = add i48 %p_Val2_21, %p_Val2_20" [PID/pid.cpp:99]   --->   Operation 205 'add' 'p_Val2_22' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/1] (4.88ns) (root node of TernaryAdder)   --->   "%p_Val2_24 = add i48 %p_Val2_22, %p_Val2_23" [PID/pid.cpp:99]   --->   Operation 206 'add' 'p_Val2_24' <Predicate = (tmp_3)> <Delay = 4.88> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_24, i32 16, i32 47)" [PID/pid.cpp:99]   --->   Operation 207 'partselect' 'tmp_19' <Predicate = (tmp_3)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (2.47ns)   --->   "%tmp_20 = icmp slt i32 %tmp_19, -65536" [PID/pid.cpp:100]   --->   Operation 208 'icmp' 'tmp_20' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (2.47ns)   --->   "%tmp_21 = icmp sgt i32 %tmp_19, 65470" [PID/pid.cpp:100]   --->   Operation 209 'icmp' 'tmp_21' <Predicate = (tmp_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_22 = or i1 %tmp_20, %tmp_21" [PID/pid.cpp:101]   --->   Operation 210 'or' 'tmp_22' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_29_cast = select i1 %tmp_20, i16 -8192, i16 8183" [PID/pid.cpp:101]   --->   Operation 211 'select' 'tmp_29_cast' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Val2_24, i32 19, i32 34)" [PID/pid.cpp:108]   --->   Operation 212 'partselect' 'tmp_28' <Predicate = (tmp_3)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_29 = select i1 %tmp_22, i16 %tmp_29_cast, i16 %tmp_28" [PID/pid.cpp:101]   --->   Operation 213 'select' 'tmp_29' <Predicate = (tmp_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 214 [1/2] (2.32ns)   --->   "%p_Val2_59 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:153]   --->   Operation 214 'load' 'p_Val2_59' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 215 [1/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:153]   --->   Operation 215 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 6.04>
ST_8 : Operation 216 [1/2] (3.25ns)   --->   "store i32 %tmp_6_4_cast, i32* %test_V_addr_4, align 4" [PID/pid.cpp:71]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 217 [1/1] (1.76ns)   --->   "br label %._crit_edge1206_ifconv" [PID/pid.cpp:108]   --->   Operation 217 'br' <Predicate = (tmp_3)> <Delay = 1.76>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%p_Val2_29 = phi i16 [ %tmp_29, %_ifconv ], [ 0, %codeRepl ]" [PID/pid.cpp:114]   --->   Operation 218 'phi' 'p_Val2_29' <Predicate = (tmp_3)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%p_Val2_30 = phi i16 [ %tmp_27, %_ifconv ], [ 0, %codeRepl ]" [PID/pid.cpp:113]   --->   Operation 219 'phi' 'p_Val2_30' <Predicate = (tmp_3)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%p_Val2_32 = select i1 %tmp_3, i16 %p_Val2_29, i16 %p_Val2_13" [PID/pid.cpp:142]   --->   Operation 220 'select' 'p_Val2_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%p_Val2_33 = select i1 %tmp_3, i16 %p_Val2_30, i16 %p_Val2_s" [PID/pid.cpp:130]   --->   Operation 221 'select' 'p_Val2_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%tmp_30 = sext i16 %p_Val2_33 to i17" [PID/pid.cpp:130]   --->   Operation 222 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%tmp_31 = sext i16 %p_Val2_34 to i17" [PID/pid.cpp:130]   --->   Operation 223 'sext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_35 = sub i17 %tmp_30, %tmp_31" [PID/pid.cpp:130]   --->   Operation 224 'sub' 'p_Val2_35' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%p_Val2_36 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_35, i3 0)" [PID/pid.cpp:130]   --->   Operation 225 'bitconcatenate' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%p_Val2_36_cast = sext i20 %p_Val2_36 to i21" [PID/pid.cpp:130]   --->   Operation 226 'sext' 'p_Val2_36_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%p_Val2_46 = load i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:132]   --->   Operation 227 'load' 'p_Val2_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_36 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_46, i3 0)" [PID/pid.cpp:132]   --->   Operation 228 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i19 %tmp_36 to i21" [PID/pid.cpp:132]   --->   Operation 229 'sext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (2.19ns)   --->   "%p_Val2_39 = sub i21 %p_Val2_36_cast, %tmp_51_cast" [PID/pid.cpp:132]   --->   Operation 230 'sub' 'p_Val2_39' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i17 %p_Val2_35 to i16" [PID/pid.cpp:135]   --->   Operation 231 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "store i16 %tmp_41, i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:135]   --->   Operation 232 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_42 = sext i16 %p_Val2_32 to i17" [PID/pid.cpp:142]   --->   Operation 233 'sext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_43 = sext i16 %p_Val2_56 to i17" [PID/pid.cpp:142]   --->   Operation 234 'sext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_45 = sub i17 %tmp_42, %tmp_43" [PID/pid.cpp:142]   --->   Operation 235 'sub' 'p_Val2_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i17 %p_Val2_45 to i16" [PID/pid.cpp:147]   --->   Operation 236 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_28 = phi i16 [ %phitmp1, %_ifconv ], [ 0, %codeRepl ]" [PID/pid.cpp:115]   --->   Operation 237 'phi' 'p_Val2_28' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_31 = select i1 %tmp_3, i16 %p_Val2_28, i16 %p_Val2_25" [PID/pid.cpp:153]   --->   Operation 238 'select' 'p_Val2_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%p_Val2_36_cast9 = sext i20 %p_Val2_36 to i32" [PID/pid.cpp:130]   --->   Operation 239 'sext' 'p_Val2_36_cast9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%p_Val2_37 = load i32* @integral_rate_V_0, align 4" [PID/pid.cpp:131]   --->   Operation 240 'load' 'p_Val2_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (2.55ns)   --->   "%p_Val2_38 = add i32 %p_Val2_36_cast9, %p_Val2_37" [PID/pid.cpp:131]   --->   Operation 241 'add' 'p_Val2_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (2.47ns)   --->   "%tmp_32 = icmp slt i32 %p_Val2_38, -6553600" [PID/pid.cpp:131]   --->   Operation 242 'icmp' 'tmp_32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (2.47ns)   --->   "%tmp_33 = icmp sgt i32 %p_Val2_38, 6553600" [PID/pid.cpp:131]   --->   Operation 243 'icmp' 'tmp_33' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%p_Val2_1_cast = select i1 %tmp_32, i32 -6553600, i32 6553600" [PID/pid.cpp:131]   --->   Operation 244 'select' 'p_Val2_1_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_34 = or i1 %tmp_32, %tmp_33" [PID/pid.cpp:131]   --->   Operation 245 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_35 = select i1 %tmp_34, i32 %p_Val2_1_cast, i32 %p_Val2_38" [PID/pid.cpp:131]   --->   Operation 246 'select' 'tmp_35' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "store i32 %tmp_35, i32* @integral_rate_V_0, align 4" [PID/pid.cpp:131]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %kp_V_load_3 to i48" [PID/pid.cpp:133]   --->   Operation 248 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%OP2_V_7_cast = sext i20 %p_Val2_36 to i48" [PID/pid.cpp:133]   --->   Operation 249 'sext' 'OP2_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (8.51ns)   --->   "%p_Val2_40 = mul i48 %OP2_V_7_cast, %OP1_V_7_cast" [PID/pid.cpp:133]   --->   Operation 250 'mul' 'p_Val2_40' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %kd_V_load_2 to i48" [PID/pid.cpp:133]   --->   Operation 251 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%OP2_V_9_cast = sext i21 %p_Val2_39 to i48" [PID/pid.cpp:133]   --->   Operation 252 'sext' 'OP2_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (8.51ns)   --->   "%p_Val2_43 = mul i48 %OP2_V_9_cast, %OP1_V_9_cast" [PID/pid.cpp:133]   --->   Operation 253 'mul' 'p_Val2_43' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%p_Val2_47 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_45, i3 0)" [PID/pid.cpp:142]   --->   Operation 254 'bitconcatenate' 'p_Val2_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%p_Val2_47_cast8 = sext i20 %p_Val2_47 to i32" [PID/pid.cpp:142]   --->   Operation 255 'sext' 'p_Val2_47_cast8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%p_Val2_47_cast = sext i20 %p_Val2_47 to i21" [PID/pid.cpp:142]   --->   Operation 256 'sext' 'p_Val2_47_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%p_Val2_57 = load i32* @integral_rate_V_1, align 4" [PID/pid.cpp:143]   --->   Operation 257 'load' 'p_Val2_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (2.55ns)   --->   "%p_Val2_48 = add i32 %p_Val2_47_cast8, %p_Val2_57" [PID/pid.cpp:143]   --->   Operation 258 'add' 'p_Val2_48' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (2.47ns)   --->   "%tmp_44 = icmp slt i32 %p_Val2_48, -6553600" [PID/pid.cpp:143]   --->   Operation 259 'icmp' 'tmp_44' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (2.47ns)   --->   "%tmp_45 = icmp sgt i32 %p_Val2_48, 6553600" [PID/pid.cpp:143]   --->   Operation 260 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%p_Val2_2_cast = select i1 %tmp_44, i32 -6553600, i32 6553600" [PID/pid.cpp:143]   --->   Operation 261 'select' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_46 = or i1 %tmp_44, %tmp_45" [PID/pid.cpp:143]   --->   Operation 262 'or' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_47 = select i1 %tmp_46, i32 %p_Val2_2_cast, i32 %p_Val2_48" [PID/pid.cpp:143]   --->   Operation 263 'select' 'tmp_47' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "store i32 %tmp_47, i32* @integral_rate_V_1, align 4" [PID/pid.cpp:143]   --->   Operation 264 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%p_Val2_58 = load i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:144]   --->   Operation 265 'load' 'p_Val2_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_48 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_58, i3 0)" [PID/pid.cpp:144]   --->   Operation 266 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_68_cast = sext i19 %tmp_48 to i21" [PID/pid.cpp:144]   --->   Operation 267 'sext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (2.19ns)   --->   "%p_Val2_49 = sub i21 %p_Val2_47_cast, %tmp_68_cast" [PID/pid.cpp:144]   --->   Operation 268 'sub' 'p_Val2_49' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %kp_V_load_4 to i48" [PID/pid.cpp:145]   --->   Operation 269 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%OP2_V_10_cast = sext i20 %p_Val2_47 to i48" [PID/pid.cpp:145]   --->   Operation 270 'sext' 'OP2_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (8.51ns)   --->   "%p_Val2_50 = mul i48 %OP2_V_10_cast, %OP1_V_10_cast" [PID/pid.cpp:145]   --->   Operation 271 'mul' 'p_Val2_50' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "store i16 %tmp_53, i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:147]   --->   Operation 272 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_54 = sext i16 %p_Val2_31 to i17" [PID/pid.cpp:153]   --->   Operation 273 'sext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_55 = sext i16 %p_Val2_59 to i17" [PID/pid.cpp:153]   --->   Operation 274 'sext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (2.07ns) (out node of the LUT)   --->   "%r_V_1 = sub i17 %tmp_54, %tmp_55" [PID/pid.cpp:153]   --->   Operation 275 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i32 %ki_V_load_2 to i48" [PID/pid.cpp:133]   --->   Operation 276 'sext' 'OP1_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i32 %tmp_35 to i48" [PID/pid.cpp:133]   --->   Operation 277 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (8.51ns)   --->   "%p_Val2_41 = mul i48 %OP2_V_8, %OP1_V_8" [PID/pid.cpp:133]   --->   Operation 278 'mul' 'p_Val2_41' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%OP1_V_s = sext i32 %ki_V_load_3 to i48" [PID/pid.cpp:145]   --->   Operation 279 'sext' 'OP1_V_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%OP2_V_s = sext i32 %tmp_47 to i48" [PID/pid.cpp:145]   --->   Operation 280 'sext' 'OP2_V_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (8.51ns)   --->   "%p_Val2_51 = mul i48 %OP2_V_s, %OP1_V_s" [PID/pid.cpp:145]   --->   Operation 281 'mul' 'p_Val2_51' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %kd_V_load_3 to i48" [PID/pid.cpp:145]   --->   Operation 282 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%OP2_V_12_cast = sext i21 %p_Val2_49 to i48" [PID/pid.cpp:145]   --->   Operation 283 'sext' 'OP2_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (8.51ns)   --->   "%p_Val2_53 = mul i48 %OP2_V_12_cast, %OP1_V_12_cast" [PID/pid.cpp:145]   --->   Operation 284 'mul' 'p_Val2_53' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_42 = add i48 %p_Val2_40, %p_Val2_41" [PID/pid.cpp:133]   --->   Operation 285 'add' 'p_Val2_42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 286 [1/1] (4.88ns) (root node of TernaryAdder)   --->   "%p_Val2_44 = add i48 %p_Val2_43, %p_Val2_42" [PID/pid.cpp:133]   --->   Operation 286 'add' 'p_Val2_44' <Predicate = true> <Delay = 4.88> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_44, i32 16, i32 47)" [PID/pid.cpp:133]   --->   Operation 287 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (2.47ns)   --->   "%tmp_38 = icmp slt i32 %tmp_37, -65536" [PID/pid.cpp:134]   --->   Operation 288 'icmp' 'tmp_38' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (2.47ns)   --->   "%tmp_39 = icmp sgt i32 %tmp_37, 65470" [PID/pid.cpp:134]   --->   Operation 289 'icmp' 'tmp_39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_40 = or i1 %tmp_38, %tmp_39" [PID/pid.cpp:171]   --->   Operation 290 'or' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_52 = add i48 %p_Val2_50, %p_Val2_51" [PID/pid.cpp:145]   --->   Operation 291 'add' 'p_Val2_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 292 [1/1] (4.88ns) (root node of TernaryAdder)   --->   "%p_Val2_54 = add i48 %p_Val2_53, %p_Val2_52" [PID/pid.cpp:145]   --->   Operation 292 'add' 'p_Val2_54' <Predicate = true> <Delay = 4.88> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_54, i32 16, i32 47)" [PID/pid.cpp:145]   --->   Operation 293 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (2.47ns)   --->   "%tmp_50 = icmp slt i32 %tmp_49, -65536" [PID/pid.cpp:146]   --->   Operation 294 'icmp' 'tmp_50' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (2.47ns)   --->   "%tmp_51 = icmp sgt i32 %tmp_49, 65470" [PID/pid.cpp:146]   --->   Operation 295 'icmp' 'tmp_51' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_52 = or i1 %tmp_50, %tmp_51" [PID/pid.cpp:172]   --->   Operation 296 'or' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%OP1_V_13_cast = sext i32 %kp_V_load_5 to i45" [PID/pid.cpp:153]   --->   Operation 297 'sext' 'OP1_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%OP2_V_13_cast = sext i17 %r_V_1 to i45" [PID/pid.cpp:153]   --->   Operation 298 'sext' 'OP2_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (8.51ns)   --->   "%p_Val2_55 = mul i45 %OP2_V_13_cast, %OP1_V_13_cast" [PID/pid.cpp:153]   --->   Operation 299 'mul' 'p_Val2_55' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_58_cast = select i1 %tmp_38, i32 -65536, i32 65470" [PID/pid.cpp:171]   --->   Operation 300 'select' 'tmp_58_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_56 = select i1 %tmp_40, i32 %tmp_58_cast, i32 %tmp_37" [PID/pid.cpp:171]   --->   Operation 301 'select' 'tmp_56' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_61_cast = select i1 %tmp_50, i32 -65536, i32 65470" [PID/pid.cpp:172]   --->   Operation 302 'select' 'tmp_61_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_57 = select i1 %tmp_52, i32 %tmp_61_cast, i32 %tmp_49" [PID/pid.cpp:172]   --->   Operation 303 'select' 'tmp_57' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i45.i32.i32(i45 %p_Val2_55, i32 13, i32 44)" [PID/pid.cpp:153]   --->   Operation 304 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)" [PID/pid.cpp:201]   --->   Operation 305 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_56, i16 0)" [PID/pid.cpp:194]   --->   Operation 306 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i48 %p_shl1 to i49" [PID/pid.cpp:194]   --->   Operation 307 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%p_Val2_61 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_57, i16 0)" [PID/pid.cpp:194]   --->   Operation 308 'bitconcatenate' 'p_Val2_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%p_Val2_61_cast = sext i48 %p_Val2_61 to i49" [PID/pid.cpp:194]   --->   Operation 309 'sext' 'p_Val2_61_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (3.10ns)   --->   "%addconv = sub i49 %p_Val2_61_cast, %p_shl1_cast" [PID/pid.cpp:194]   --->   Operation 310 'sub' 'addconv' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%p_shl = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_58, i16 0)" [PID/pid.cpp:194]   --->   Operation 311 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%p_shl_cast7 = sext i48 %p_shl to i50" [PID/pid.cpp:194]   --->   Operation 312 'sext' 'p_shl_cast7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i48 %p_shl to i49" [PID/pid.cpp:194]   --->   Operation 313 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (3.10ns)   --->   "%p_Val2_62 = sub i49 0, %p_shl_cast" [PID/pid.cpp:194]   --->   Operation 314 'sub' 'p_Val2_62' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_81_cast = sext i49 %addconv to i50" [PID/pid.cpp:194]   --->   Operation 315 'sext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_82_cast = sext i49 %p_Val2_62 to i50" [PID/pid.cpp:194]   --->   Operation 316 'sext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (3.13ns)   --->   "%r_V_2 = sub i50 %tmp_81_cast, %p_shl_cast7" [PID/pid.cpp:194]   --->   Operation 317 'sub' 'r_V_2' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 318 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 319 [1/1] (3.10ns)   --->   "%sum = add i49 %p_shl1_cast, %p_Val2_61_cast" [PID/pid.cpp:194]   --->   Operation 319 'add' 'sum' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%sum_cast = sext i49 %sum to i50" [PID/pid.cpp:194]   --->   Operation 320 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (3.13ns)   --->   "%r_V_2_1 = sub i50 %p_shl_cast7, %sum_cast" [PID/pid.cpp:194]   --->   Operation 321 'sub' 'r_V_2_1' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (3.13ns)   --->   "%addconv2 = add i50 %p_shl_cast7, %sum_cast" [PID/pid.cpp:194]   --->   Operation 322 'add' 'addconv2' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (3.10ns)   --->   "%addconv3 = sub i49 %p_shl1_cast, %p_Val2_61_cast" [PID/pid.cpp:194]   --->   Operation 323 'sub' 'addconv3' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_108_3_cast = sext i49 %addconv3 to i50" [PID/pid.cpp:194]   --->   Operation 324 'sext' 'tmp_108_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (3.13ns)   --->   "%r_V_2_3 = sub i50 %tmp_108_3_cast, %p_shl_cast7" [PID/pid.cpp:194]   --->   Operation 325 'sub' 'r_V_2_3' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (3.13ns)   --->   "%r_V_2_4 = add i50 %p_shl_cast7, %tmp_81_cast" [PID/pid.cpp:194]   --->   Operation 326 'add' 'r_V_2_4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (3.13ns)   --->   "%r_V_2_5 = sub i50 %tmp_82_cast, %sum_cast" [PID/pid.cpp:194]   --->   Operation 327 'sub' 'r_V_2_5' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (3.13ns)   --->   "%addconv4 = sub i50 %sum_cast, %p_shl_cast7" [PID/pid.cpp:194]   --->   Operation 328 'sub' 'addconv4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (3.13ns)   --->   "%r_V_2_7 = add i50 %p_shl_cast7, %tmp_108_3_cast" [PID/pid.cpp:194]   --->   Operation 329 'add' 'r_V_2_7' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%OP1_V_cast_11 = sext i50 %r_V_2 to i64" [PID/pid.cpp:194]   --->   Operation 330 'sext' 'OP1_V_cast_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [2/2] (8.62ns)   --->   "%p_Val2_63 = mul i64 21626, %OP1_V_cast_11" [PID/pid.cpp:194]   --->   Operation 331 'mul' 'p_Val2_63' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%OP1_V_17_1_cast = sext i50 %r_V_2_1 to i64" [PID/pid.cpp:194]   --->   Operation 332 'sext' 'OP1_V_17_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [2/2] (8.62ns)   --->   "%p_Val2_68_1 = mul i64 21626, %OP1_V_17_1_cast" [PID/pid.cpp:194]   --->   Operation 333 'mul' 'p_Val2_68_1' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 334 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%addconv2_cast = sext i50 %addconv2 to i64" [PID/pid.cpp:194]   --->   Operation 335 'sext' 'addconv2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [2/2] (8.62ns)   --->   "%p_Val2_68_2 = mul i64 21626, %addconv2_cast" [PID/pid.cpp:194]   --->   Operation 336 'mul' 'p_Val2_68_2' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%OP1_V_17_3_cast = sext i50 %r_V_2_3 to i64" [PID/pid.cpp:194]   --->   Operation 337 'sext' 'OP1_V_17_3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [2/2] (8.62ns)   --->   "%p_Val2_68_3 = mul i64 21626, %OP1_V_17_3_cast" [PID/pid.cpp:194]   --->   Operation 338 'mul' 'p_Val2_68_3' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%OP1_V_17_4_cast = sext i50 %r_V_2_4 to i64" [PID/pid.cpp:194]   --->   Operation 339 'sext' 'OP1_V_17_4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [2/2] (8.62ns)   --->   "%p_Val2_68_4 = mul i64 21626, %OP1_V_17_4_cast" [PID/pid.cpp:194]   --->   Operation 340 'mul' 'p_Val2_68_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%OP1_V_17_5_cast = sext i50 %r_V_2_5 to i64" [PID/pid.cpp:194]   --->   Operation 341 'sext' 'OP1_V_17_5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [2/2] (8.62ns)   --->   "%p_Val2_68_5 = mul i64 21626, %OP1_V_17_5_cast" [PID/pid.cpp:194]   --->   Operation 342 'mul' 'p_Val2_68_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%addconv4_cast = sext i50 %addconv4 to i64" [PID/pid.cpp:194]   --->   Operation 343 'sext' 'addconv4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [2/2] (8.62ns)   --->   "%p_Val2_68_6 = mul i64 21626, %addconv4_cast" [PID/pid.cpp:194]   --->   Operation 344 'mul' 'p_Val2_68_6' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%OP1_V_17_7_cast = sext i50 %r_V_2_7 to i64" [PID/pid.cpp:194]   --->   Operation 345 'sext' 'OP1_V_17_7_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [2/2] (8.62ns)   --->   "%p_Val2_68_7 = mul i64 21626, %OP1_V_17_7_cast" [PID/pid.cpp:194]   --->   Operation 346 'mul' 'p_Val2_68_7' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 347 [1/2] (8.62ns)   --->   "%p_Val2_63 = mul i64 21626, %OP1_V_cast_11" [PID/pid.cpp:194]   --->   Operation 347 'mul' 'p_Val2_63' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/2] (8.62ns)   --->   "%p_Val2_68_1 = mul i64 21626, %OP1_V_17_1_cast" [PID/pid.cpp:194]   --->   Operation 348 'mul' 'p_Val2_68_1' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/2] (8.62ns)   --->   "%p_Val2_68_2 = mul i64 21626, %addconv2_cast" [PID/pid.cpp:194]   --->   Operation 349 'mul' 'p_Val2_68_2' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 350 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 350 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 351 [1/2] (8.62ns)   --->   "%p_Val2_68_3 = mul i64 21626, %OP1_V_17_3_cast" [PID/pid.cpp:194]   --->   Operation 351 'mul' 'p_Val2_68_3' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/2] (8.62ns)   --->   "%p_Val2_68_4 = mul i64 21626, %OP1_V_17_4_cast" [PID/pid.cpp:194]   --->   Operation 352 'mul' 'p_Val2_68_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/2] (8.62ns)   --->   "%p_Val2_68_5 = mul i64 21626, %OP1_V_17_5_cast" [PID/pid.cpp:194]   --->   Operation 353 'mul' 'p_Val2_68_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/2] (8.62ns)   --->   "%p_Val2_68_6 = mul i64 21626, %addconv4_cast" [PID/pid.cpp:194]   --->   Operation 354 'mul' 'p_Val2_68_6' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/2] (8.62ns)   --->   "%p_Val2_68_7 = mul i64 21626, %OP1_V_17_7_cast" [PID/pid.cpp:194]   --->   Operation 355 'mul' 'p_Val2_68_7' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_59 = call i51 @_ssdm_op_BitConcatenate.i51.i16.i35(i16 %p_Val2_60, i35 0)" [PID/pid.cpp:194]   --->   Operation 356 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_84_cast = sext i51 %tmp_59 to i64" [PID/pid.cpp:194]   --->   Operation 357 'sext' 'tmp_84_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (3.52ns)   --->   "%p_Val2_65 = add i64 %p_Val2_63, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 358 'add' 'p_Val2_65' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_65, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 359 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_65, i32 63)" [PID/pid.cpp:197]   --->   Operation 360 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (2.47ns)   --->   "%tmp_62 = icmp sgt i32 %tmp_60, 65470" [PID/pid.cpp:197]   --->   Operation 361 'icmp' 'tmp_62' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_65, i32 63)" [PID/pid.cpp:194]   --->   Operation 362 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_64 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_63, i9 0, i1 %tmp_63, i4 0, i1 %tmp_63, i1 false)" [PID/pid.cpp:194]   --->   Operation 363 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_69_cast = sext i17 %tmp_64 to i18" [PID/pid.cpp:194]   --->   Operation 364 'sext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (2.10ns)   --->   "%tmp_65 = add i18 65470, %tmp_69_cast" [PID/pid.cpp:194]   --->   Operation 365 'add' 'tmp_65' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load)   --->   "%tmp_70_cast = sext i18 %tmp_65 to i32" [PID/pid.cpp:194]   --->   Operation 366 'sext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load)   --->   "%tmp_66 = or i1 %tmp_61, %tmp_62" [PID/pid.cpp:197]   --->   Operation 367 'or' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load = select i1 %tmp_66, i32 %tmp_70_cast, i32 %tmp_60" [PID/pid.cpp:197]   --->   Operation 368 'select' 'test_buffer_V_load' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 369 [1/1] (3.52ns)   --->   "%p_Val2_69_1 = add i64 %p_Val2_68_1, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 369 'add' 'p_Val2_69_1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_114_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_1, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 370 'partselect' 'tmp_114_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_1)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_1, i32 63)" [PID/pid.cpp:197]   --->   Operation 371 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (2.47ns)   --->   "%tmp_116_1 = icmp sgt i32 %tmp_114_1, 65470" [PID/pid.cpp:197]   --->   Operation 372 'icmp' 'tmp_116_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_1, i32 63)" [PID/pid.cpp:194]   --->   Operation 373 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_69 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_68, i9 0, i1 %tmp_68, i4 0, i1 %tmp_68, i1 false)" [PID/pid.cpp:194]   --->   Operation 374 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i17 %tmp_69 to i18" [PID/pid.cpp:194]   --->   Operation 375 'sext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (2.10ns)   --->   "%tmp_70 = add i18 65470, %tmp_73_cast" [PID/pid.cpp:194]   --->   Operation 376 'add' 'tmp_70' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_1)   --->   "%tmp_74_cast = sext i18 %tmp_70 to i32" [PID/pid.cpp:194]   --->   Operation 377 'sext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_1)   --->   "%tmp_71 = or i1 %tmp_67, %tmp_116_1" [PID/pid.cpp:197]   --->   Operation 378 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load_1 = select i1 %tmp_71, i32 %tmp_74_cast, i32 %tmp_114_1" [PID/pid.cpp:197]   --->   Operation 379 'select' 'test_buffer_V_load_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (3.52ns)   --->   "%p_Val2_69_2 = add i64 %p_Val2_68_2, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 380 'add' 'p_Val2_69_2' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_114_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_2, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 381 'partselect' 'tmp_114_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_2)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_2, i32 63)" [PID/pid.cpp:197]   --->   Operation 382 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (2.47ns)   --->   "%tmp_116_2 = icmp sgt i32 %tmp_114_2, 65470" [PID/pid.cpp:197]   --->   Operation 383 'icmp' 'tmp_116_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_2, i32 63)" [PID/pid.cpp:194]   --->   Operation 384 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_74 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_73, i9 0, i1 %tmp_73, i4 0, i1 %tmp_73, i1 false)" [PID/pid.cpp:194]   --->   Operation 385 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_77_cast = sext i17 %tmp_74 to i18" [PID/pid.cpp:194]   --->   Operation 386 'sext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (2.10ns)   --->   "%tmp_75 = add i18 65470, %tmp_77_cast" [PID/pid.cpp:194]   --->   Operation 387 'add' 'tmp_75' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_2)   --->   "%tmp_78_cast = sext i18 %tmp_75 to i32" [PID/pid.cpp:194]   --->   Operation 388 'sext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_2)   --->   "%tmp_76 = or i1 %tmp_72, %tmp_116_2" [PID/pid.cpp:197]   --->   Operation 389 'or' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load_2 = select i1 %tmp_76, i32 %tmp_78_cast, i32 %tmp_114_2" [PID/pid.cpp:197]   --->   Operation 390 'select' 'test_buffer_V_load_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (3.52ns)   --->   "%p_Val2_69_3 = add i64 %p_Val2_68_3, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 391 'add' 'p_Val2_69_3' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_114_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_3, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 392 'partselect' 'tmp_114_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_3)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_3, i32 63)" [PID/pid.cpp:197]   --->   Operation 393 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (2.47ns)   --->   "%tmp_116_3 = icmp sgt i32 %tmp_114_3, 65470" [PID/pid.cpp:197]   --->   Operation 394 'icmp' 'tmp_116_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_3, i32 63)" [PID/pid.cpp:194]   --->   Operation 395 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_79 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_78, i9 0, i1 %tmp_78, i4 0, i1 %tmp_78, i1 false)" [PID/pid.cpp:194]   --->   Operation 396 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_83_cast = sext i17 %tmp_79 to i18" [PID/pid.cpp:194]   --->   Operation 397 'sext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (2.10ns)   --->   "%tmp_80 = add i18 65470, %tmp_83_cast" [PID/pid.cpp:194]   --->   Operation 398 'add' 'tmp_80' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_3)   --->   "%tmp_84_cast2 = sext i18 %tmp_80 to i32" [PID/pid.cpp:194]   --->   Operation 399 'sext' 'tmp_84_cast2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_3)   --->   "%tmp_81 = or i1 %tmp_77, %tmp_116_3" [PID/pid.cpp:197]   --->   Operation 400 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load_3 = select i1 %tmp_81, i32 %tmp_84_cast2, i32 %tmp_114_3" [PID/pid.cpp:197]   --->   Operation 401 'select' 'test_buffer_V_load_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 402 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 402 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 403 [1/1] (3.52ns)   --->   "%p_Val2_69_4 = add i64 %p_Val2_68_4, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 403 'add' 'p_Val2_69_4' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_114_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_4, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 404 'partselect' 'tmp_114_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_4)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_4, i32 63)" [PID/pid.cpp:197]   --->   Operation 405 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (2.47ns)   --->   "%tmp_116_4 = icmp sgt i32 %tmp_114_4, 65470" [PID/pid.cpp:197]   --->   Operation 406 'icmp' 'tmp_116_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_4, i32 63)" [PID/pid.cpp:194]   --->   Operation 407 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_84 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_83, i9 0, i1 %tmp_83, i4 0, i1 %tmp_83, i1 false)" [PID/pid.cpp:194]   --->   Operation 408 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_87_cast = sext i17 %tmp_84 to i18" [PID/pid.cpp:194]   --->   Operation 409 'sext' 'tmp_87_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (2.10ns)   --->   "%tmp_85 = add i18 65470, %tmp_87_cast" [PID/pid.cpp:194]   --->   Operation 410 'add' 'tmp_85' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_4)   --->   "%tmp_88_cast = sext i18 %tmp_85 to i32" [PID/pid.cpp:194]   --->   Operation 411 'sext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_4)   --->   "%tmp_86 = or i1 %tmp_82, %tmp_116_4" [PID/pid.cpp:197]   --->   Operation 412 'or' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 413 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load_4 = select i1 %tmp_86, i32 %tmp_88_cast, i32 %tmp_114_4" [PID/pid.cpp:197]   --->   Operation 413 'select' 'test_buffer_V_load_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (3.52ns)   --->   "%p_Val2_69_5 = add i64 %p_Val2_68_5, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 414 'add' 'p_Val2_69_5' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_114_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_5, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 415 'partselect' 'tmp_114_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_5)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_5, i32 63)" [PID/pid.cpp:197]   --->   Operation 416 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (2.47ns)   --->   "%tmp_116_5 = icmp sgt i32 %tmp_114_5, 65470" [PID/pid.cpp:197]   --->   Operation 417 'icmp' 'tmp_116_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_5, i32 63)" [PID/pid.cpp:194]   --->   Operation 418 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_89 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_88, i9 0, i1 %tmp_88, i4 0, i1 %tmp_88, i1 false)" [PID/pid.cpp:194]   --->   Operation 419 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_91_cast = sext i17 %tmp_89 to i18" [PID/pid.cpp:194]   --->   Operation 420 'sext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (2.10ns)   --->   "%tmp_90 = add i18 65470, %tmp_91_cast" [PID/pid.cpp:194]   --->   Operation 421 'add' 'tmp_90' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_5)   --->   "%tmp_92_cast = sext i18 %tmp_90 to i32" [PID/pid.cpp:194]   --->   Operation 422 'sext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_5)   --->   "%tmp_91 = or i1 %tmp_87, %tmp_116_5" [PID/pid.cpp:197]   --->   Operation 423 'or' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 424 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load_5 = select i1 %tmp_91, i32 %tmp_92_cast, i32 %tmp_114_5" [PID/pid.cpp:197]   --->   Operation 424 'select' 'test_buffer_V_load_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (3.52ns)   --->   "%p_Val2_69_6 = add i64 %p_Val2_68_6, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 425 'add' 'p_Val2_69_6' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_114_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_6, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 426 'partselect' 'tmp_114_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_6)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_6, i32 63)" [PID/pid.cpp:197]   --->   Operation 427 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (2.47ns)   --->   "%tmp_116_6 = icmp sgt i32 %tmp_114_6, 65470" [PID/pid.cpp:197]   --->   Operation 428 'icmp' 'tmp_116_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_6, i32 63)" [PID/pid.cpp:194]   --->   Operation 429 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_94 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_93, i9 0, i1 %tmp_93, i4 0, i1 %tmp_93, i1 false)" [PID/pid.cpp:194]   --->   Operation 430 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_95_cast = sext i17 %tmp_94 to i18" [PID/pid.cpp:194]   --->   Operation 431 'sext' 'tmp_95_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (2.10ns)   --->   "%tmp_95 = add i18 65470, %tmp_95_cast" [PID/pid.cpp:194]   --->   Operation 432 'add' 'tmp_95' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_6)   --->   "%tmp_96_cast = sext i18 %tmp_95 to i32" [PID/pid.cpp:194]   --->   Operation 433 'sext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node test_buffer_V_load_6)   --->   "%tmp_96 = or i1 %tmp_92, %tmp_116_6" [PID/pid.cpp:197]   --->   Operation 434 'or' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_buffer_V_load_6 = select i1 %tmp_96, i32 %tmp_96_cast, i32 %tmp_114_6" [PID/pid.cpp:197]   --->   Operation 435 'select' 'test_buffer_V_load_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 436 [1/1] (3.52ns)   --->   "%p_Val2_69_7 = add i64 %p_Val2_68_7, %tmp_84_cast" [PID/pid.cpp:194]   --->   Operation 436 'add' 'p_Val2_69_7' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_114_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_69_7, i32 32, i32 63)" [PID/pid.cpp:194]   --->   Operation 437 'partselect' 'tmp_114_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_7, i32 63)" [PID/pid.cpp:197]   --->   Operation 438 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 439 [1/1] (2.47ns)   --->   "%tmp_116_7 = icmp sgt i32 %tmp_114_7, 65470" [PID/pid.cpp:197]   --->   Operation 439 'icmp' 'tmp_116_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_69_7, i32 63)" [PID/pid.cpp:194]   --->   Operation 440 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_99 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i9.i1.i4.i1.i1(i1 %tmp_98, i9 0, i1 %tmp_98, i4 0, i1 %tmp_98, i1 false)" [PID/pid.cpp:194]   --->   Operation 441 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i17 %tmp_99 to i18" [PID/pid.cpp:194]   --->   Operation 442 'sext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 443 [1/1] (2.10ns)   --->   "%tmp_100 = add i18 65470, %tmp_99_cast" [PID/pid.cpp:194]   --->   Operation 443 'add' 'tmp_100' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%tmp_100_cast = sext i18 %tmp_100 to i32" [PID/pid.cpp:194]   --->   Operation 444 'sext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%tmp_101 = or i1 %tmp_97, %tmp_116_7" [PID/pid.cpp:197]   --->   Operation 445 'or' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 446 [1/1] (0.97ns) (out node of the LUT)   --->   "%storemerge_7 = select i1 %tmp_101, i32 %tmp_100_cast, i32 %tmp_114_7" [PID/pid.cpp:197]   --->   Operation 446 'select' 'storemerge_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 447 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 447 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [PID/pid.cpp:210]   --->   Operation 448 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 449 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load, i32* %test_V_addr_6, align 4" [PID/pid.cpp:210]   --->   Operation 449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 450 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 450 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 451 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load, i32* %test_V_addr_6, align 4" [PID/pid.cpp:210]   --->   Operation 451 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 452 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [PID/pid.cpp:210]   --->   Operation 452 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 453 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_1, i32* %test_V_addr_7, align 4" [PID/pid.cpp:210]   --->   Operation 453 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 454 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 454 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 455 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_1, i32* %test_V_addr_7, align 4" [PID/pid.cpp:210]   --->   Operation 455 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [PID/pid.cpp:210]   --->   Operation 456 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 457 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_2, i32* %test_V_addr_8, align 4" [PID/pid.cpp:210]   --->   Operation 457 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 458 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)" [PID/pid.cpp:201]   --->   Operation 458 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 459 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_2, i32* %test_V_addr_8, align 4" [PID/pid.cpp:210]   --->   Operation 459 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [PID/pid.cpp:210]   --->   Operation 460 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 461 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_3, i32* %test_V_addr_9, align 4" [PID/pid.cpp:210]   --->   Operation 461 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 462 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:201]   --->   Operation 462 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 463 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_3, i32* %test_V_addr_9, align 4" [PID/pid.cpp:210]   --->   Operation 463 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [PID/pid.cpp:210]   --->   Operation 464 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 465 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_4, i32* %test_V_addr_10, align 4" [PID/pid.cpp:210]   --->   Operation 465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 466 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:201]   --->   Operation 466 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 467 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_4, i32* %test_V_addr_10, align 4" [PID/pid.cpp:210]   --->   Operation 467 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 468 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [PID/pid.cpp:210]   --->   Operation 468 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 469 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_5, i32* %test_V_addr_11, align 4" [PID/pid.cpp:210]   --->   Operation 469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 470 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:201]   --->   Operation 470 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 471 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_5, i32* %test_V_addr_11, align 4" [PID/pid.cpp:210]   --->   Operation 471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%test_V_addr_12 = getelementptr [4096 x i32]* %test_V, i64 0, i64 12" [PID/pid.cpp:210]   --->   Operation 472 'getelementptr' 'test_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 473 [2/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_6, i32* %test_V_addr_12, align 4" [PID/pid.cpp:210]   --->   Operation 473 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 474 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:201]   --->   Operation 474 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 475 [1/2] (3.25ns)   --->   "store i32 %test_buffer_V_load_6, i32* %test_V_addr_12, align 4" [PID/pid.cpp:210]   --->   Operation 475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%test_V_addr_13 = getelementptr [4096 x i32]* %test_V, i64 0, i64 13" [PID/pid.cpp:210]   --->   Operation 476 'getelementptr' 'test_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 477 [2/2] (3.25ns)   --->   "store i32 %storemerge_7, i32* %test_V_addr_13, align 4" [PID/pid.cpp:210]   --->   Operation 477 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !93"   --->   Operation 478 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !99"   --->   Operation 479 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !103"   --->   Operation 480 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !107"   --->   Operation 481 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !113"   --->   Operation 482 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !117"   --->   Operation 483 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !123"   --->   Operation 484 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind"   --->   Operation 485 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:19]   --->   Operation 486 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:21]   --->   Operation 487 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 488 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 489 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 490 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 491 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 492 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 493 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 493 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 494 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 495 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 496 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 497 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 498 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str6, [4 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 498 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 499 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 500 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 501 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:201]   --->   Operation 501 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 502 [1/2] (3.25ns)   --->   "store i32 %storemerge_7, i32* %test_V_addr_13, align 4" [PID/pid.cpp:210]   --->   Operation 502 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 503 [1/1] (0.00ns)   --->   "ret void" [PID/pid.cpp:212]   --->   Operation 503 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('cmdIn_V_addr_5', PID/pid.cpp:64) [53]  (0 ns)
	'load' operation ('cmdIn_V_load_5', PID/pid.cpp:64) on array 'cmdIn_V' [54]  (2.32 ns)

 <State 2>: 5.73ns
The critical path consists of the following:
	'load' operation ('cmdIn_V_load_5', PID/pid.cpp:64) on array 'cmdIn_V' [54]  (2.32 ns)
	'store' operation (PID/pid.cpp:71) of variable 'tmp_6_5_cast', PID/pid.cpp:71 on array 'test_V' [78]  (3.25 ns)
	blocking operation 0.153 ns on control path)

 <State 3>: 6.59ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:64) on array 'cmdIn_V' [46]  (2.32 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:85) [85]  (2.08 ns)
	'sub' operation ('p_Val2_8', PID/pid.cpp:87) [100]  (2.2 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_7', PID/pid.cpp:88) [104]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_9', PID/pid.cpp:88) [108]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_21', PID/pid.cpp:99) [150]  (8.51 ns)

 <State 7>: 8.34ns
The critical path consists of the following:
	'add' operation ('p_Val2_22', PID/pid.cpp:99) [151]  (0 ns)
	'add' operation ('__Val2__', PID/pid.cpp:99) [157]  (4.89 ns)
	'icmp' operation ('tmp_20', PID/pid.cpp:100) [159]  (2.47 ns)
	'or' operation ('tmp_22', PID/pid.cpp:101) [161]  (0 ns)
	'select' operation ('tmp_29', PID/pid.cpp:101) [179]  (0.978 ns)

 <State 8>: 6.04ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_Val2_30', PID/pid.cpp:113) with incoming values : ('tmp_27', PID/pid.cpp:90) [184]  (1.77 ns)
	'phi' operation ('p_Val2_30', PID/pid.cpp:113) with incoming values : ('tmp_27', PID/pid.cpp:90) [184]  (0 ns)
	'select' operation ('__Val2__', PID/pid.cpp:130) [187]  (0 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:130) [192]  (2.08 ns)
	'sub' operation ('p_Val2_39', PID/pid.cpp:132) [207]  (2.2 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_40', PID/pid.cpp:133) [212]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_41', PID/pid.cpp:133) [217]  (8.51 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (PID/pid.cpp:201) [316]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [317]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [334]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [349]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [366]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [381]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [396]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [411]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:201) [426]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:201) [427]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:201) [427]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:201) [427]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:201) [427]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:201) [427]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
