Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  2 09:17:38 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionOperationChaining_top_timing_summary_routed.rpt -pb firConvolutionOperationChaining_top_timing_summary_routed.pb -rpx firConvolutionOperationChaining_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionOperationChaining_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.060        0.000                      0                  729        0.159        0.000                      0                  729        3.250        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
myclk  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               3.060        0.000                      0                  729        0.159        0.000                      0                  729        3.250        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        3.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 1.090ns (19.572%)  route 4.479ns (80.428%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.829    10.589    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.090ns (19.693%)  route 4.445ns (80.307%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.795    10.555    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.090ns (19.693%)  route 4.445ns (80.307%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.795    10.555    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.090ns (19.733%)  route 4.434ns (80.267%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.784    10.543    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.071ns (19.593%)  route 4.395ns (80.407%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 13.593 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.639     9.019    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/A0
    SLICE_X104Y63        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.124 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.579     9.704    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[1]
    SLICE_X103Y63        LUT5 (Prop_lut5_I4_O)        0.124     9.828 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[1]_i_1/O
                         net (fo=2, routed)           0.658    10.486    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[1]
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.691    13.593    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                         clock pessimism              0.457    14.049    
                         clock uncertainty           -0.035    14.014    
    DSP48_X4Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    13.652    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.090ns (19.965%)  route 4.370ns (80.035%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.720    10.479    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.090ns (20.247%)  route 4.294ns (79.753%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.644    10.403    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.090ns (20.247%)  route 4.294ns (79.753%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.644    10.403    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.090ns (20.247%)  route 4.294ns (79.753%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.644    10.403    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (myclk rise@9.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.090ns (20.247%)  route 4.294ns (79.753%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 13.590 - 9.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.776     5.020    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     5.439 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.012     6.451    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.750 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.506     7.256    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X105Y66        LUT4 (Prop_lut4_I2_O)        0.124     7.380 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.677     9.057    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.181 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.636    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.760 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.644    10.403    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      9.000     9.000 r  
    K19                                               0.000     9.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     9.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     9.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    11.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    13.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    14.046    
                         clock uncertainty           -0.035    14.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    13.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  3.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.631     1.498    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[5]/Q
                         net (fo=2, routed)           0.109     1.748    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[5]
    SLICE_X108Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[5]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[5]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.121     1.634    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.934%)  route 0.110ns (37.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[26]/Q
                         net (fo=2, routed)           0.110     1.745    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[26]
    SLICE_X108Y67        LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[26]_i_1/O
                         net (fo=1, routed)           0.000     1.790    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[26]_i_1_n_0
    SLICE_X108Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.897     2.012    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.121     1.631    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.917%)  route 0.110ns (37.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[28]/Q
                         net (fo=2, routed)           0.110     1.745    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[28]
    SLICE_X108Y69        LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[28]_i_1/O
                         net (fo=1, routed)           0.000     1.790    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[28]_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.895     2.010    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.120     1.628    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.632     1.499    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y62        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[4]/Q
                         net (fo=2, routed)           0.112     1.752    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[4]
    SLICE_X108Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.797 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[4]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.120     1.633    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X111Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[28]/Q
                         net (fo=1, routed)           0.097     1.732    firConvolutionOperationChaining_IP/U0/p_tmp[28]
    SLICE_X110Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.898     2.013    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]/C
                         clock pessimism             -0.506     1.508    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.057     1.565    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.632     1.499    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X111Y65        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[12]/Q
                         net (fo=1, routed)           0.098     1.737    firConvolutionOperationChaining_IP/U0/p_tmp[12]
    SLICE_X110Y65        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.902     2.017    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y65        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[12]/C
                         clock pessimism             -0.506     1.512    
    SLICE_X110Y65        FDRE (Hold_fdre_C_D)         0.055     1.567    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.630     1.497    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X111Y67        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[21]/Q
                         net (fo=1, routed)           0.115     1.753    firConvolutionOperationChaining_IP/U0/p_tmp[21]
    SLICE_X108Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.896     2.011    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[21]/C
                         clock pessimism             -0.483     1.529    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.052     1.581    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.629     1.496    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X111Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[25]/Q
                         net (fo=1, routed)           0.132     1.769    firConvolutionOperationChaining_IP/U0/p_tmp[25]
    SLICE_X112Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.899     2.014    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X112Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[25]/C
                         clock pessimism             -0.505     1.510    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.085     1.595    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.631     1.498    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X106Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[4]/Q
                         net (fo=1, routed)           0.119     1.758    firConvolutionOperationChaining_IP/U0/p_tmp[4]
    SLICE_X106Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[4]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.070     1.583    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.821%)  route 0.099ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X111Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[31]/Q
                         net (fo=1, routed)           0.099     1.734    firConvolutionOperationChaining_IP/U0/p_tmp[31]
    SLICE_X110Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.898     2.013    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[31]/C
                         clock pessimism             -0.506     1.508    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.051     1.559    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         9.000       5.116      DSP48_X4Y27     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         9.000       6.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         9.000       6.846      DSP48_X4Y26     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X105Y67   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         9.000       8.000      SLICE_X105Y67   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X105Y67   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         9.000       8.000      SLICE_X105Y67   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X106Y69   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X109Y62   firConvolutionOperationChaining_IP/U0/accumulator_reg_93_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X109Y64   firConvolutionOperationChaining_IP/U0/accumulator_reg_93_reg[10]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y63   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y63   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y63   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y63   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X104Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X100Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.500       3.250      SLICE_X100Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_14_14/SP/CLK



