#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 29 16:05:51 2018
# Process ID: 9142
# Current directory: /home/linkuri267/cnn
# Command line: vivado
# Log file: /home/linkuri267/cnn/vivado.log
# Journal file: /home/linkuri267/cnn/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/linkuri267/cnn/cnn.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v w ]
add_files /home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top CONNECT_testbench_sample [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/connect_parameters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/new/conv_layer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/connect_parameters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/new/conv_layer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/connect_parameters.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/new/conv_layer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v:]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port send_en on this module [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:210]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net flit_in is not permitted [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:209]
ERROR: [VRFC 10-529] concurrent assignment to a non-net send_flit is not permitted [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:210]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutputArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutputArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersStatic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersStatic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersStatic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersStatic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/source_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net flit_in is not permitted [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:209]
ERROR: [VRFC 10-529] concurrent assignment to a non-net send_flit is not permitted [/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v:210]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mkInputArbiter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mkInputArbiter_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mkInputArbiter_behav xil_defaultlib.mkInputArbiter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkInputArbiter
Compiling module xil_defaultlib.glbl
Built simulation snapshot mkInputArbiter_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/xsim.dir/mkInputArbiter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/xsim.dir/mkInputArbiter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 29 16:51:29 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 29 16:51:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mkInputArbiter_behav -key {Behavioral:sim_1:Functional:mkInputArbiter} -tclbatch {mkInputArbiter.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
WARNING: Simulation object /conv_layer_tb/clk was not found in the design.
WARNING: Simulation object /conv_layer_tb/reset was not found in the design.
WARNING: Simulation object /conv_layer_tb/start was not found in the design.
WARNING: Simulation object /conv_layer_tb/kernel was not found in the design.
WARNING: Simulation object /conv_layer_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/kernel_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/v_offset was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/h_offset was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/v_offset_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/h_offset_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/kernel_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/done was not found in the design.
source mkInputArbiter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mkInputArbiter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7104.195 ; gain = 52.816 ; free physical = 1428 ; free virtual = 12854
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top CONNECT_testbench_sample [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build//mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/xsim.dir/CONNECT_testbench_sample_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/xsim.dir/CONNECT_testbench_sample_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 29 16:52:05 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 29 16:52:05 2018...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7131.246 ; gain = 0.000 ; free physical = 1453 ; free virtual = 12867
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
WARNING: Simulation object /conv_layer_tb/clk was not found in the design.
WARNING: Simulation object /conv_layer_tb/reset was not found in the design.
WARNING: Simulation object /conv_layer_tb/start was not found in the design.
WARNING: Simulation object /conv_layer_tb/kernel was not found in the design.
WARNING: Simulation object /conv_layer_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/kernel_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/v_offset was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/h_offset was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/v_offset_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/h_offset_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/kernel_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/done was not found in the design.
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7167.883 ; gain = 36.637 ; free physical = 1429 ; free virtual = 12853
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
WARNING: Simulation object /conv_layer_tb/clk was not found in the design.
WARNING: Simulation object /conv_layer_tb/reset was not found in the design.
WARNING: Simulation object /conv_layer_tb/start was not found in the design.
WARNING: Simulation object /conv_layer_tb/kernel was not found in the design.
WARNING: Simulation object /conv_layer_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/kernel_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/v_offset was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/h_offset was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/v_offset_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/h_offset_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/kernel_local was not found in the design.
WARNING: Simulation object /conv_layer_tb/test_conv_layer/done was not found in the design.
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_wave_config
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build//mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
@  9: Ejecting flit 100000000affffffff at receive port 0
@ 10: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 120000000000000000 at receive port 1
@ 12: Ejecting flit 100000000affffffff at receive port 0
@ 12: Ejecting flit 120000000000000000 at receive port 1
@ 13: Ejecting flit 100000000affffffff at receive port 0
@ 13: Ejecting flit 120000000000000000 at receive port 1
@ 14: Ejecting flit 100000000affffffff at receive port 0
@ 14: Ejecting flit 120000000000000000 at receive port 1
@ 15: Ejecting flit 100000000affffffff at receive port 0
@ 15: Ejecting flit 120000000000000000 at receive port 1
@ 16: Ejecting flit 120000000000000000 at receive port 1
@ 17: Ejecting flit 120000000000000000 at receive port 1
@ 18: Ejecting flit 120000000000000000 at receive port 1
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7207.023 ; gain = 0.000 ; free physical = 1225 ; free virtual = 12677
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build//mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 120000000000000000 at receive port 1
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7223.254 ; gain = 0.000 ; free physical = 1205 ; free virtual = 12682
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 120000000000000000 at receive port 1
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build//mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 120000000a00000000 at receive port 1
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7255.270 ; gain = 0.000 ; free physical = 1194 ; free virtual = 12668
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 120000000a00000000 at receive port 1
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
save_wave_config {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg}
update_files -from_files /home/linkuri267/cnn/software_test/source.mem -to_files /home/linkuri267/cnn/cnn.srcs/sources_1/imports/software_test/source.mem -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/linkuri267/cnn/cnn.srcs/sources_1/imports/software_test/source.mem' with file '/home/linkuri267/cnn/software_test/source.mem'.
INFO: [filemgmt 20-1080] Importing file from '/home/linkuri267/cnn/software_test/source.mem' to '/home/linkuri267/cnn/cnn.srcs/sources_1/imports/software_test/source.mem'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: /home/linkuri267/cnn/software_test/source.mem
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/linkuri267/cnn/cnn.srcs/sources_1/imports/software_test/source.mem] -no_script -reset -force -quiet
remove_files  /home/linkuri267/cnn/cnn.srcs/sources_1/imports/software_test/source.mem
add_files -norecurse -scan_for_includes /home/linkuri267/cnn/software_test/source.mem
import_files -norecurse /home/linkuri267/cnn/software_test/source.mem
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build//mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/Documents/ee454/lab8/build/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="mesh/mesh_4...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
WARNING: File mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex referenced on /home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v at line 59 cannot be opened for reading. Please ensure that this file is available in the current working directory.
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7343.512 ; gain = 0.000 ; free physical = 670 ; free virtual = 12307
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
---- Performing Reset ----
@  6: Injecting flit 100000000affffffff into send port 0
@  8: Ejecting flit 100000000affffffff at receive port 0
@ 11: Ejecting flit 120000000a00000000 at receive port 1
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7378.594 ; gain = 0.000 ; free physical = 766 ; free virtual = 12407
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 17:58:37 2018...
