# âœ¦ PIPELINE Processor âœ¦
Means that the circuit allows multiple intructions to be processed in parallel. 

## Objective 
A 32-bit RISC-V processor implementation with 5-stage pipeline in Verilog HDL, designed for educational and research purposes in computer architecture.


## Proyect Structure
```
Pipeline_RISCV/
â”œâ”€â”€ README.md
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ top.v
â”‚   â”œâ”€â”€ stages/
â”‚   â”‚   â”œâ”€â”€ IF.v
â”‚   â”‚   â”œâ”€â”€ ID.v
â”‚   â”‚   â”œâ”€â”€ EX.v
â”‚   â”‚   â”œâ”€â”€ MEM.v
â”‚   â”‚   â””â”€â”€ WB.v
â”‚   â”œâ”€â”€ pipeline_registers/
â”‚   â”‚   â”œâ”€â”€ IF_ID.v
â”‚   â”‚   â”œâ”€â”€ ID_EX.v
â”‚   â”‚   â”œâ”€â”€ EX_MEM.v
â”‚   â”‚   â””â”€â”€ MEM_WB.v
â”‚   â”œâ”€â”€ components/
â”‚   â”‚   â”œâ”€â”€ RegFile.v
â”‚   â”‚   â”œâ”€â”€ ALU.v
â”‚   â”‚   â”œâ”€â”€ ControlUnit.v
â”‚   â”‚   â”œâ”€â”€ ImmGen.v
â”‚   â”‚   â”œâ”€â”€ DataMemory.v
â”‚   â”‚   â”œâ”€â”€ InstructionMemory.v
â”‚   â”‚   â””â”€â”€ HazardUnit.v
â”‚   â””â”€â”€ instructions.hex
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ pipeline_tb.v
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ README.md
â”‚   â”œâ”€â”€ pipeline-architecture.md
â”‚   â”œâ”€â”€ stages/
â”‚   â”‚   â”œâ”€â”€ instruction-fetch.md
â”‚   â”‚   â”œâ”€â”€ instruction-decode.md
â”‚   â”‚   â”œâ”€â”€ execute.md
â”‚   â”‚   â”œâ”€â”€ memory-access.md
â”‚   â”‚   â””â”€â”€ write-back.md
â”‚   â”œâ”€â”€ hazards/
â”‚   â”‚   â”œâ”€â”€ data-hazards.md
â”‚   â”‚   â”œâ”€â”€ control-hazards.md
â”‚   â”‚   â””â”€â”€ forwarding.md
â”‚   â””â”€â”€ images/
â”‚       â”œâ”€â”€ pipeline-diagram.png
â”‚       â”œâ”€â”€ datapath.png
â”‚       â””â”€â”€ control-signals.png
â””â”€â”€ .gitignore
```

### ðŸŸŠ 5-Stage Pipeline
```
IF (Instruction Fetch) â†’ ID (Instruction Decode) â†’ EX (Execute) â†’ MEM (Memory) â†’ WB (Write Back)
```

###  ðŸŸŠ Main Components
- **Datapath**: Main data path with pipeline registers
- **Control Unit**: Centralized control unit
- **ALU**: 32-bit arithmetic-logic unit
- **Register File**: 32-register bank of 32 bits each
- **Memory**: Separate instruction and data memories
- **Hazard Unit**: Hazard detection and handling 

## RISC-V Pipeline Documentation

Documentation for the 5-stage pipelined RISC-V processor. This section provides detailed information about the architecture, each pipeline stage, hazard handling, and visual resources.

### ðŸŸŠ Architecture
- [Pipeline Overview](pipeline-architecture.md)

### ðŸŸŠ Pipeline Stages
- [Instruction Fetch (IF)](IF_Stage.md)
- [Instruction Decode (ID)](C:\Users\andyq\Documents\QuartusProjects\Architecture_code\SoC\Tareas\PipeLine_RISCV\Documentation\ID_Stage.md)
- [Execute (EX)](C:\Users\andyq\Documents\QuartusProjects\Architecture_code\SoC\Tareas\PipeLine_RISCV\Documentation\EX_Stage.md)
- [Memory Access (MEM)](C:\Users\andyq\Documents\QuartusProjects\Architecture_code\SoC\Tareas\PipeLine_RISCV\Documentation\MEM_Stage.md)
- [Write Back (WB)](C:\Users\andyq\Documents\QuartusProjects\Architecture_code\SoC\Tareas\PipeLine_RISCV\Documentation\WB_Stage.md)

### ðŸŸŠ Hazard Handling
- [Data Hazards](hazards/data-hazards.md)
- [Control Hazards](hazards/control-hazards.md)
- [Forwarding](hazards/forwarding.md)

