Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jul  7 22:57:23 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_led_timing_summary_routed.rpt -pb blinky_led_timing_summary_routed.pb -rpx blinky_led_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.782        0.000                      0                   54        0.261        0.000                      0                   54        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             3.782        0.000                      0                   54        0.261        0.000                      0                   54        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.828ns (22.397%)  route 2.869ns (77.603%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.863     9.832    count[26]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.848    13.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.441    14.078    
                         clock uncertainty           -0.035    14.042    
    SLICE_X113Y128       FDRE (Setup_fdre_C_R)       -0.429    13.613    count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.828ns (22.397%)  route 2.869ns (77.603%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.863     9.832    count[26]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.848    13.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.441    14.078    
                         clock uncertainty           -0.035    14.042    
    SLICE_X113Y128       FDRE (Setup_fdre_C_R)       -0.429    13.613    count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.265%)  route 2.731ns (76.735%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725     9.694    count[26]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.441    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.608    count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.265%)  route 2.731ns (76.735%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725     9.694    count[26]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.441    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.608    count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.265%)  route 2.731ns (76.735%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725     9.694    count[26]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.441    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.608    count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.265%)  route 2.731ns (76.735%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725     9.694    count[26]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.441    14.073    
                         clock uncertainty           -0.035    14.037    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.608    count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.828ns (23.292%)  route 2.727ns (76.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.720     9.690    count[26]_i_1_n_0
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X113Y126       FDRE (Setup_fdre_C_R)       -0.429    13.610    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.828ns (23.292%)  route 2.727ns (76.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.720     9.690    count[26]_i_1_n_0
    SLICE_X113Y126       FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X113Y126       FDRE (Setup_fdre_C_R)       -0.429    13.610    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.828ns (23.292%)  route 2.727ns (76.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.720     9.690    count[26]_i_1_n_0
    SLICE_X113Y126       FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X113Y126       FDRE (Setup_fdre_C_R)       -0.429    13.610    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.828ns (23.292%)  route 2.727ns (76.708%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.633 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.456     6.591 r  count_reg[12]/Q
                         net (fo=2, routed)           0.682     7.273    count_reg_n_0_[12]
    SLICE_X112Y124       LUT4 (Prop_lut4_I2_O)        0.124     7.397 f  count[26]_i_9/O
                         net (fo=1, routed)           0.593     7.990    count[26]_i_9_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I4_O)        0.124     8.114 f  count[26]_i_5/O
                         net (fo=2, routed)           0.731     8.845    count[26]_i_5_n_0
    SLICE_X112Y125       LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  count[26]_i_1/O
                         net (fo=26, routed)          0.720     9.690    count[26]_i_1_n_0
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845    13.633    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.441    14.075    
                         clock uncertainty           -0.035    14.039    
    SLICE_X113Y126       FDRE (Setup_fdre_C_R)       -0.429    13.610    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  3.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  count_reg[8]/Q
                         net (fo=2, routed)           0.117     2.075    count_reg_n_0_[8]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.183 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.183    data0[8]
    SLICE_X113Y123       FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     1.921    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.956 r  count_reg[12]/Q
                         net (fo=2, routed)           0.119     2.076    count_reg_n_0_[12]
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.184 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.184    data0[12]
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.105     1.920    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     1.956 r  count_reg[16]/Q
                         net (fo=2, routed)           0.119     2.076    count_reg_n_0_[16]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.184 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.184    data0[16]
    SLICE_X113Y125       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.105     1.920    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  count_reg[20]/Q
                         net (fo=2, routed)           0.119     2.077    count_reg_n_0_[20]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.185 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.185    data0[20]
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.921    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     1.959 r  count_reg[24]/Q
                         net (fo=2, routed)           0.119     2.079    count_reg_n_0_[24]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.187 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.187    data0[24]
    SLICE_X113Y127       FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.981     2.348    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.529     1.818    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.105     1.923    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     1.959 r  count_reg[4]/Q
                         net (fo=2, routed)           0.119     2.079    count_reg_n_0_[4]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.187 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.187    data0[4]
    SLICE_X113Y122       FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.981     2.348    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.529     1.818    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.105     1.923    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     1.956 r  count_reg[13]/Q
                         net (fo=2, routed)           0.116     2.073    count_reg_n_0_[13]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.188 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.188    data0[13]
    SLICE_X113Y125       FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.105     1.920    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  count_reg[17]/Q
                         net (fo=2, routed)           0.116     2.074    count_reg_n_0_[17]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    data0[17]
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.921    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     1.959 r  count_reg[21]/Q
                         net (fo=2, routed)           0.116     2.076    count_reg_n_0_[21]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.191 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.191    data0[21]
    SLICE_X113Y127       FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.981     2.348    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.529     1.818    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.105     1.923    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  count_reg[5]/Q
                         net (fo=2, routed)           0.116     2.074    count_reg_n_0_[5]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    data0[5]
    SLICE_X113Y123       FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     1.921    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y124  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y126  count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y124  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y124  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y124  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y124  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.101ns (60.436%)  route 2.685ns (39.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.518     6.653 r  pulse_reg/Q
                         net (fo=5, routed)           2.685     9.337    led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.920 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.920    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 4.018ns (60.418%)  route 2.633ns (39.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.518     6.653 r  pulse_reg/Q
                         net (fo=5, routed)           2.633     9.285    led_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.786 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.786    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.099ns (61.707%)  route 2.544ns (38.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.518     6.653 r  pulse_reg/Q
                         net (fo=5, routed)           2.544     9.196    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.777 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.777    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 4.008ns (63.592%)  route 2.295ns (36.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.518     6.653 r  pulse_reg/Q
                         net (fo=5, routed)           2.295     8.948    led_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         3.490    12.438 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.438    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.355ns (68.518%)  route 0.623ns (31.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     1.979 r  pulse_reg/Q
                         net (fo=5, routed)           0.623     2.602    led_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.794 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.794    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.365ns (64.136%)  route 0.764ns (35.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     1.979 r  pulse_reg/Q
                         net (fo=5, routed)           0.764     2.743    led_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.945 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.945    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.445ns (66.483%)  route 0.729ns (33.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     1.979 r  pulse_reg/Q
                         net (fo=5, routed)           0.729     2.708    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.990 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.990    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.447ns (64.904%)  route 0.783ns (35.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     1.979 r  pulse_reg/Q
                         net (fo=5, routed)           0.783     2.762    led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.283     4.045 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.045    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.641ns (41.672%)  route 2.297ns (58.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          1.049     3.938    p_0_in
    SLICE_X113Y122       FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.641ns (41.672%)  route 2.297ns (58.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          1.049     3.938    p_0_in
    SLICE_X113Y122       FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.641ns (41.672%)  route 2.297ns (58.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          1.049     3.938    p_0_in
    SLICE_X113Y122       FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.641ns (41.672%)  route 2.297ns (58.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          1.049     3.938    p_0_in
    SLICE_X113Y122       FDRE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.641ns (43.218%)  route 2.156ns (56.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          0.909     3.797    p_0_in
    SLICE_X113Y123       FDRE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845     5.633    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.641ns (43.218%)  route 2.156ns (56.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          0.909     3.797    p_0_in
    SLICE_X113Y123       FDRE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845     5.633    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.641ns (43.218%)  route 2.156ns (56.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          0.909     3.797    p_0_in
    SLICE_X113Y123       FDRE                                         r  count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845     5.633    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.641ns (43.218%)  route 2.156ns (56.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.152     2.888 r  count[26]_i_2/O
                         net (fo=26, routed)          0.909     3.797    p_0_in
    SLICE_X113Y123       FDRE                                         r  count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.845     5.633    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.613ns (43.326%)  route 2.110ns (56.674%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.124     2.860 r  count[26]_i_1/O
                         net (fo=26, routed)          0.863     3.723    count[26]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.848     5.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.613ns (43.326%)  route 2.110ns (56.674%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.247     2.736    rst_IBUF
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.124     2.860 r  count[26]_i_1/O
                         net (fo=26, routed)          0.863     3.723    count[26]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.848     5.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pulse_reg/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.257ns (39.956%)  route 0.386ns (60.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.386     0.642    rst_IBUF
    SLICE_X112Y125       FDCE                                         f  pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  pulse_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.302ns (38.166%)  route 0.489ns (61.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.489     0.745    rst_IBUF
    SLICE_X112Y124       LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    count[0]_i_1_n_0
    SLICE_X112Y124       FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X112Y124       FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.301ns (31.250%)  route 0.661ns (68.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.044     0.788 r  count[26]_i_2/O
                         net (fo=26, routed)          0.174     0.962    p_0_in
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.301ns (31.250%)  route 0.661ns (68.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.044     0.788 r  count[26]_i_2/O
                         net (fo=26, routed)          0.174     0.962    p_0_in
    SLICE_X113Y126       FDRE                                         r  count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.301ns (31.250%)  route 0.661ns (68.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.044     0.788 r  count[26]_i_2/O
                         net (fo=26, routed)          0.174     0.962    p_0_in
    SLICE_X113Y126       FDRE                                         r  count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.301ns (31.250%)  route 0.661ns (68.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT1 (Prop_lut1_I0_O)        0.044     0.788 r  count[26]_i_2/O
                         net (fo=26, routed)          0.174     0.962    p_0_in
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.302ns (30.348%)  route 0.692ns (69.652%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.045     0.789 r  count[26]_i_1/O
                         net (fo=26, routed)          0.205     0.994    count[26]_i_1_n_0
    SLICE_X113Y124       FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.302ns (30.348%)  route 0.692ns (69.652%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.045     0.789 r  count[26]_i_1/O
                         net (fo=26, routed)          0.205     0.994    count[26]_i_1_n_0
    SLICE_X113Y124       FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.302ns (30.348%)  route 0.692ns (69.652%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.045     0.789 r  count[26]_i_1/O
                         net (fo=26, routed)          0.205     0.994    count[26]_i_1_n_0
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.302ns (30.348%)  route 0.692ns (69.652%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.487     0.744    rst_IBUF
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.045     0.789 r  count[26]_i_1/O
                         net (fo=26, routed)          0.205     0.994    count[26]_i_1_n_0
    SLICE_X113Y124       FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  count_reg[9]/C





