#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x5555619d0390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55556199de40 .scope module, "riscv_alu_tb" "riscv_alu_tb" 3 10;
 .timescale -9 -12;
P_0x5555619b3ba0 .param/l "CLK_PERIOD" 1 3 14, +C4<00000000000000000000000000001010>;
P_0x5555619b3be0 .param/l "OP_ADD" 1 3 33, C4<0000>;
P_0x5555619b3c20 .param/l "OP_AND" 1 3 35, C4<0010>;
P_0x5555619b3c60 .param/l "OP_MAC" 1 3 44, C4<1011>;
P_0x5555619b3ca0 .param/l "OP_MUL" 1 3 43, C4<1010>;
P_0x5555619b3ce0 .param/l "OP_OR" 1 3 36, C4<0011>;
P_0x5555619b3d20 .param/l "OP_SLL" 1 3 38, C4<0101>;
P_0x5555619b3d60 .param/l "OP_SLT" 1 3 41, C4<1000>;
P_0x5555619b3da0 .param/l "OP_SLTU" 1 3 42, C4<1001>;
P_0x5555619b3de0 .param/l "OP_SRA" 1 3 40, C4<0111>;
P_0x5555619b3e20 .param/l "OP_SRL" 1 3 39, C4<0110>;
P_0x5555619b3e60 .param/l "OP_SUB" 1 3 34, C4<0001>;
P_0x5555619b3ea0 .param/l "OP_XOR" 1 3 37, C4<0100>;
P_0x5555619b3ee0 .param/l "WIDTH" 1 3 13, +C4<00000000000000000000000000100000>;
v0x555561a004d0_0 .var "alu_op", 3 0;
v0x555561a005b0_0 .var "clk", 0 0;
v0x555561a00650_0 .var "operand_a", 31 0;
v0x555561a00720_0 .var "operand_b", 31 0;
v0x555561a007f0_0 .net "overflow", 0 0, v0x5555619ff190_0;  1 drivers
v0x555561a008e0_0 .net "result", 31 0, v0x5555619ff250_0;  1 drivers
v0x555561a009b0_0 .var "rst_n", 0 0;
v0x555561a00a80_0 .var/i "tests_failed", 31 0;
v0x555561a00b20_0 .var/i "tests_passed", 31 0;
v0x555561a00bc0_0 .var "valid_in", 0 0;
v0x555561a00c90_0 .net "valid_out", 0 0, v0x5555619ffab0_0;  1 drivers
v0x555561a00d60_0 .net "zero", 0 0, L_0x555561a12ca0;  1 drivers
E_0x55556196a7f0 .event posedge, v0x5555619fec70_0;
S_0x5555619a1180 .scope module, "dut" "riscv_alu" 3 49, 4 16 0, S_0x55556199de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 4 "alu_op";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "zero";
P_0x5555619d15e0 .param/l "OP_ADD" 1 4 32, C4<0000>;
P_0x5555619d1620 .param/l "OP_AND" 1 4 34, C4<0010>;
P_0x5555619d1660 .param/l "OP_MAC" 1 4 43, C4<1011>;
P_0x5555619d16a0 .param/l "OP_MUL" 1 4 42, C4<1010>;
P_0x5555619d16e0 .param/l "OP_OR" 1 4 35, C4<0011>;
P_0x5555619d1720 .param/l "OP_SLL" 1 4 37, C4<0101>;
P_0x5555619d1760 .param/l "OP_SLT" 1 4 40, C4<1000>;
P_0x5555619d17a0 .param/l "OP_SLTU" 1 4 41, C4<1001>;
P_0x5555619d17e0 .param/l "OP_SRA" 1 4 39, C4<0111>;
P_0x5555619d1820 .param/l "OP_SRL" 1 4 38, C4<0110>;
P_0x5555619d1860 .param/l "OP_SUB" 1 4 33, C4<0001>;
P_0x5555619d18a0 .param/l "OP_XOR" 1 4 36, C4<0100>;
P_0x5555619d18e0 .param/l "WIDTH" 0 4 17, +C4<00000000000000000000000000100000>;
L_0x555561996ba0 .functor AND 32, v0x555561a00650_0, v0x555561a00720_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5555619970a0 .functor OR 32, v0x555561a00650_0, v0x555561a00720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555619973b0 .functor XOR 32, v0x555561a00650_0, v0x555561a00720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555561996c70_0 .net *"_ivl_11", 32 0, L_0x555561a012e0;  1 drivers
L_0x759c605860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555619971b0_0 .net/2u *"_ivl_16", 0 0, L_0x759c605860a8;  1 drivers
v0x5555619974c0_0 .net *"_ivl_18", 32 0, L_0x555561a015f0;  1 drivers
L_0x759c605860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555619cd520_0 .net/2u *"_ivl_20", 0 0, L_0x759c605860f0;  1 drivers
v0x5555619cd8d0_0 .net *"_ivl_22", 32 0, L_0x555561a01730;  1 drivers
v0x5555619c94a0_0 .net *"_ivl_24", 32 0, L_0x555561a01850;  1 drivers
L_0x759c60586018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555619c95a0_0 .net/2u *"_ivl_3", 0 0, L_0x759c60586018;  1 drivers
v0x5555619fda70_0 .net *"_ivl_33", 4 0, L_0x555561a01a80;  1 drivers
v0x5555619fdb50_0 .net *"_ivl_37", 4 0, L_0x555561a01c90;  1 drivers
v0x5555619fdc30_0 .net *"_ivl_42", 4 0, L_0x555561a01e80;  1 drivers
L_0x759c60586138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555619fdd10_0 .net/2u *"_ivl_45", 30 0, L_0x759c60586138;  1 drivers
v0x5555619fddf0_0 .net *"_ivl_49", 0 0, L_0x555561a12110;  1 drivers
v0x5555619fdeb0_0 .net *"_ivl_5", 32 0, L_0x555561a01000;  1 drivers
L_0x759c60586180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555619fdf90_0 .net/2u *"_ivl_53", 30 0, L_0x759c60586180;  1 drivers
v0x5555619fe070_0 .net *"_ivl_55", 0 0, L_0x555561a123c0;  1 drivers
v0x5555619fe130_0 .net *"_ivl_59", 63 0, L_0x555561a12320;  1 drivers
L_0x759c605861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555619fe210_0 .net *"_ivl_62", 31 0, L_0x759c605861c8;  1 drivers
v0x5555619fe2f0_0 .net *"_ivl_63", 63 0, L_0x555561a126d0;  1 drivers
L_0x759c60586210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555619fe3d0_0 .net *"_ivl_66", 31 0, L_0x759c60586210;  1 drivers
L_0x759c60586060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555619fe4b0_0 .net/2u *"_ivl_7", 0 0, L_0x759c60586060;  1 drivers
v0x5555619fe590_0 .net *"_ivl_70", 31 0, L_0x555561a129f0;  1 drivers
L_0x759c60586258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555619fe670_0 .net/2u *"_ivl_73", 31 0, L_0x759c60586258;  1 drivers
v0x5555619fe750_0 .net *"_ivl_9", 32 0, L_0x555561a01170;  1 drivers
v0x5555619fe830_0 .var "accumulator", 31 0;
v0x5555619fe910_0 .net "add_overflow", 0 0, L_0x555561a00e30;  1 drivers
v0x5555619fe9d0_0 .net "add_result", 31 0, L_0x555561a00f30;  1 drivers
v0x5555619feab0_0 .net "alu_op", 3 0, v0x555561a004d0_0;  1 drivers
v0x5555619feb90_0 .net "and_result", 31 0, L_0x555561996ba0;  1 drivers
v0x5555619fec70_0 .net "clk", 0 0, v0x555561a005b0_0;  1 drivers
v0x5555619fed30_0 .net "mac_result", 31 0, L_0x555561a12bb0;  1 drivers
v0x5555619fee10_0 .net "mul_result", 63 0, L_0x555561a128b0;  1 drivers
v0x5555619feef0_0 .net "operand_a", 31 0, v0x555561a00650_0;  1 drivers
v0x5555619fefd0_0 .net "operand_b", 31 0, v0x555561a00720_0;  1 drivers
v0x5555619ff0b0_0 .net "or_result", 31 0, L_0x5555619970a0;  1 drivers
v0x5555619ff190_0 .var "overflow", 0 0;
v0x5555619ff250_0 .var "result", 31 0;
v0x5555619ff330_0 .net "rst_n", 0 0, v0x555561a009b0_0;  1 drivers
v0x5555619ff3f0_0 .net "sll_result", 31 0, L_0x555561a01b50;  1 drivers
v0x5555619ff4d0_0 .net "slt_result", 31 0, L_0x555561a121b0;  1 drivers
v0x5555619ff5b0_0 .net "sltu_result", 31 0, L_0x555561a12460;  1 drivers
v0x5555619ff690_0 .net "sra_result", 31 0, L_0x555561a01f20;  1 drivers
v0x5555619ff770_0 .net "srl_result", 31 0, L_0x555561a01d30;  1 drivers
v0x5555619ff850_0 .net "sub_overflow", 0 0, L_0x555561a01420;  1 drivers
v0x5555619ff910_0 .net "sub_result", 31 0, L_0x555561a01500;  1 drivers
v0x5555619ff9f0_0 .net "valid_in", 0 0, v0x555561a00bc0_0;  1 drivers
v0x5555619ffab0_0 .var "valid_out", 0 0;
v0x5555619ffb70_0 .net "xor_result", 31 0, L_0x5555619973b0;  1 drivers
v0x5555619ffc50_0 .net "zero", 0 0, L_0x555561a12ca0;  alias, 1 drivers
E_0x5555619a4700/0 .event negedge, v0x5555619ff330_0;
E_0x5555619a4700/1 .event posedge, v0x5555619fec70_0;
E_0x5555619a4700 .event/or E_0x5555619a4700/0, E_0x5555619a4700/1;
E_0x5555619a7210 .event anyedge, v0x5555619feab0_0, v0x5555619fe910_0, v0x5555619ff850_0;
E_0x5555619a4c80/0 .event anyedge, v0x5555619feab0_0, v0x5555619fe9d0_0, v0x5555619ff910_0, v0x5555619feb90_0;
E_0x5555619a4c80/1 .event anyedge, v0x5555619ff0b0_0, v0x5555619ffb70_0, v0x5555619ff3f0_0, v0x5555619ff770_0;
E_0x5555619a4c80/2 .event anyedge, v0x5555619ff690_0, v0x5555619ff4d0_0, v0x5555619ff5b0_0, v0x5555619fee10_0;
E_0x5555619a4c80/3 .event anyedge, v0x5555619fed30_0;
E_0x5555619a4c80 .event/or E_0x5555619a4c80/0, E_0x5555619a4c80/1, E_0x5555619a4c80/2, E_0x5555619a4c80/3;
L_0x555561a00e30 .part L_0x555561a012e0, 32, 1;
L_0x555561a00f30 .part L_0x555561a012e0, 0, 32;
L_0x555561a01000 .concat [ 32 1 0 0], v0x555561a00650_0, L_0x759c60586018;
L_0x555561a01170 .concat [ 32 1 0 0], v0x555561a00720_0, L_0x759c60586060;
L_0x555561a012e0 .arith/sum 33, L_0x555561a01000, L_0x555561a01170;
L_0x555561a01420 .part L_0x555561a01850, 32, 1;
L_0x555561a01500 .part L_0x555561a01850, 0, 32;
L_0x555561a015f0 .concat [ 32 1 0 0], v0x555561a00650_0, L_0x759c605860a8;
L_0x555561a01730 .concat [ 32 1 0 0], v0x555561a00720_0, L_0x759c605860f0;
L_0x555561a01850 .arith/sub 33, L_0x555561a015f0, L_0x555561a01730;
L_0x555561a01a80 .part v0x555561a00720_0, 0, 5;
L_0x555561a01b50 .shift/l 32, v0x555561a00650_0, L_0x555561a01a80;
L_0x555561a01c90 .part v0x555561a00720_0, 0, 5;
L_0x555561a01d30 .shift/r 32, v0x555561a00650_0, L_0x555561a01c90;
L_0x555561a01e80 .part v0x555561a00720_0, 0, 5;
L_0x555561a01f20 .shift/rs 32, v0x555561a00650_0, L_0x555561a01e80;
L_0x555561a12110 .cmp/gt.s 32, v0x555561a00720_0, v0x555561a00650_0;
L_0x555561a121b0 .concat [ 1 31 0 0], L_0x555561a12110, L_0x759c60586138;
L_0x555561a123c0 .cmp/gt 32, v0x555561a00720_0, v0x555561a00650_0;
L_0x555561a12460 .concat [ 1 31 0 0], L_0x555561a123c0, L_0x759c60586180;
L_0x555561a12320 .concat [ 32 32 0 0], v0x555561a00650_0, L_0x759c605861c8;
L_0x555561a126d0 .concat [ 32 32 0 0], v0x555561a00720_0, L_0x759c60586210;
L_0x555561a128b0 .arith/mult 64, L_0x555561a12320, L_0x555561a126d0;
L_0x555561a129f0 .part L_0x555561a128b0, 0, 32;
L_0x555561a12bb0 .arith/sum 32, L_0x555561a129f0, v0x5555619fe830_0;
L_0x555561a12ca0 .cmp/eq 32, v0x5555619ff250_0, L_0x759c60586258;
S_0x5555619ffeb0 .scope autotask, "test_operation" "test_operation" 3 69, 3 69 0, S_0x55556199de40;
 .timescale -9 -12;
v0x555561a00060_0 .var "a", 31 0;
v0x555561a00140_0 .var "b", 31 0;
v0x555561a00220_0 .var "expected", 31 0;
v0x555561a002e0_0 .var/str "name";
v0x555561a003a0_0 .var "op", 3 0;
TD_riscv_alu_tb.test_operation ;
    %wait E_0x55556196a7f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555561a00bc0_0, 0, 1;
    %load/vec4 v0x555561a003a0_0;
    %store/vec4 v0x555561a004d0_0, 0, 4;
    %load/vec4 v0x555561a00060_0;
    %store/vec4 v0x555561a00650_0, 0, 32;
    %load/vec4 v0x555561a00140_0;
    %store/vec4 v0x555561a00720_0, 0, 32;
    %wait E_0x55556196a7f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555561a00bc0_0, 0, 1;
    %wait E_0x55556196a7f0;
    %load/vec4 v0x555561a008e0_0;
    %load/vec4 v0x555561a00220_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555561a00b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555561a00b20_0, 0, 32;
    %vpi_call/w 3 89 "$display", "PASS: %s - a=%h, b=%h, result=%h", v0x555561a002e0_0, v0x555561a00060_0, v0x555561a00140_0, v0x555561a008e0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555561a00a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555561a00a80_0, 0, 32;
    %vpi_call/w 3 92 "$display", "FAIL: %s - a=%h, b=%h, expected=%h, got=%h", v0x555561a002e0_0, v0x555561a00060_0, v0x555561a00140_0, v0x555561a00220_0, v0x555561a008e0_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x5555619a1180;
T_1 ;
    %wait E_0x5555619a4700;
    %load/vec4 v0x5555619ff330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555619fe830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5555619ff9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x5555619feab0_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5555619fed30_0;
    %assign/vec4 v0x5555619fe830_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5555619ff9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0x5555619feab0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555619fe830_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555619a1180;
T_2 ;
Ewait_0 .event/or E_0x5555619a4c80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5555619feab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.0 ;
    %load/vec4 v0x5555619fe9d0_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.1 ;
    %load/vec4 v0x5555619ff910_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.2 ;
    %load/vec4 v0x5555619feb90_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.3 ;
    %load/vec4 v0x5555619ff0b0_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.4 ;
    %load/vec4 v0x5555619ffb70_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.5 ;
    %load/vec4 v0x5555619ff3f0_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x5555619ff770_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x5555619ff690_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x5555619ff4d0_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v0x5555619ff5b0_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x5555619fee10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v0x5555619fed30_0;
    %store/vec4 v0x5555619ff250_0, 0, 32;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5555619a1180;
T_3 ;
Ewait_1 .event/or E_0x5555619a7210, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5555619feab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555619ff190_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5555619fe910_0;
    %store/vec4 v0x5555619ff190_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5555619ff850_0;
    %store/vec4 v0x5555619ff190_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555619a1180;
T_4 ;
    %wait E_0x5555619a4700;
    %load/vec4 v0x5555619ff330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555619ffab0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555619ff9f0_0;
    %assign/vec4 v0x5555619ffab0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55556199de40;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00a80_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_0x55556199de40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555561a005b0_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x555561a005b0_0;
    %inv;
    %store/vec4 v0x555561a005b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x55556199de40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555561a009b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555561a00bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00720_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555561a004d0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
T_7.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %subi 1, 0, 32;
    %wait E_0x55556196a7f0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555561a009b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %subi 1, 0, 32;
    %wait E_0x55556196a7f0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 111 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 112 "$display", "RISC-V ALU Test Suite" {0 0 0};
    %vpi_call/w 3 113 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 116 "$display", "--- Addition Tests ---" {0 0 0};
    %alloc S_0x5555619ffeb0;
    %pushi/str "ADD basic";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "ADD zero";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "ADD negative";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "ADD large";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %vpi_call/w 3 123 "$display", "\012--- Subtraction Tests ---" {0 0 0};
    %alloc S_0x5555619ffeb0;
    %pushi/str "SUB basic";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SUB zero";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SUB negative";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %vpi_call/w 3 129 "$display", "\012--- Logical Tests ---" {0 0 0};
    %alloc S_0x5555619ffeb0;
    %pushi/str "AND";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 251662080, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "OR";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 4279238415, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "XOR";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %vpi_call/w 3 135 "$display", "\012--- Shift Tests ---" {0 0 0};
    %alloc S_0x5555619ffeb0;
    %pushi/str "SLL by 1";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SLL by 4";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SRL by 1";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SRA by 4";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %vpi_call/w 3 142 "$display", "\012--- Comparison Tests ---" {0 0 0};
    %alloc S_0x5555619ffeb0;
    %pushi/str "SLT true";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SLT false";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SLTU true";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "SLTU false";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %vpi_call/w 3 149 "$display", "\012--- Multiplication Tests ---" {0 0 0};
    %alloc S_0x5555619ffeb0;
    %pushi/str "MUL basic";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "MUL by zero";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %alloc S_0x5555619ffeb0;
    %pushi/str "MUL by one";
    %store/str v0x555561a002e0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555561a003a0_0, 0, 4;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x555561a00060_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555561a00140_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x555561a00220_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x5555619ffeb0;
    %join;
    %free S_0x5555619ffeb0;
    %pushi/vec4 5, 0, 32;
T_7.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %subi 1, 0, 32;
    %wait E_0x55556196a7f0;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 157 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 158 "$display", "TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 159 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 160 "$display", "Passed: %0d", v0x555561a00b20_0 {0 0 0};
    %vpi_call/w 3 161 "$display", "Failed: %0d", v0x555561a00a80_0 {0 0 0};
    %load/vec4 v0x555561a00b20_0;
    %load/vec4 v0x555561a00a80_0;
    %add;
    %vpi_call/w 3 162 "$display", "Total:  %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x555561a00a80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 165 "$display", "\012ALL TESTS PASSED" {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 167 "$display", "\012SOME TESTS FAILED" {0 0 0};
T_7.7 ;
    %vpi_call/w 3 170 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 172 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55556199de40;
T_8 ;
    %delay 100000000, 0;
    %vpi_call/w 3 178 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 179 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/stillwater/dev/branes/clones/embodied-ai-architect/experiments/langgraph/soc_optimizer/optimization_run/sim/tb.sv";
    "/home/stillwater/dev/branes/clones/embodied-ai-architect/experiments/langgraph/soc_optimizer/optimization_run/sim/riscv_alu.sv";
