

================================================================
== Vitis HLS Report for 'PE_wrapper_7_6_x1'
================================================================
* Date:           Fri Sep 16 22:22:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.361 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  65011713|  65011713|  0.217 sec|  0.217 sec|  65011713|  65011713|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                                                                                       |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |                                               Loop Name                                               |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- PE_wrapper_7_6_x1_loop_1_PE_wrapper_7_6_x1_loop_3_PE_wrapper_7_6_x1_loop_4_PE_wrapper_7_6_x1_loop_5  |  65011712|  65011712|       124|          -|          -|  524288|        no|
        | + PE_wrapper_7_6_x1_loop_6                                                                            |        32|        32|         1|          1|          1|      32|       yes|
        | + PE_wrapper_7_6_x1_loop_7                                                                            |        32|        32|         1|          1|          1|      32|       yes|
        | + PE_wrapper_7_6_x1_loop_8                                                                            |        35|        35|         5|          1|          1|      32|       yes|
        +-------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 5, States = { 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 14 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_6_x1219, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_6_x1154, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_6_x1153, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_7_x190, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_6_x189, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_6_x1219, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_6_x1154, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_6_x1153, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_7_x190, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_6_x189, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_A_0 = alloca i64 1" [./dut.cpp:32157]   --->   Operation 41 'alloca' 'local_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_B_0 = alloca i64 1" [./dut.cpp:32159]   --->   Operation 42 'alloca' 'local_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./dut.cpp:32161]   --->   Operation 43 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln32161 = specmemcore void @_ssdm_op_SpecMemCore, i16 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:32161]   --->   Operation 44 'specmemcore' 'specmemcore_ln32161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_B_0_addr = getelementptr i16 %local_B_0, i64 0, i64 31"   --->   Operation 45 'getelementptr' 'local_B_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_B_0_addr_34 = getelementptr i16 %local_B_0, i64 0, i64 30"   --->   Operation 46 'getelementptr' 'local_B_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_B_0_addr_35 = getelementptr i16 %local_B_0, i64 0, i64 29"   --->   Operation 47 'getelementptr' 'local_B_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_0_addr_36 = getelementptr i16 %local_B_0, i64 0, i64 28"   --->   Operation 48 'getelementptr' 'local_B_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_0_addr_37 = getelementptr i16 %local_B_0, i64 0, i64 27"   --->   Operation 49 'getelementptr' 'local_B_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_B_0_addr_38 = getelementptr i16 %local_B_0, i64 0, i64 26"   --->   Operation 50 'getelementptr' 'local_B_0_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_0_addr_39 = getelementptr i16 %local_B_0, i64 0, i64 25"   --->   Operation 51 'getelementptr' 'local_B_0_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_0_addr_40 = getelementptr i16 %local_B_0, i64 0, i64 24"   --->   Operation 52 'getelementptr' 'local_B_0_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_0_addr_41 = getelementptr i16 %local_B_0, i64 0, i64 23"   --->   Operation 53 'getelementptr' 'local_B_0_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_0_addr_42 = getelementptr i16 %local_B_0, i64 0, i64 22"   --->   Operation 54 'getelementptr' 'local_B_0_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_0_addr_43 = getelementptr i16 %local_B_0, i64 0, i64 21"   --->   Operation 55 'getelementptr' 'local_B_0_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_B_0_addr_44 = getelementptr i16 %local_B_0, i64 0, i64 20"   --->   Operation 56 'getelementptr' 'local_B_0_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_B_0_addr_45 = getelementptr i16 %local_B_0, i64 0, i64 19"   --->   Operation 57 'getelementptr' 'local_B_0_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_0_addr_46 = getelementptr i16 %local_B_0, i64 0, i64 18"   --->   Operation 58 'getelementptr' 'local_B_0_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_B_0_addr_47 = getelementptr i16 %local_B_0, i64 0, i64 17"   --->   Operation 59 'getelementptr' 'local_B_0_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_B_0_addr_48 = getelementptr i16 %local_B_0, i64 0, i64 16"   --->   Operation 60 'getelementptr' 'local_B_0_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_B_0_addr_49 = getelementptr i16 %local_B_0, i64 0, i64 15"   --->   Operation 61 'getelementptr' 'local_B_0_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_B_0_addr_50 = getelementptr i16 %local_B_0, i64 0, i64 14"   --->   Operation 62 'getelementptr' 'local_B_0_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_B_0_addr_51 = getelementptr i16 %local_B_0, i64 0, i64 13"   --->   Operation 63 'getelementptr' 'local_B_0_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_0_addr_52 = getelementptr i16 %local_B_0, i64 0, i64 12"   --->   Operation 64 'getelementptr' 'local_B_0_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_B_0_addr_53 = getelementptr i16 %local_B_0, i64 0, i64 11"   --->   Operation 65 'getelementptr' 'local_B_0_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_B_0_addr_54 = getelementptr i16 %local_B_0, i64 0, i64 10"   --->   Operation 66 'getelementptr' 'local_B_0_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_B_0_addr_55 = getelementptr i16 %local_B_0, i64 0, i64 9"   --->   Operation 67 'getelementptr' 'local_B_0_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_0_addr_56 = getelementptr i16 %local_B_0, i64 0, i64 8"   --->   Operation 68 'getelementptr' 'local_B_0_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%local_B_0_addr_57 = getelementptr i16 %local_B_0, i64 0, i64 7"   --->   Operation 69 'getelementptr' 'local_B_0_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%local_B_0_addr_58 = getelementptr i16 %local_B_0, i64 0, i64 6"   --->   Operation 70 'getelementptr' 'local_B_0_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%local_B_0_addr_59 = getelementptr i16 %local_B_0, i64 0, i64 5"   --->   Operation 71 'getelementptr' 'local_B_0_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%local_B_0_addr_60 = getelementptr i16 %local_B_0, i64 0, i64 4"   --->   Operation 72 'getelementptr' 'local_B_0_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%local_B_0_addr_61 = getelementptr i16 %local_B_0, i64 0, i64 3"   --->   Operation 73 'getelementptr' 'local_B_0_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%local_B_0_addr_62 = getelementptr i16 %local_B_0, i64 0, i64 2"   --->   Operation 74 'getelementptr' 'local_B_0_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%local_B_0_addr_63 = getelementptr i16 %local_B_0, i64 0, i64 1"   --->   Operation 75 'getelementptr' 'local_B_0_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%local_B_0_addr_64 = getelementptr i16 %local_B_0, i64 0, i64 0"   --->   Operation 76 'getelementptr' 'local_B_0_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%local_A_0_addr = getelementptr i16 %local_A_0, i64 0, i64 31"   --->   Operation 77 'getelementptr' 'local_A_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%local_A_0_addr_34 = getelementptr i16 %local_A_0, i64 0, i64 30"   --->   Operation 78 'getelementptr' 'local_A_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%local_A_0_addr_35 = getelementptr i16 %local_A_0, i64 0, i64 29"   --->   Operation 79 'getelementptr' 'local_A_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%local_A_0_addr_36 = getelementptr i16 %local_A_0, i64 0, i64 28"   --->   Operation 80 'getelementptr' 'local_A_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%local_A_0_addr_37 = getelementptr i16 %local_A_0, i64 0, i64 27"   --->   Operation 81 'getelementptr' 'local_A_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%local_A_0_addr_38 = getelementptr i16 %local_A_0, i64 0, i64 26"   --->   Operation 82 'getelementptr' 'local_A_0_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%local_A_0_addr_39 = getelementptr i16 %local_A_0, i64 0, i64 25"   --->   Operation 83 'getelementptr' 'local_A_0_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%local_A_0_addr_40 = getelementptr i16 %local_A_0, i64 0, i64 24"   --->   Operation 84 'getelementptr' 'local_A_0_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%local_A_0_addr_41 = getelementptr i16 %local_A_0, i64 0, i64 23"   --->   Operation 85 'getelementptr' 'local_A_0_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%local_A_0_addr_42 = getelementptr i16 %local_A_0, i64 0, i64 22"   --->   Operation 86 'getelementptr' 'local_A_0_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_0_addr_43 = getelementptr i16 %local_A_0, i64 0, i64 21"   --->   Operation 87 'getelementptr' 'local_A_0_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%local_A_0_addr_44 = getelementptr i16 %local_A_0, i64 0, i64 20"   --->   Operation 88 'getelementptr' 'local_A_0_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%local_A_0_addr_45 = getelementptr i16 %local_A_0, i64 0, i64 19"   --->   Operation 89 'getelementptr' 'local_A_0_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%local_A_0_addr_46 = getelementptr i16 %local_A_0, i64 0, i64 18"   --->   Operation 90 'getelementptr' 'local_A_0_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_0_addr_47 = getelementptr i16 %local_A_0, i64 0, i64 17"   --->   Operation 91 'getelementptr' 'local_A_0_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%local_A_0_addr_48 = getelementptr i16 %local_A_0, i64 0, i64 16"   --->   Operation 92 'getelementptr' 'local_A_0_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%local_A_0_addr_49 = getelementptr i16 %local_A_0, i64 0, i64 15"   --->   Operation 93 'getelementptr' 'local_A_0_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%local_A_0_addr_50 = getelementptr i16 %local_A_0, i64 0, i64 14"   --->   Operation 94 'getelementptr' 'local_A_0_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%local_A_0_addr_51 = getelementptr i16 %local_A_0, i64 0, i64 13"   --->   Operation 95 'getelementptr' 'local_A_0_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%local_A_0_addr_52 = getelementptr i16 %local_A_0, i64 0, i64 12"   --->   Operation 96 'getelementptr' 'local_A_0_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%local_A_0_addr_53 = getelementptr i16 %local_A_0, i64 0, i64 11"   --->   Operation 97 'getelementptr' 'local_A_0_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%local_A_0_addr_54 = getelementptr i16 %local_A_0, i64 0, i64 10"   --->   Operation 98 'getelementptr' 'local_A_0_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%local_A_0_addr_55 = getelementptr i16 %local_A_0, i64 0, i64 9"   --->   Operation 99 'getelementptr' 'local_A_0_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%local_A_0_addr_56 = getelementptr i16 %local_A_0, i64 0, i64 8"   --->   Operation 100 'getelementptr' 'local_A_0_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%local_A_0_addr_57 = getelementptr i16 %local_A_0, i64 0, i64 7"   --->   Operation 101 'getelementptr' 'local_A_0_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%local_A_0_addr_58 = getelementptr i16 %local_A_0, i64 0, i64 6"   --->   Operation 102 'getelementptr' 'local_A_0_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%local_A_0_addr_59 = getelementptr i16 %local_A_0, i64 0, i64 5"   --->   Operation 103 'getelementptr' 'local_A_0_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%local_A_0_addr_60 = getelementptr i16 %local_A_0, i64 0, i64 4"   --->   Operation 104 'getelementptr' 'local_A_0_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%local_A_0_addr_61 = getelementptr i16 %local_A_0, i64 0, i64 3"   --->   Operation 105 'getelementptr' 'local_A_0_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%local_A_0_addr_62 = getelementptr i16 %local_A_0, i64 0, i64 2"   --->   Operation 106 'getelementptr' 'local_A_0_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%local_A_0_addr_63 = getelementptr i16 %local_A_0, i64 0, i64 1"   --->   Operation 107 'getelementptr' 'local_A_0_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%local_A_0_addr_64 = getelementptr i16 %local_A_0, i64 0, i64 0"   --->   Operation 108 'getelementptr' 'local_A_0_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln32165 = br void" [./dut.cpp:32165]   --->   Operation 109 'br' 'br_ln32165' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten73 = phi i20 0, void, i20 %add_ln890_9, void %._crit_edge1"   --->   Operation 110 'phi' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i17 0, void, i17 %select_ln890_15, void %._crit_edge1"   --->   Operation 111 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %select_ln890_14, void %._crit_edge1"   --->   Operation 112 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln890, void %._crit_edge1"   --->   Operation 113 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln890_13, void %._crit_edge1"   --->   Operation 114 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%c6_V = phi i4 0, void, i4 %select_ln890_12, void %._crit_edge1"   --->   Operation 115 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void, i4 %add_ln691_12, void %._crit_edge1"   --->   Operation 116 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.80ns)   --->   "%add_ln890_9 = add i20 %indvar_flatten73, i20 1"   --->   Operation 117 'add' 'add_ln890_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.72ns)   --->   "%icmp_ln890 = icmp_eq  i20 %indvar_flatten73, i20 524288"   --->   Operation 118 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split201, void"   --->   Operation 119 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.68ns)   --->   "%icmp_ln890_9 = icmp_eq  i17 %indvar_flatten39, i17 32768"   --->   Operation 120 'icmp' 'icmp_ln890_9' <Predicate = (!icmp_ln890)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%xor_ln32165 = xor i1 %icmp_ln890_9, i1 1" [./dut.cpp:32165]   --->   Operation 121 'xor' 'xor_ln32165' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.58ns)   --->   "%icmp_ln890_10 = icmp_eq  i8 %indvar_flatten, i8 64"   --->   Operation 122 'icmp' 'icmp_ln890_10' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.64ns)   --->   "%icmp_ln890_11 = icmp_eq  i13 %indvar_flatten13, i13 2048"   --->   Operation 123 'icmp' 'icmp_ln890_11' <Predicate = (!icmp_ln890)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln32166_2)   --->   "%xor_ln32166 = xor i1 %icmp_ln890_11, i1 1" [./dut.cpp:32166]   --->   Operation 124 'xor' 'xor_ln32166' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln32166_2 = or i1 %icmp_ln890_9, i1 %xor_ln32166" [./dut.cpp:32166]   --->   Operation 125 'or' 'or_ln32166_2' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln32299 = ret" [./dut.cpp:32299]   --->   Operation 126 'ret' 'ret_ln32299' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_7_6_x1_loop_1_PE_wrapper_7_6_x1_loop_3_PE_wrapper_7_6_x1_loop_4_PE_wrapper_7_6_x1_loop_5_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 524288, i64 524288, i64 524288"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.61ns)   --->   "%cmp_i_i1359506 = icmp_eq  i6 %c2_V, i6 0"   --->   Operation 129 'icmp' 'cmp_i_i1359506' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln32167_1)   --->   "%or_ln32165 = or i1 %icmp_ln890_9, i1 %cmp_i_i1359506" [./dut.cpp:32165]   --->   Operation 130 'or' 'or_ln32165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.61ns)   --->   "%cmp_i_i505 = icmp_eq  i6 %c2_V, i6 31"   --->   Operation 131 'icmp' 'cmp_i_i505' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln32167_2)   --->   "%and_ln32165 = and i1 %cmp_i_i505, i1 %xor_ln32165" [./dut.cpp:32165]   --->   Operation 132 'and' 'and_ln32165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.65ns)   --->   "%icmp_ln890509 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 133 'icmp' 'icmp_ln890509' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln32167)   --->   "%and_ln32165_1 = and i1 %icmp_ln890509, i1 %xor_ln32165" [./dut.cpp:32165]   --->   Operation 134 'and' 'and_ln32165_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln32166_2)   --->   "%and_ln32165_2 = and i1 %icmp_ln890_10, i1 %xor_ln32165" [./dut.cpp:32165]   --->   Operation 135 'and' 'and_ln32165_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.12ns)   --->   "%and_ln32165_3 = and i1 %icmp_ln890_11, i1 %xor_ln32165" [./dut.cpp:32165]   --->   Operation 136 'and' 'and_ln32165_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_7_6_x1_loop_2_PE_wrapper_7_6_x1_loop_4_PE_wrapper_7_6_x1_loop_5_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.12ns)   --->   "%or_ln32166 = or i1 %and_ln32165_3, i1 %icmp_ln890_9" [./dut.cpp:32166]   --->   Operation 138 'or' 'or_ln32166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.29ns)   --->   "%select_ln32166 = select i1 %or_ln32166, i6 0, i6 %c2_V" [./dut.cpp:32166]   --->   Operation 139 'select' 'select_ln32166' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln32167_1)   --->   "%or_ln32166_1 = or i1 %and_ln32165_3, i1 %or_ln32165" [./dut.cpp:32166]   --->   Operation 140 'or' 'or_ln32166_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln32167_2)   --->   "%and_ln32166 = and i1 %and_ln32165, i1 %or_ln32166_2" [./dut.cpp:32166]   --->   Operation 141 'and' 'and_ln32166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln32167)   --->   "%and_ln32166_1 = and i1 %and_ln32165_1, i1 %or_ln32166_2" [./dut.cpp:32166]   --->   Operation 142 'and' 'and_ln32166_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln32166_2 = and i1 %and_ln32165_2, i1 %or_ln32166_2" [./dut.cpp:32166]   --->   Operation 143 'and' 'and_ln32166_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln32166, i6 1"   --->   Operation 144 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_7_6_x1_loop_3_PE_wrapper_7_6_x1_loop_4_PE_wrapper_7_6_x1_loop_5_str"   --->   Operation 145 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln32167_1)   --->   "%or_ln32167 = or i1 %and_ln32166_2, i1 %and_ln32165_3" [./dut.cpp:32167]   --->   Operation 146 'or' 'or_ln32167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln32167_1 = or i1 %or_ln32167, i1 %icmp_ln890_9" [./dut.cpp:32167]   --->   Operation 147 'or' 'or_ln32167_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.35ns)   --->   "%select_ln32167 = select i1 %or_ln32167_1, i4 0, i4 %c6_V" [./dut.cpp:32167]   --->   Operation 148 'select' 'select_ln32167' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.61ns)   --->   "%cmp_i_i1359_mid1 = icmp_eq  i6 %add_ln691, i6 0"   --->   Operation 149 'icmp' 'cmp_i_i1359_mid1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln32167_1 = select i1 %and_ln32166_2, i1 %cmp_i_i1359_mid1, i1 %or_ln32166_1" [./dut.cpp:32167]   --->   Operation 150 'select' 'select_ln32167_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.61ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i6 %add_ln691, i6 31"   --->   Operation 151 'icmp' 'cmp_i_i_mid1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln32167_2 = select i1 %and_ln32166_2, i1 %cmp_i_i_mid1, i1 %and_ln32166" [./dut.cpp:32167]   --->   Operation 152 'select' 'select_ln32167_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln32167)   --->   "%xor_ln32167 = xor i1 %and_ln32166_2, i1 1" [./dut.cpp:32167]   --->   Operation 153 'xor' 'xor_ln32167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln32167 = and i1 %and_ln32166_1, i1 %xor_ln32167" [./dut.cpp:32167]   --->   Operation 154 'and' 'and_ln32167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln32166_2, i6 %add_ln691, i6 %select_ln32166"   --->   Operation 155 'select' 'select_ln890' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln691_8 = add i4 %select_ln32167, i4 1"   --->   Operation 156 'add' 'add_ln691_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_7_6_x1_loop_4_PE_wrapper_7_6_x1_loop_5_str"   --->   Operation 157 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_11)   --->   "%or_ln890 = or i1 %and_ln32167, i1 %and_ln32166_2"   --->   Operation 158 'or' 'or_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_11)   --->   "%or_ln890_3 = or i1 %or_ln890, i1 %or_ln32166"   --->   Operation 159 'or' 'or_ln890_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_11 = select i1 %or_ln890_3, i4 0, i4 %c7_V"   --->   Operation 160 'select' 'select_ln890_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.35ns)   --->   "%select_ln890_12 = select i1 %and_ln32167, i4 %add_ln691_8, i4 %select_ln32167"   --->   Operation 161 'select' 'select_ln890_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln890_12"   --->   Operation 162 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%empty_2749 = trunc i4 %select_ln890_11"   --->   Operation 163 'trunc' 'empty_2749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_26_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_2749, i3 0"   --->   Operation 164 'bitconcatenate' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.70ns)   --->   "%empty_2750 = add i6 %tmp_26_cast, i6 %zext_ln890"   --->   Operation 165 'add' 'empty_2750' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_2750"   --->   Operation 166 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast"   --->   Operation 167 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln32218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_207" [./dut.cpp:32218]   --->   Operation 168 'specloopname' 'specloopname_ln32218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.21ns)   --->   "%tmp_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_6_x189" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'read' 'tmp_8' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (0.38ns)   --->   "%br_ln32178 = br void" [./dut.cpp:32178]   --->   Operation 170 'br' 'br_ln32178' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.30>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%n_V = phi i6 %add_ln691_9, void %.split, i6 0, void %.split201"   --->   Operation 171 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497, void %.split, i512 %tmp_8, void %.split201"   --->   Operation 172 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.70ns)   --->   "%add_ln691_9 = add i6 %n_V, i6 1"   --->   Operation 173 'add' 'add_ln691_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i6 %n_V, i6 32"   --->   Operation 174 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln32178 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:32178]   --->   Operation 176 'br' 'br_ln32178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i6 %n_V"   --->   Operation 177 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 178 'specpipeline' 'specpipeline_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1638"   --->   Operation 179 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i512 %p_Val2_s"   --->   Operation 180 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%local_A_0_addr_65 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln878" [./dut.cpp:32184]   --->   Operation 181 'getelementptr' 'local_A_0_addr_65' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.68ns)   --->   "%store_ln32184 = store i16 %trunc_ln708, i5 %local_A_0_addr_65" [./dut.cpp:32184]   --->   Operation 182 'store' 'store_ln32184' <Predicate = (!icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%r = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_s, i32 16, i32 511"   --->   Operation 183 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i496 %r"   --->   Operation 184 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 186 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_7_6_x1153" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 186 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 187 [1/1] (0.38ns)   --->   "%br_ln32191 = br void" [./dut.cpp:32191]   --->   Operation 187 'br' 'br_ln32191' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.30>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%n_V_2 = phi i6 %add_ln691_10, void %.split189, i6 0, void"   --->   Operation 188 'phi' 'n_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i512 %zext_ln1497_2, void %.split189, i512 %tmp, void"   --->   Operation 189 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln691_10 = add i6 %n_V_2, i6 1"   --->   Operation 190 'add' 'add_ln691_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.61ns)   --->   "%icmp_ln878_2 = icmp_eq  i6 %n_V_2, i6 32"   --->   Operation 191 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln32191 = br i1 %icmp_ln878_2, void %.split189, void %._crit_edge" [./dut.cpp:32191]   --->   Operation 193 'br' 'br_ln32191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln878_2 = zext i6 %n_V_2"   --->   Operation 194 'zext' 'zext_ln878_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 195 'specpipeline' 'specpipeline_ln708' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_613"   --->   Operation 196 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i512 %p_Val2_2"   --->   Operation 197 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%local_B_0_addr_65 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln878_2" [./dut.cpp:32197]   --->   Operation 198 'getelementptr' 'local_B_0_addr_65' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.68ns)   --->   "%store_ln32197 = store i16 %trunc_ln708_2, i5 %local_B_0_addr_65" [./dut.cpp:32197]   --->   Operation 199 'store' 'store_ln32197' <Predicate = (!icmp_ln878_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%r_2 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_2, i32 16, i32 511"   --->   Operation 200 'partselect' 'r_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i496 %r_2"   --->   Operation 201 'zext' 'zext_ln1497_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 202 'br' 'br_ln0' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.17>
ST_7 : Operation 203 [2/2] (1.17ns)   --->   "%local_C_load = load i6 %local_C_addr" [./dut.cpp:32203]   --->   Operation 203 'load' 'local_C_load' <Predicate = (!select_ln32167_1)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 204 [1/2] (1.17ns)   --->   "%local_C_load = load i6 %local_C_addr" [./dut.cpp:32203]   --->   Operation 204 'load' 'local_C_load' <Predicate = (!select_ln32167_1)> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 205 [1/1] (0.24ns)   --->   "%select_ln32203 = select i1 %select_ln32167_1, i16 0, i16 %local_C_load" [./dut.cpp:32203]   --->   Operation 205 'select' 'select_ln32203' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln32207 = br void" [./dut.cpp:32207]   --->   Operation 206 'br' 'br_ln32207' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%c8_V = phi i6 %add_ln691_11, void %.split191, i6 0, void %._crit_edge"   --->   Operation 207 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%empty = phi i16 %add_ln32208, void %.split191, i16 %select_ln32203, void %._crit_edge" [./dut.cpp:32208]   --->   Operation 208 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.70ns)   --->   "%add_ln691_11 = add i6 %c8_V, i6 1"   --->   Operation 209 'add' 'add_ln691_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.61ns)   --->   "%icmp_ln890_12 = icmp_eq  i6 %c8_V, i6 32"   --->   Operation 210 'icmp' 'icmp_ln890_12' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln32207 = br i1 %icmp_ln890_12, void %.split191, void %mergeST" [./dut.cpp:32207]   --->   Operation 212 'br' 'br_ln32207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln890_2 = zext i6 %c8_V"   --->   Operation 213 'zext' 'zext_ln890_2' <Predicate = (!icmp_ln890_12)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%local_A_0_addr_66 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln890_2" [./dut.cpp:32208]   --->   Operation 214 'getelementptr' 'local_A_0_addr_66' <Predicate = (!icmp_ln890_12)> <Delay = 0.00>
ST_9 : Operation 215 [2/2] (0.68ns)   --->   "%local_A_0_load = load i5 %local_A_0_addr_66" [./dut.cpp:32208]   --->   Operation 215 'load' 'local_A_0_load' <Predicate = (!icmp_ln890_12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%local_B_0_addr_66 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln890_2" [./dut.cpp:32208]   --->   Operation 216 'getelementptr' 'local_B_0_addr_66' <Predicate = (!icmp_ln890_12)> <Delay = 0.00>
ST_9 : Operation 217 [2/2] (0.68ns)   --->   "%local_B_0_load = load i5 %local_B_0_addr_66" [./dut.cpp:32208]   --->   Operation 217 'load' 'local_B_0_load' <Predicate = (!icmp_ln890_12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 1.67>
ST_10 : Operation 218 [1/2] (0.68ns)   --->   "%local_A_0_load = load i5 %local_A_0_addr_66" [./dut.cpp:32208]   --->   Operation 218 'load' 'local_A_0_load' <Predicate = (!icmp_ln890_12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_10 : Operation 219 [1/2] (0.68ns)   --->   "%local_B_0_load = load i5 %local_B_0_addr_66" [./dut.cpp:32208]   --->   Operation 219 'load' 'local_B_0_load' <Predicate = (!icmp_ln890_12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_10 : Operation 220 [3/3] (0.99ns) (grouped into DSP with root node add_ln32208)   --->   "%mul_ln32208 = mul i16 %local_B_0_load, i16 %local_A_0_load" [./dut.cpp:32208]   --->   Operation 220 'mul' 'mul_ln32208' <Predicate = (!icmp_ln890_12)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 221 [2/3] (0.99ns) (grouped into DSP with root node add_ln32208)   --->   "%mul_ln32208 = mul i16 %local_B_0_load, i16 %local_A_0_load" [./dut.cpp:32208]   --->   Operation 221 'mul' 'mul_ln32208' <Predicate = (!icmp_ln890_12)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 0.64>
ST_12 : Operation 222 [1/3] (0.00ns) (grouped into DSP with root node add_ln32208)   --->   "%mul_ln32208 = mul i16 %local_B_0_load, i16 %local_A_0_load" [./dut.cpp:32208]   --->   Operation 222 'mul' 'mul_ln32208' <Predicate = (!icmp_ln890_12)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln32208 = add i16 %mul_ln32208, i16 %empty" [./dut.cpp:32208]   --->   Operation 223 'add' 'add_ln32208' <Predicate = (!icmp_ln890_12)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln32207 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:32207]   --->   Operation 224 'specpipeline' 'specpipeline_ln32207' <Predicate = (!icmp_ln890_12)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln32207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1591" [./dut.cpp:32207]   --->   Operation 225 'specloopname' 'specloopname_ln32207' <Predicate = (!icmp_ln890_12)> <Delay = 0.00>
ST_13 : Operation 226 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln32208 = add i16 %mul_ln32208, i16 %empty" [./dut.cpp:32208]   --->   Operation 226 'add' 'add_ln32208' <Predicate = (!icmp_ln890_12)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 227 'br' 'br_ln0' <Predicate = (!icmp_ln890_12)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 1.21>
ST_14 : Operation 228 [1/1] (1.17ns)   --->   "%store_ln32205 = store i16 %empty, i6 %local_C_addr" [./dut.cpp:32205]   --->   Operation 228 'store' 'store_ln32205' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln32211 = br i1 %select_ln32167_2, void %._crit_edge1, void" [./dut.cpp:32211]   --->   Operation 229 'br' 'br_ln32211' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_6_x1219, i16 %empty" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'write' 'write_ln174' <Predicate = (select_ln32167_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln32212 = br void %._crit_edge1" [./dut.cpp:32212]   --->   Operation 231 'br' 'br_ln32212' <Predicate = (select_ln32167_2)> <Delay = 0.00>
ST_14 : Operation 232 [2/2] (0.68ns)   --->   "%v1_V = load i5 %local_B_0_addr" [./dut.cpp:32219]   --->   Operation 232 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 233 [2/2] (0.68ns)   --->   "%v2_V_332 = load i5 %local_B_0_addr_34" [./dut.cpp:32220]   --->   Operation 233 'load' 'v2_V_332' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 234 [2/2] (0.68ns)   --->   "%v1_V_3 = load i5 %local_A_0_addr" [./dut.cpp:32260]   --->   Operation 234 'load' 'v1_V_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 235 [2/2] (0.68ns)   --->   "%v2_V_363 = load i5 %local_A_0_addr_34" [./dut.cpp:32261]   --->   Operation 235 'load' 'v2_V_363' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 236 [1/1] (0.70ns)   --->   "%add_ln691_12 = add i4 %select_ln890_11, i4 1"   --->   Operation 236 'add' 'add_ln691_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 237 'add' 'add_ln890' <Predicate = (!or_ln32167_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.30ns)   --->   "%select_ln890_13 = select i1 %or_ln32167_1, i8 1, i8 %add_ln890"   --->   Operation 238 'select' 'select_ln890_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.75ns)   --->   "%add_ln890_7 = add i13 %indvar_flatten13, i13 1"   --->   Operation 239 'add' 'add_ln890_7' <Predicate = (!or_ln32166)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.32ns)   --->   "%select_ln890_14 = select i1 %or_ln32166, i13 1, i13 %add_ln890_7"   --->   Operation 240 'select' 'select_ln890_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.79ns)   --->   "%add_ln890_8 = add i17 %indvar_flatten39, i17 1"   --->   Operation 241 'add' 'add_ln890_8' <Predicate = (!icmp_ln890_9)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.26ns)   --->   "%select_ln890_15 = select i1 %icmp_ln890_9, i17 1, i17 %add_ln890_8"   --->   Operation 242 'select' 'select_ln890_15' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 10> <Delay = 0.68>
ST_15 : Operation 243 [1/2] (0.68ns)   --->   "%v1_V = load i5 %local_B_0_addr" [./dut.cpp:32219]   --->   Operation 243 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 244 [1/2] (0.68ns)   --->   "%v2_V_332 = load i5 %local_B_0_addr_34" [./dut.cpp:32220]   --->   Operation 244 'load' 'v2_V_332' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 245 [2/2] (0.68ns)   --->   "%v2_V_331 = load i5 %local_B_0_addr_35" [./dut.cpp:32221]   --->   Operation 245 'load' 'v2_V_331' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 246 [2/2] (0.68ns)   --->   "%v2_V_330 = load i5 %local_B_0_addr_36" [./dut.cpp:32222]   --->   Operation 246 'load' 'v2_V_330' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 247 [1/2] (0.68ns)   --->   "%v1_V_3 = load i5 %local_A_0_addr" [./dut.cpp:32260]   --->   Operation 247 'load' 'v1_V_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 248 [1/2] (0.68ns)   --->   "%v2_V_363 = load i5 %local_A_0_addr_34" [./dut.cpp:32261]   --->   Operation 248 'load' 'v2_V_363' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 249 [2/2] (0.68ns)   --->   "%v2_V_362 = load i5 %local_A_0_addr_35" [./dut.cpp:32262]   --->   Operation 249 'load' 'v2_V_362' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 250 [2/2] (0.68ns)   --->   "%v2_V_361 = load i5 %local_A_0_addr_36" [./dut.cpp:32263]   --->   Operation 250 'load' 'v2_V_361' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 16 <SV = 11> <Delay = 0.68>
ST_16 : Operation 251 [1/2] (0.68ns)   --->   "%v2_V_331 = load i5 %local_B_0_addr_35" [./dut.cpp:32221]   --->   Operation 251 'load' 'v2_V_331' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 252 [1/2] (0.68ns)   --->   "%v2_V_330 = load i5 %local_B_0_addr_36" [./dut.cpp:32222]   --->   Operation 252 'load' 'v2_V_330' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 253 [2/2] (0.68ns)   --->   "%v2_V_329 = load i5 %local_B_0_addr_37" [./dut.cpp:32223]   --->   Operation 253 'load' 'v2_V_329' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 254 [2/2] (0.68ns)   --->   "%v2_V_328 = load i5 %local_B_0_addr_38" [./dut.cpp:32224]   --->   Operation 254 'load' 'v2_V_328' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 255 [1/2] (0.68ns)   --->   "%v2_V_362 = load i5 %local_A_0_addr_35" [./dut.cpp:32262]   --->   Operation 255 'load' 'v2_V_362' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 256 [1/2] (0.68ns)   --->   "%v2_V_361 = load i5 %local_A_0_addr_36" [./dut.cpp:32263]   --->   Operation 256 'load' 'v2_V_361' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 257 [2/2] (0.68ns)   --->   "%v2_V_360 = load i5 %local_A_0_addr_37" [./dut.cpp:32264]   --->   Operation 257 'load' 'v2_V_360' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 258 [2/2] (0.68ns)   --->   "%v2_V_359 = load i5 %local_A_0_addr_38" [./dut.cpp:32265]   --->   Operation 258 'load' 'v2_V_359' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 17 <SV = 12> <Delay = 0.68>
ST_17 : Operation 259 [1/2] (0.68ns)   --->   "%v2_V_329 = load i5 %local_B_0_addr_37" [./dut.cpp:32223]   --->   Operation 259 'load' 'v2_V_329' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 260 [1/2] (0.68ns)   --->   "%v2_V_328 = load i5 %local_B_0_addr_38" [./dut.cpp:32224]   --->   Operation 260 'load' 'v2_V_328' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 261 [2/2] (0.68ns)   --->   "%v2_V_327 = load i5 %local_B_0_addr_39" [./dut.cpp:32225]   --->   Operation 261 'load' 'v2_V_327' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 262 [2/2] (0.68ns)   --->   "%v2_V_326 = load i5 %local_B_0_addr_40" [./dut.cpp:32226]   --->   Operation 262 'load' 'v2_V_326' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 263 [1/2] (0.68ns)   --->   "%v2_V_360 = load i5 %local_A_0_addr_37" [./dut.cpp:32264]   --->   Operation 263 'load' 'v2_V_360' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 264 [1/2] (0.68ns)   --->   "%v2_V_359 = load i5 %local_A_0_addr_38" [./dut.cpp:32265]   --->   Operation 264 'load' 'v2_V_359' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 265 [2/2] (0.68ns)   --->   "%v2_V_358 = load i5 %local_A_0_addr_39" [./dut.cpp:32266]   --->   Operation 265 'load' 'v2_V_358' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 266 [2/2] (0.68ns)   --->   "%v2_V_357 = load i5 %local_A_0_addr_40" [./dut.cpp:32267]   --->   Operation 266 'load' 'v2_V_357' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 18 <SV = 13> <Delay = 0.68>
ST_18 : Operation 267 [1/2] (0.68ns)   --->   "%v2_V_327 = load i5 %local_B_0_addr_39" [./dut.cpp:32225]   --->   Operation 267 'load' 'v2_V_327' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 268 [1/2] (0.68ns)   --->   "%v2_V_326 = load i5 %local_B_0_addr_40" [./dut.cpp:32226]   --->   Operation 268 'load' 'v2_V_326' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 269 [2/2] (0.68ns)   --->   "%v2_V_325 = load i5 %local_B_0_addr_41" [./dut.cpp:32227]   --->   Operation 269 'load' 'v2_V_325' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 270 [2/2] (0.68ns)   --->   "%v2_V_324 = load i5 %local_B_0_addr_42" [./dut.cpp:32228]   --->   Operation 270 'load' 'v2_V_324' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 271 [1/2] (0.68ns)   --->   "%v2_V_358 = load i5 %local_A_0_addr_39" [./dut.cpp:32266]   --->   Operation 271 'load' 'v2_V_358' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 272 [1/2] (0.68ns)   --->   "%v2_V_357 = load i5 %local_A_0_addr_40" [./dut.cpp:32267]   --->   Operation 272 'load' 'v2_V_357' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 273 [2/2] (0.68ns)   --->   "%v2_V_356 = load i5 %local_A_0_addr_41" [./dut.cpp:32268]   --->   Operation 273 'load' 'v2_V_356' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 274 [2/2] (0.68ns)   --->   "%v2_V_355 = load i5 %local_A_0_addr_42" [./dut.cpp:32269]   --->   Operation 274 'load' 'v2_V_355' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 19 <SV = 14> <Delay = 0.68>
ST_19 : Operation 275 [1/2] (0.68ns)   --->   "%v2_V_325 = load i5 %local_B_0_addr_41" [./dut.cpp:32227]   --->   Operation 275 'load' 'v2_V_325' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 276 [1/2] (0.68ns)   --->   "%v2_V_324 = load i5 %local_B_0_addr_42" [./dut.cpp:32228]   --->   Operation 276 'load' 'v2_V_324' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 277 [2/2] (0.68ns)   --->   "%v2_V_323 = load i5 %local_B_0_addr_43" [./dut.cpp:32229]   --->   Operation 277 'load' 'v2_V_323' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 278 [2/2] (0.68ns)   --->   "%v2_V_322 = load i5 %local_B_0_addr_44" [./dut.cpp:32230]   --->   Operation 278 'load' 'v2_V_322' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 279 [1/2] (0.68ns)   --->   "%v2_V_356 = load i5 %local_A_0_addr_41" [./dut.cpp:32268]   --->   Operation 279 'load' 'v2_V_356' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 280 [1/2] (0.68ns)   --->   "%v2_V_355 = load i5 %local_A_0_addr_42" [./dut.cpp:32269]   --->   Operation 280 'load' 'v2_V_355' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 281 [2/2] (0.68ns)   --->   "%v2_V_354 = load i5 %local_A_0_addr_43" [./dut.cpp:32270]   --->   Operation 281 'load' 'v2_V_354' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 282 [2/2] (0.68ns)   --->   "%v2_V_353 = load i5 %local_A_0_addr_44" [./dut.cpp:32271]   --->   Operation 282 'load' 'v2_V_353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 20 <SV = 15> <Delay = 0.68>
ST_20 : Operation 283 [1/2] (0.68ns)   --->   "%v2_V_323 = load i5 %local_B_0_addr_43" [./dut.cpp:32229]   --->   Operation 283 'load' 'v2_V_323' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 284 [1/2] (0.68ns)   --->   "%v2_V_322 = load i5 %local_B_0_addr_44" [./dut.cpp:32230]   --->   Operation 284 'load' 'v2_V_322' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 285 [2/2] (0.68ns)   --->   "%v2_V_321 = load i5 %local_B_0_addr_45" [./dut.cpp:32231]   --->   Operation 285 'load' 'v2_V_321' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 286 [2/2] (0.68ns)   --->   "%v2_V_320 = load i5 %local_B_0_addr_46" [./dut.cpp:32232]   --->   Operation 286 'load' 'v2_V_320' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 287 [1/2] (0.68ns)   --->   "%v2_V_354 = load i5 %local_A_0_addr_43" [./dut.cpp:32270]   --->   Operation 287 'load' 'v2_V_354' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 288 [1/2] (0.68ns)   --->   "%v2_V_353 = load i5 %local_A_0_addr_44" [./dut.cpp:32271]   --->   Operation 288 'load' 'v2_V_353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 289 [2/2] (0.68ns)   --->   "%v2_V_352 = load i5 %local_A_0_addr_45" [./dut.cpp:32272]   --->   Operation 289 'load' 'v2_V_352' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 290 [2/2] (0.68ns)   --->   "%v2_V_351 = load i5 %local_A_0_addr_46" [./dut.cpp:32273]   --->   Operation 290 'load' 'v2_V_351' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 21 <SV = 16> <Delay = 0.68>
ST_21 : Operation 291 [1/2] (0.68ns)   --->   "%v2_V_321 = load i5 %local_B_0_addr_45" [./dut.cpp:32231]   --->   Operation 291 'load' 'v2_V_321' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 292 [1/2] (0.68ns)   --->   "%v2_V_320 = load i5 %local_B_0_addr_46" [./dut.cpp:32232]   --->   Operation 292 'load' 'v2_V_320' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 293 [2/2] (0.68ns)   --->   "%v2_V_319 = load i5 %local_B_0_addr_47" [./dut.cpp:32233]   --->   Operation 293 'load' 'v2_V_319' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 294 [2/2] (0.68ns)   --->   "%v2_V_318 = load i5 %local_B_0_addr_48" [./dut.cpp:32234]   --->   Operation 294 'load' 'v2_V_318' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 295 [1/2] (0.68ns)   --->   "%v2_V_352 = load i5 %local_A_0_addr_45" [./dut.cpp:32272]   --->   Operation 295 'load' 'v2_V_352' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 296 [1/2] (0.68ns)   --->   "%v2_V_351 = load i5 %local_A_0_addr_46" [./dut.cpp:32273]   --->   Operation 296 'load' 'v2_V_351' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 297 [2/2] (0.68ns)   --->   "%v2_V_350 = load i5 %local_A_0_addr_47" [./dut.cpp:32274]   --->   Operation 297 'load' 'v2_V_350' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 298 [2/2] (0.68ns)   --->   "%v2_V_349 = load i5 %local_A_0_addr_48" [./dut.cpp:32275]   --->   Operation 298 'load' 'v2_V_349' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 22 <SV = 17> <Delay = 0.68>
ST_22 : Operation 299 [1/2] (0.68ns)   --->   "%v2_V_319 = load i5 %local_B_0_addr_47" [./dut.cpp:32233]   --->   Operation 299 'load' 'v2_V_319' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 300 [1/2] (0.68ns)   --->   "%v2_V_318 = load i5 %local_B_0_addr_48" [./dut.cpp:32234]   --->   Operation 300 'load' 'v2_V_318' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 301 [2/2] (0.68ns)   --->   "%v2_V_317 = load i5 %local_B_0_addr_49" [./dut.cpp:32235]   --->   Operation 301 'load' 'v2_V_317' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 302 [2/2] (0.68ns)   --->   "%v2_V_316 = load i5 %local_B_0_addr_50" [./dut.cpp:32236]   --->   Operation 302 'load' 'v2_V_316' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 303 [1/2] (0.68ns)   --->   "%v2_V_350 = load i5 %local_A_0_addr_47" [./dut.cpp:32274]   --->   Operation 303 'load' 'v2_V_350' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 304 [1/2] (0.68ns)   --->   "%v2_V_349 = load i5 %local_A_0_addr_48" [./dut.cpp:32275]   --->   Operation 304 'load' 'v2_V_349' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 305 [2/2] (0.68ns)   --->   "%v2_V_348 = load i5 %local_A_0_addr_49" [./dut.cpp:32276]   --->   Operation 305 'load' 'v2_V_348' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 306 [2/2] (0.68ns)   --->   "%v2_V_347 = load i5 %local_A_0_addr_50" [./dut.cpp:32277]   --->   Operation 306 'load' 'v2_V_347' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 23 <SV = 18> <Delay = 0.68>
ST_23 : Operation 307 [1/2] (0.68ns)   --->   "%v2_V_317 = load i5 %local_B_0_addr_49" [./dut.cpp:32235]   --->   Operation 307 'load' 'v2_V_317' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 308 [1/2] (0.68ns)   --->   "%v2_V_316 = load i5 %local_B_0_addr_50" [./dut.cpp:32236]   --->   Operation 308 'load' 'v2_V_316' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 309 [2/2] (0.68ns)   --->   "%v2_V_315 = load i5 %local_B_0_addr_51" [./dut.cpp:32237]   --->   Operation 309 'load' 'v2_V_315' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 310 [2/2] (0.68ns)   --->   "%v2_V_314 = load i5 %local_B_0_addr_52" [./dut.cpp:32238]   --->   Operation 310 'load' 'v2_V_314' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 311 [1/2] (0.68ns)   --->   "%v2_V_348 = load i5 %local_A_0_addr_49" [./dut.cpp:32276]   --->   Operation 311 'load' 'v2_V_348' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 312 [1/2] (0.68ns)   --->   "%v2_V_347 = load i5 %local_A_0_addr_50" [./dut.cpp:32277]   --->   Operation 312 'load' 'v2_V_347' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 313 [2/2] (0.68ns)   --->   "%v2_V_346 = load i5 %local_A_0_addr_51" [./dut.cpp:32278]   --->   Operation 313 'load' 'v2_V_346' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 314 [2/2] (0.68ns)   --->   "%v2_V_345 = load i5 %local_A_0_addr_52" [./dut.cpp:32279]   --->   Operation 314 'load' 'v2_V_345' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 24 <SV = 19> <Delay = 0.68>
ST_24 : Operation 315 [1/2] (0.68ns)   --->   "%v2_V_315 = load i5 %local_B_0_addr_51" [./dut.cpp:32237]   --->   Operation 315 'load' 'v2_V_315' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 316 [1/2] (0.68ns)   --->   "%v2_V_314 = load i5 %local_B_0_addr_52" [./dut.cpp:32238]   --->   Operation 316 'load' 'v2_V_314' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 317 [2/2] (0.68ns)   --->   "%v2_V_313 = load i5 %local_B_0_addr_53" [./dut.cpp:32239]   --->   Operation 317 'load' 'v2_V_313' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 318 [2/2] (0.68ns)   --->   "%v2_V_312 = load i5 %local_B_0_addr_54" [./dut.cpp:32240]   --->   Operation 318 'load' 'v2_V_312' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 319 [1/2] (0.68ns)   --->   "%v2_V_346 = load i5 %local_A_0_addr_51" [./dut.cpp:32278]   --->   Operation 319 'load' 'v2_V_346' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 320 [1/2] (0.68ns)   --->   "%v2_V_345 = load i5 %local_A_0_addr_52" [./dut.cpp:32279]   --->   Operation 320 'load' 'v2_V_345' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 321 [2/2] (0.68ns)   --->   "%v2_V_344 = load i5 %local_A_0_addr_53" [./dut.cpp:32280]   --->   Operation 321 'load' 'v2_V_344' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 322 [2/2] (0.68ns)   --->   "%v2_V_343 = load i5 %local_A_0_addr_54" [./dut.cpp:32281]   --->   Operation 322 'load' 'v2_V_343' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 25 <SV = 20> <Delay = 0.68>
ST_25 : Operation 323 [1/2] (0.68ns)   --->   "%v2_V_313 = load i5 %local_B_0_addr_53" [./dut.cpp:32239]   --->   Operation 323 'load' 'v2_V_313' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 324 [1/2] (0.68ns)   --->   "%v2_V_312 = load i5 %local_B_0_addr_54" [./dut.cpp:32240]   --->   Operation 324 'load' 'v2_V_312' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 325 [2/2] (0.68ns)   --->   "%v2_V_311 = load i5 %local_B_0_addr_55" [./dut.cpp:32241]   --->   Operation 325 'load' 'v2_V_311' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 326 [2/2] (0.68ns)   --->   "%v2_V_310 = load i5 %local_B_0_addr_56" [./dut.cpp:32242]   --->   Operation 326 'load' 'v2_V_310' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 327 [1/2] (0.68ns)   --->   "%v2_V_344 = load i5 %local_A_0_addr_53" [./dut.cpp:32280]   --->   Operation 327 'load' 'v2_V_344' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 328 [1/2] (0.68ns)   --->   "%v2_V_343 = load i5 %local_A_0_addr_54" [./dut.cpp:32281]   --->   Operation 328 'load' 'v2_V_343' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 329 [2/2] (0.68ns)   --->   "%v2_V_342 = load i5 %local_A_0_addr_55" [./dut.cpp:32282]   --->   Operation 329 'load' 'v2_V_342' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 330 [2/2] (0.68ns)   --->   "%v2_V_341 = load i5 %local_A_0_addr_56" [./dut.cpp:32283]   --->   Operation 330 'load' 'v2_V_341' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 26 <SV = 21> <Delay = 0.68>
ST_26 : Operation 331 [1/2] (0.68ns)   --->   "%v2_V_311 = load i5 %local_B_0_addr_55" [./dut.cpp:32241]   --->   Operation 331 'load' 'v2_V_311' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 332 [1/2] (0.68ns)   --->   "%v2_V_310 = load i5 %local_B_0_addr_56" [./dut.cpp:32242]   --->   Operation 332 'load' 'v2_V_310' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 333 [2/2] (0.68ns)   --->   "%v2_V_309 = load i5 %local_B_0_addr_57" [./dut.cpp:32243]   --->   Operation 333 'load' 'v2_V_309' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 334 [2/2] (0.68ns)   --->   "%v2_V_308 = load i5 %local_B_0_addr_58" [./dut.cpp:32244]   --->   Operation 334 'load' 'v2_V_308' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 335 [1/2] (0.68ns)   --->   "%v2_V_342 = load i5 %local_A_0_addr_55" [./dut.cpp:32282]   --->   Operation 335 'load' 'v2_V_342' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 336 [1/2] (0.68ns)   --->   "%v2_V_341 = load i5 %local_A_0_addr_56" [./dut.cpp:32283]   --->   Operation 336 'load' 'v2_V_341' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 337 [2/2] (0.68ns)   --->   "%v2_V_340 = load i5 %local_A_0_addr_57" [./dut.cpp:32284]   --->   Operation 337 'load' 'v2_V_340' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 338 [2/2] (0.68ns)   --->   "%v2_V_339 = load i5 %local_A_0_addr_58" [./dut.cpp:32285]   --->   Operation 338 'load' 'v2_V_339' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 27 <SV = 22> <Delay = 0.68>
ST_27 : Operation 339 [1/2] (0.68ns)   --->   "%v2_V_309 = load i5 %local_B_0_addr_57" [./dut.cpp:32243]   --->   Operation 339 'load' 'v2_V_309' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 340 [1/2] (0.68ns)   --->   "%v2_V_308 = load i5 %local_B_0_addr_58" [./dut.cpp:32244]   --->   Operation 340 'load' 'v2_V_308' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 341 [2/2] (0.68ns)   --->   "%v2_V_307 = load i5 %local_B_0_addr_59" [./dut.cpp:32245]   --->   Operation 341 'load' 'v2_V_307' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 342 [2/2] (0.68ns)   --->   "%v2_V_306 = load i5 %local_B_0_addr_60" [./dut.cpp:32246]   --->   Operation 342 'load' 'v2_V_306' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 343 [1/2] (0.68ns)   --->   "%v2_V_340 = load i5 %local_A_0_addr_57" [./dut.cpp:32284]   --->   Operation 343 'load' 'v2_V_340' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 344 [1/2] (0.68ns)   --->   "%v2_V_339 = load i5 %local_A_0_addr_58" [./dut.cpp:32285]   --->   Operation 344 'load' 'v2_V_339' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 345 [2/2] (0.68ns)   --->   "%v2_V_338 = load i5 %local_A_0_addr_59" [./dut.cpp:32286]   --->   Operation 345 'load' 'v2_V_338' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 346 [2/2] (0.68ns)   --->   "%v2_V_337 = load i5 %local_A_0_addr_60" [./dut.cpp:32287]   --->   Operation 346 'load' 'v2_V_337' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 28 <SV = 23> <Delay = 0.68>
ST_28 : Operation 347 [1/2] (0.68ns)   --->   "%v2_V_307 = load i5 %local_B_0_addr_59" [./dut.cpp:32245]   --->   Operation 347 'load' 'v2_V_307' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 348 [1/2] (0.68ns)   --->   "%v2_V_306 = load i5 %local_B_0_addr_60" [./dut.cpp:32246]   --->   Operation 348 'load' 'v2_V_306' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 349 [2/2] (0.68ns)   --->   "%v2_V_305 = load i5 %local_B_0_addr_61" [./dut.cpp:32247]   --->   Operation 349 'load' 'v2_V_305' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 350 [2/2] (0.68ns)   --->   "%v2_V_304 = load i5 %local_B_0_addr_62" [./dut.cpp:32248]   --->   Operation 350 'load' 'v2_V_304' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 351 [1/2] (0.68ns)   --->   "%v2_V_338 = load i5 %local_A_0_addr_59" [./dut.cpp:32286]   --->   Operation 351 'load' 'v2_V_338' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 352 [1/2] (0.68ns)   --->   "%v2_V_337 = load i5 %local_A_0_addr_60" [./dut.cpp:32287]   --->   Operation 352 'load' 'v2_V_337' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 353 [2/2] (0.68ns)   --->   "%v2_V_336 = load i5 %local_A_0_addr_61" [./dut.cpp:32288]   --->   Operation 353 'load' 'v2_V_336' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 354 [2/2] (0.68ns)   --->   "%v2_V_335 = load i5 %local_A_0_addr_62" [./dut.cpp:32289]   --->   Operation 354 'load' 'v2_V_335' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 29 <SV = 24> <Delay = 0.68>
ST_29 : Operation 355 [1/2] (0.68ns)   --->   "%v2_V_305 = load i5 %local_B_0_addr_61" [./dut.cpp:32247]   --->   Operation 355 'load' 'v2_V_305' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 356 [1/2] (0.68ns)   --->   "%v2_V_304 = load i5 %local_B_0_addr_62" [./dut.cpp:32248]   --->   Operation 356 'load' 'v2_V_304' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 357 [2/2] (0.68ns)   --->   "%v2_V_303 = load i5 %local_B_0_addr_63" [./dut.cpp:32249]   --->   Operation 357 'load' 'v2_V_303' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 358 [2/2] (0.68ns)   --->   "%v2_V = load i5 %local_B_0_addr_64" [./dut.cpp:32250]   --->   Operation 358 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 359 [1/2] (0.68ns)   --->   "%v2_V_336 = load i5 %local_A_0_addr_61" [./dut.cpp:32288]   --->   Operation 359 'load' 'v2_V_336' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 360 [1/2] (0.68ns)   --->   "%v2_V_335 = load i5 %local_A_0_addr_62" [./dut.cpp:32289]   --->   Operation 360 'load' 'v2_V_335' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 361 [2/2] (0.68ns)   --->   "%v2_V_334 = load i5 %local_A_0_addr_63" [./dut.cpp:32290]   --->   Operation 361 'load' 'v2_V_334' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 362 [2/2] (0.68ns)   --->   "%v2_V_333 = load i5 %local_A_0_addr_64" [./dut.cpp:32291]   --->   Operation 362 'load' 'v2_V_333' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 30 <SV = 25> <Delay = 1.89>
ST_30 : Operation 363 [1/2] (0.68ns)   --->   "%v2_V_303 = load i5 %local_B_0_addr_63" [./dut.cpp:32249]   --->   Operation 363 'load' 'v2_V_303' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 364 [1/2] (0.68ns)   --->   "%v2_V = load i5 %local_B_0_addr_64" [./dut.cpp:32250]   --->   Operation 364 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_332, i16 %v2_V_331, i16 %v2_V_330, i16 %v2_V_329, i16 %v2_V_328, i16 %v2_V_327, i16 %v2_V_326, i16 %v2_V_325, i16 %v2_V_324, i16 %v2_V_323, i16 %v2_V_322, i16 %v2_V_321, i16 %v2_V_320, i16 %v2_V_319, i16 %v2_V_318, i16 %v2_V_317, i16 %v2_V_316, i16 %v2_V_315, i16 %v2_V_314, i16 %v2_V_313, i16 %v2_V_312, i16 %v2_V_311, i16 %v2_V_310, i16 %v2_V_309, i16 %v2_V_308, i16 %v2_V_307, i16 %v2_V_306, i16 %v2_V_305, i16 %v2_V_304, i16 %v2_V_303, i16 %v2_V"   --->   Operation 365 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 366 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_8_6_x1154, i512 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 366 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 367 [1/2] (0.68ns)   --->   "%v2_V_334 = load i5 %local_A_0_addr_63" [./dut.cpp:32290]   --->   Operation 367 'load' 'v2_V_334' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 368 [1/2] (0.68ns)   --->   "%v2_V_333 = load i5 %local_A_0_addr_64" [./dut.cpp:32291]   --->   Operation 368 'load' 'v2_V_333' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V_3, i16 %v2_V_363, i16 %v2_V_362, i16 %v2_V_361, i16 %v2_V_360, i16 %v2_V_359, i16 %v2_V_358, i16 %v2_V_357, i16 %v2_V_356, i16 %v2_V_355, i16 %v2_V_354, i16 %v2_V_353, i16 %v2_V_352, i16 %v2_V_351, i16 %v2_V_350, i16 %v2_V_349, i16 %v2_V_348, i16 %v2_V_347, i16 %v2_V_346, i16 %v2_V_345, i16 %v2_V_344, i16 %v2_V_343, i16 %v2_V_342, i16 %v2_V_341, i16 %v2_V_340, i16 %v2_V_339, i16 %v2_V_338, i16 %v2_V_337, i16 %v2_V_336, i16 %v2_V_335, i16 %v2_V_334, i16 %v2_V_333"   --->   Operation 369 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 370 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_7_x190, i512 %p_Result_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 370 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 371 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten73') with incoming values : ('add_ln890_9') [86]  (0.387 ns)

 <State 2>: 0.809ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten39') with incoming values : ('select_ln890_15') [87]  (0 ns)
	'icmp' operation ('icmp_ln890_9') [99]  (0.687 ns)
	'xor' operation ('xor_ln32165', ./dut.cpp:32165) [102]  (0.122 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'and' operation ('and_ln32165_2', ./dut.cpp:32165) [108]  (0 ns)
	'and' operation ('and_ln32166_2', ./dut.cpp:32166) [119]  (0.122 ns)
	'or' operation ('or_ln32167', ./dut.cpp:32167) [122]  (0 ns)
	'or' operation ('or_ln32167_1', ./dut.cpp:32167) [123]  (0.122 ns)
	'select' operation ('select_ln32167', ./dut.cpp:32167) [124]  (0.351 ns)
	'add' operation ('add_ln691_8') [132]  (0.708 ns)
	'select' operation ('select_ln890_12') [137]  (0.351 ns)
	'add' operation ('empty_2750') [141]  (0.706 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_9') [148]  (0 ns)
	'add' operation ('add_ln691_9') [150]  (0.706 ns)
	blocking operation 0.595 ns on control path)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_7_6_x1153' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [165]  (1.22 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_10') [168]  (0 ns)
	'add' operation ('add_ln691_10') [170]  (0.706 ns)
	blocking operation 0.595 ns on control path)

 <State 7>: 1.18ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:32203) on array 'local_C', ./dut.cpp:32161 [185]  (1.18 ns)

 <State 8>: 1.42ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:32203) on array 'local_C', ./dut.cpp:32161 [185]  (1.18 ns)
	'select' operation ('select_ln32203', ./dut.cpp:32203) [186]  (0.243 ns)

 <State 9>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_11') [189]  (0 ns)
	'add' operation ('add_ln691_11') [191]  (0.706 ns)

 <State 10>: 1.68ns
The critical path consists of the following:
	'load' operation ('local_A_0_load', ./dut.cpp:32208) on array 'local_A[0]', ./dut.cpp:32157 [200]  (0.683 ns)
	'mul' operation of DSP[204] ('mul_ln32208', ./dut.cpp:32208) [203]  (0.996 ns)

 <State 11>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[204] ('mul_ln32208', ./dut.cpp:32208) [203]  (0.996 ns)

 <State 12>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[204] ('mul_ln32208', ./dut.cpp:32208) [203]  (0 ns)
	'add' operation of DSP[204] ('add_ln32208', ./dut.cpp:32208) [204]  (0.645 ns)

 <State 13>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[204] ('add_ln32208', ./dut.cpp:32208) [204]  (0.645 ns)
	'phi' operation ('empty', ./dut.cpp:32208) with incoming values : ('select_ln32203', ./dut.cpp:32203) ('add_ln32208', ./dut.cpp:32208) [190]  (0 ns)
	'add' operation of DSP[204] ('add_ln32208', ./dut.cpp:32208) [204]  (0.645 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_PE_7_6_x1219' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [210]  (1.22 ns)

 <State 15>: 0.683ns
The critical path consists of the following:
	'load' operation ('v1.V', ./dut.cpp:32219) on array 'local_B[0]', ./dut.cpp:32159 [213]  (0.683 ns)

 <State 16>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32221) on array 'local_B[0]', ./dut.cpp:32159 [215]  (0.683 ns)

 <State 17>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32223) on array 'local_B[0]', ./dut.cpp:32159 [217]  (0.683 ns)

 <State 18>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32225) on array 'local_B[0]', ./dut.cpp:32159 [219]  (0.683 ns)

 <State 19>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32227) on array 'local_B[0]', ./dut.cpp:32159 [221]  (0.683 ns)

 <State 20>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32229) on array 'local_B[0]', ./dut.cpp:32159 [223]  (0.683 ns)

 <State 21>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32231) on array 'local_B[0]', ./dut.cpp:32159 [225]  (0.683 ns)

 <State 22>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32233) on array 'local_B[0]', ./dut.cpp:32159 [227]  (0.683 ns)

 <State 23>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32235) on array 'local_B[0]', ./dut.cpp:32159 [229]  (0.683 ns)

 <State 24>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32237) on array 'local_B[0]', ./dut.cpp:32159 [231]  (0.683 ns)

 <State 25>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32239) on array 'local_B[0]', ./dut.cpp:32159 [233]  (0.683 ns)

 <State 26>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32241) on array 'local_B[0]', ./dut.cpp:32159 [235]  (0.683 ns)

 <State 27>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32243) on array 'local_B[0]', ./dut.cpp:32159 [237]  (0.683 ns)

 <State 28>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32245) on array 'local_B[0]', ./dut.cpp:32159 [239]  (0.683 ns)

 <State 29>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32247) on array 'local_B[0]', ./dut.cpp:32159 [241]  (0.683 ns)

 <State 30>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:32249) on array 'local_B[0]', ./dut.cpp:32159 [243]  (0.683 ns)
	fifo write on port 'fifo_B_PE_8_6_x1154' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [246]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
