Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  6 16:18:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: fc/cd/r_clk_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: timer/hhzd/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.744        0.000                      0                   43        0.263        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.744        0.000                      0                   43        0.263        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.090ns (25.650%)  route 3.159ns (74.350%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.499     9.265    timer/hhzd/r_clk
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.389 r  timer/hhzd/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.389    timer/hhzd/r_counter_0[18]
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[18]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    15.133    timer/hhzd/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.118ns (26.137%)  route 3.159ns (73.863%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.499     9.265    timer/hhzd/r_clk
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.152     9.417 r  timer/hhzd/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.417    timer/hhzd/r_counter_0[19]
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.075    15.179    timer/hhzd/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.090ns (26.773%)  route 2.981ns (73.227%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.320     9.087    timer/hhzd/r_clk
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.211 r  timer/hhzd/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.211    timer/hhzd/r_counter_0[15]
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    timer/hhzd/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.118ns (27.273%)  route 2.981ns (72.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.320     9.087    timer/hhzd/r_clk
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.239 r  timer/hhzd/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.239    timer/hhzd/r_counter_0[16]
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    timer/hhzd/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.966ns (25.464%)  route 2.828ns (74.536%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 f  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.167     8.933    timer/hhzd/r_clk
    SLICE_X63Y29         FDCE                                         r  timer/hhzd/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y29         FDCE                                         r  timer/hhzd/r_clk_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)       -0.067    15.021    timer/hhzd/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.090ns (29.011%)  route 2.667ns (70.989%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.006     8.772    timer/hhzd/r_clk
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.896 r  timer/hhzd/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.896    timer/hhzd/r_counter_0[14]
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    timer/hhzd/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 timer/hhzd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.116ns (29.499%)  route 2.667ns (70.501%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.618     5.139    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y25         FDCE                                         r  timer/hhzd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  timer/hhzd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.844     6.403    timer/hhzd/r_counter[19]
    SLICE_X63Y24         LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  timer/hhzd/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.263     6.965    timer/hhzd/r_counter[19]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  timer/hhzd/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.553     7.642    timer/hhzd/r_counter[19]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.766 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.006     8.772    timer/hhzd/r_clk
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.922 r  timer/hhzd/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.922    timer/hhzd/r_counter_0[17]
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.843    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y24         FDCE                                         r  timer/hhzd/r_counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    timer/hhzd/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.966ns (25.862%)  route 2.769ns (74.138%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.140    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  fc/cd/r_counter_reg[7]/Q
                         net (fo=2, routed)           1.266     6.826    fc/cd/r_counter_reg_n_0_[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.299     7.125 r  fc/cd/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.404     7.529    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.099     8.751    fc/cd/r_clk
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  fc/cd/r_counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.875    fc/cd/r_counter[17]
    SLICE_X59Y26         FDCE                                         r  fc/cd/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.503    14.844    fc/cd/CLK
    SLICE_X59Y26         FDCE                                         r  fc/cd/r_counter_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.029    15.098    fc/cd/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.992ns (26.375%)  route 2.769ns (73.625%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.140    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  fc/cd/r_counter_reg[7]/Q
                         net (fo=2, routed)           1.266     6.826    fc/cd/r_counter_reg_n_0_[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.299     7.125 r  fc/cd/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.404     7.529    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.099     8.751    fc/cd/r_clk
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.901 r  fc/cd/r_counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     8.901    fc/cd/r_counter[18]
    SLICE_X59Y26         FDCE                                         r  fc/cd/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.503    14.844    fc/cd/CLK
    SLICE_X59Y26         FDCE                                         r  fc/cd/r_counter_reg[18]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.075    15.144    fc/cd/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 fc/cd/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.842ns (23.447%)  route 2.749ns (76.553%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.140    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  fc/cd/r_counter_reg[7]/Q
                         net (fo=2, routed)           1.266     6.826    fc/cd/r_counter_reg_n_0_[7]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.299     7.125 f  fc/cd/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.404     7.529    fc/cd/r_counter[18]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.653 r  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.079     8.731    fc/cd/r_clk
    SLICE_X59Y29         FDCE                                         r  fc/cd/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    fc/cd/CLK
    SLICE_X59Y29         FDCE                                         r  fc/cd/r_clk_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)       -0.067    15.006    fc/cd/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer/hhzd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  timer/hhzd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.777    timer/hhzd/r_counter[0]
    SLICE_X63Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  timer/hhzd/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    timer/hhzd/r_counter_0[0]
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.091     1.559    timer/hhzd/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.851    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X59Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  fc/cd/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    fc/cd/r_counter[0]
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.849     1.976    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.092     1.557    fc/cd/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.764%)  route 0.322ns (58.236%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.733    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.778 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.196     1.973    fc/cd/r_clk
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.018 r  fc/cd/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.018    fc/cd/r_counter[3]
    SLICE_X59Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.978    fc/cd/CLK
    SLICE_X59Y22         FDCE                                         r  fc/cd/r_counter_reg[3]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.092     1.572    fc/cd/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.234ns (40.884%)  route 0.338ns (59.116%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.733    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.778 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.212     1.989    fc/cd/r_clk
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.048     2.037 r  fc/cd/r_counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.037    fc/cd/r_counter[12]
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    fc/cd/CLK
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[12]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.107     1.584    fc/cd/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 timer/hhzd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.221%)  route 0.358ns (60.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  timer/hhzd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.211     1.820    timer/hhzd/r_counter[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.865 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.147     2.012    timer/hhzd/r_clk
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  timer/hhzd/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    timer/hhzd/r_counter_0[1]
    SLICE_X64Y21         FDCE                                         r  timer/hhzd/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    timer/hhzd/r_counter_reg[19]_0
    SLICE_X64Y21         FDCE                                         r  timer/hhzd/r_counter_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.120     1.602    timer/hhzd/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (40.916%)  route 0.339ns (59.084%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.733    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.778 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.213     1.990    fc/cd/r_clk
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.049     2.039 r  fc/cd/r_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.039    fc/cd/r_counter[9]
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    fc/cd/CLK
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[9]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.107     1.584    fc/cd/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.502%)  route 0.339ns (59.498%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.733    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.778 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.213     1.990    fc/cd/r_clk
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.035 r  fc/cd/r_counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.035    fc/cd/r_counter[11]
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    fc/cd/CLK
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[11]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.092     1.569    fc/cd/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.573%)  route 0.338ns (59.427%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    fc/cd/CLK
    SLICE_X59Y23         FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.733    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.778 f  fc/cd/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.212     1.989    fc/cd/r_clk
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  fc/cd/r_counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.034    fc/cd/r_counter[10]
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.975    fc/cd/CLK
    SLICE_X59Y24         FDCE                                         r  fc/cd/r_counter_reg[10]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.091     1.568    fc/cd/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 timer/hhzd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.237ns (41.079%)  route 0.340ns (58.921%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  timer/hhzd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.211     1.820    timer/hhzd/r_counter[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.865 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.129     1.994    timer/hhzd/r_clk
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.051     2.045 r  timer/hhzd/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.045    timer/hhzd/r_counter_0[5]
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.107     1.575    timer/hhzd/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 timer/hhzd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/hhzd/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.460%)  route 0.340ns (59.540%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  timer/hhzd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.211     1.820    timer/hhzd/r_counter[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.865 f  timer/hhzd/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.129     1.994    timer/hhzd/r_clk
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  timer/hhzd/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.039    timer/hhzd/r_counter_0[4]
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    timer/hhzd/r_counter_reg[19]_0
    SLICE_X63Y21         FDCE                                         r  timer/hhzd/r_counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    timer/hhzd/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y29   fc/cd/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   fc/cd/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   fc/cd/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   fc/cd/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   fc/cd/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   fc/cd/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   fc/cd/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   fc/cd/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   fc/cd/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   fc/cd/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   fs/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   fs/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   fc/cd/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   fc/cd/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   fc/cd/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   fc/cd/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   fc/cd/r_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   fc/cd/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   timer/hhzd/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   fc/cd/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   fc/cd/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   fc/cd/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   fc/cd/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   fc/cd/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   fc/cd/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   fc/cd/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   fc/cd/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   fc/cd/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   fc/cd/r_counter_reg[3]/C



