INFO: [VRFC 10-163] Analyzing VHDL file "/home/diamant/Documenti/Universit√†/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_TOP'
