/// Auto-generated register definitions for UCPD1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::ucpd1 {

// ============================================================================
// UCPD1 - USB Power Delivery interface
// Base Address: 0x4000A000
// ============================================================================

/// UCPD1 Register Structure
struct UCPD1_Registers {

    /// UCPD configuration register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_CFGR1;

    /// UCPD configuration register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_CFGR2;

    /// UCPD configuration register 3
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_CFGR3;

    /// UCPD control register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_CR;

    /// UCPD interrupt mask register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_IMR;

    /// UCPD status register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_SR;

    /// UCPD interrupt clear register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_ICR;

    /// UCPD Tx ordered set type register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_TX_ORDSETR;

    /// UCPD Tx payload size register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_TX_PAYSZR;

    /// UCPD Tx data register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_TXDR;

    /// UCPD Rx ordered set register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_RX_ORDSETR;

    /// UCPD Rx payload size register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_RX_PAYSZR;

    /// UCPD receive data register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_RXDR;

    /// UCPD Rx ordered set extension register 1
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_RX_ORDEXTR1;

    /// UCPD Rx ordered set extension register 2
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    volatile uint32_t UCPD_RX_ORDEXTR2;
};

static_assert(sizeof(UCPD1_Registers) >= 60, "UCPD1_Registers size mismatch");

/// UCPD1 peripheral instance
inline UCPD1_Registers* UCPD1() {
    return reinterpret_cast<UCPD1_Registers*>(0x4000A000);
}

}  // namespace alloy::hal::st::stm32g0::ucpd1
