module module_0 (
    input [(  id_1  ) : id_1] id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    id_6,
    input [1 : id_2[id_3 : id_5]] id_7,
    input logic id_8,
    output logic id_9,
    output logic id_10,
    output id_11,
    output logic id_12,
    output [id_7 : id_5] id_13,
    input logic [id_1 : id_10] id_14,
    output logic id_15,
    output logic [id_6 : id_14] id_16
);
  id_17 id_18 (
      .id_12(id_3),
      .id_14(id_15),
      .id_5 (id_12),
      .id_6 (1'd0),
      .id_4 (id_11),
      .id_3 (id_16)
  );
  id_19 id_20 (
      .id_10(id_3),
      .id_3 (id_10),
      .id_10(id_10),
      .id_5 (id_18),
      .id_18(id_13)
  );
endmodule
