Analysis & Synthesis report for project
Tue Jul 11 12:55:47 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "control:main_control"
 25. Port Connectivity Checks: "shape:Spike_5"
 26. Port Connectivity Checks: "shape:Spike_4"
 27. Port Connectivity Checks: "shape:Spike_3"
 28. Port Connectivity Checks: "shape:Spike_2"
 29. Port Connectivity Checks: "shape:Spike_1"
 30. Port Connectivity Checks: "shape:Block_5"
 31. Port Connectivity Checks: "shape:Block_4"
 32. Port Connectivity Checks: "shape:Block_3"
 33. Port Connectivity Checks: "shape:Block_2"
 34. Port Connectivity Checks: "shape:Block_1"
 35. Port Connectivity Checks: "shape:Square_frame_7"
 36. Port Connectivity Checks: "shape:Square_frame_6"
 37. Port Connectivity Checks: "shape:Square_frame_5"
 38. Port Connectivity Checks: "shape:Square_frame_4"
 39. Port Connectivity Checks: "shape:Square_frame_3"
 40. Port Connectivity Checks: "shape:Square_frame_2"
 41. Port Connectivity Checks: "shape:Square_frame_1"
 42. Port Connectivity Checks: "clear_screen:black_screen"
 43. Port Connectivity Checks: "vga_adapter:VGA"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 11 12:55:47 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,169                                       ;
;     Total combinational functions  ; 2,138                                       ;
;     Dedicated logic registers      ; 1,022                                       ;
; Total registers                    ; 1022                                        ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; project            ; project            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v            ;         ;
; project.v                            ; yes             ; User Verilog HDL File        ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v                            ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal170.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                       ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_vhg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf               ;         ;
; db/decode_5ua.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/decode_5ua.tdf                    ;         ;
; db/decode_u9a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/decode_u9a.tdf                    ;         ;
; db/mux_gob.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/mux_gob.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,169          ;
;                                             ;                ;
; Total combinational functions               ; 2138           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 521            ;
;     -- 3 input functions                    ; 765            ;
;     -- <=2 input functions                  ; 852            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1261           ;
;     -- arithmetic mode                      ; 877            ;
;                                             ;                ;
; Total registers                             ; 1022           ;
;     -- Dedicated logic registers            ; 1022           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 79             ;
; Total memory bits                           ; 230400         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1019           ;
; Total fan-out                               ; 9794           ;
; Average fan-out                             ; 2.92           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |project                                                ; 2138 (1)            ; 1022 (0)                  ; 230400      ; 0            ; 0       ; 0         ; 79   ; 0            ; |project                                                                                                ; project                ; work         ;
;    |clear_screen:black_screen|                          ; 78 (78)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|clear_screen:black_screen                                                                      ; clear_screen           ; work         ;
;    |control:main_control|                               ; 361 (361)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|control:main_control                                                                           ; control                ; work         ;
;    |frames_per_second_60:FPS|                           ; 52 (52)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|frames_per_second_60:FPS                                                                       ; frames_per_second_60   ; work         ;
;    |shape:Block_1|                                      ; 90 (90)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Block_1                                                                                  ; shape                  ; work         ;
;    |shape:Block_2|                                      ; 95 (95)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Block_2                                                                                  ; shape                  ; work         ;
;    |shape:Block_3|                                      ; 94 (94)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Block_3                                                                                  ; shape                  ; work         ;
;    |shape:Block_4|                                      ; 94 (94)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Block_4                                                                                  ; shape                  ; work         ;
;    |shape:Block_5|                                      ; 93 (93)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Block_5                                                                                  ; shape                  ; work         ;
;    |shape:Spike_1|                                      ; 99 (99)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Spike_1                                                                                  ; shape                  ; work         ;
;    |shape:Spike_2|                                      ; 98 (98)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Spike_2                                                                                  ; shape                  ; work         ;
;    |shape:Spike_3|                                      ; 100 (100)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Spike_3                                                                                  ; shape                  ; work         ;
;    |shape:Spike_4|                                      ; 96 (96)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Spike_4                                                                                  ; shape                  ; work         ;
;    |shape:Spike_5|                                      ; 99 (99)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Spike_5                                                                                  ; shape                  ; work         ;
;    |shape:Square_frame_1|                               ; 79 (79)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_1                                                                           ; shape                  ; work         ;
;    |shape:Square_frame_2|                               ; 78 (78)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_2                                                                           ; shape                  ; work         ;
;    |shape:Square_frame_3|                               ; 78 (78)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_3                                                                           ; shape                  ; work         ;
;    |shape:Square_frame_4|                               ; 80 (80)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_4                                                                           ; shape                  ; work         ;
;    |shape:Square_frame_5|                               ; 79 (79)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_5                                                                           ; shape                  ; work         ;
;    |shape:Square_frame_6|                               ; 78 (78)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_6                                                                           ; shape                  ; work         ;
;    |shape:Square_frame_7|                               ; 79 (79)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|shape:Square_frame_7                                                                           ; shape                  ; work         ;
;    |vga_adapter:VGA|                                    ; 137 (1)             ; 34 (0)                    ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 48 (0)              ; 8 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_vhg1:auto_generated|               ; 48 (0)              ; 8 (8)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated                          ; altsyncram_vhg1        ; work         ;
;             |decode_5ua:decode2|                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_5ua:decode2       ; decode_5ua             ; work         ;
;             |decode_u9a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_u9a:rden_decode_b ; decode_u9a             ; work         ;
;             |mux_gob:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|mux_gob:mux3             ; mux_gob                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 68 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                               ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; control:main_control|curr_shape_id[2]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[3]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[0]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[1]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[4]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|draw_start[5]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|curr_shape_id[6]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[7]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[8]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[9]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[10]              ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|curr_shape_id[5]               ; control:main_control|curr_shape_id[10]            ; yes                    ;
; control:main_control|is_square_animation_req        ; control:main_control|is_square_animation_req      ; yes                    ;
; control:main_control|draw_square_frame              ; control:main_control|draw_square_frame            ; yes                    ;
; control:main_control|curr_shape_id_for_square[2]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|draw_start[9]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|curr_shape_id_for_square[3]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|draw_start[1]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[13]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|curr_shape_id_for_square[0]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|draw_start[10]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[6]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[2]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[14]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|curr_shape_id_for_square[1]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|draw_start[8]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[4]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[0]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[12]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[7]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[11]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[3]                  ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[15]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[16]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|draw_start[17]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|curr_shape_id_for_square[4]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|draw_start[18]                 ; control:main_control|Decoder0                     ; yes                    ;
; control:main_control|curr_shape_id_for_square[6]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|curr_shape_id_for_square[7]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|curr_shape_id_for_square[8]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|curr_shape_id_for_square[9]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|curr_shape_id_for_square[10]   ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|curr_shape_id_for_square[5]    ; control:main_control|curr_shape_id_for_square[10] ; yes                    ;
; control:main_control|is_button_pressed              ; control:main_control|is_button_pressed            ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                                                   ;                        ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+---------------------------------------------+------------------------------------------+
; Register name                               ; Reason for Removal                       ;
+---------------------------------------------+------------------------------------------+
; shape:Square_frame_7|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_6|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_5|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_4|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_3|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_2|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_1|move[9,10]             ; Lost fanout                              ;
; shape:Square_frame_7|move[2..8]             ; Merged with shape:Square_frame_7|move[1] ;
; shape:Square_frame_6|move[2..8]             ; Merged with shape:Square_frame_6|move[1] ;
; shape:Square_frame_5|move[2..8]             ; Merged with shape:Square_frame_5|move[1] ;
; shape:Square_frame_4|move[2..8]             ; Merged with shape:Square_frame_4|move[1] ;
; shape:Square_frame_3|move[2..8]             ; Merged with shape:Square_frame_3|move[1] ;
; shape:Square_frame_2|move[2..8]             ; Merged with shape:Square_frame_2|move[1] ;
; shape:Square_frame_1|move[2..8]             ; Merged with shape:Square_frame_1|move[1] ;
; shape:Square_frame_7|move[1]                ; Stuck at GND due to stuck port data_in   ;
; shape:Square_frame_6|move[1]                ; Stuck at GND due to stuck port data_in   ;
; shape:Square_frame_5|move[1]                ; Stuck at GND due to stuck port data_in   ;
; shape:Square_frame_4|move[1]                ; Stuck at GND due to stuck port data_in   ;
; shape:Square_frame_3|move[1]                ; Stuck at GND due to stuck port data_in   ;
; shape:Square_frame_2|move[1]                ; Stuck at GND due to stuck port data_in   ;
; shape:Square_frame_1|move[1]                ; Stuck at GND due to stuck port data_in   ;
; clear_screen:black_screen|curr_y_pos[8..10] ; Lost fanout                              ;
; shape:Square_frame_1|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Square_frame_2|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Square_frame_3|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Square_frame_4|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Square_frame_5|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Square_frame_6|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Square_frame_7|curr_y_pos[8..10]      ; Lost fanout                              ;
; shape:Block_1|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Block_2|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Block_3|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Block_4|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Block_5|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Spike_1|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Spike_2|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Spike_3|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Spike_4|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Spike_5|curr_y_pos[8..10]             ; Lost fanout                              ;
; shape:Block_1|move[9,10]                    ; Lost fanout                              ;
; shape:Block_2|move[9,10]                    ; Lost fanout                              ;
; shape:Block_3|move[9,10]                    ; Lost fanout                              ;
; shape:Block_4|move[9,10]                    ; Lost fanout                              ;
; shape:Block_5|move[9,10]                    ; Lost fanout                              ;
; shape:Spike_1|move[9,10]                    ; Lost fanout                              ;
; shape:Spike_2|move[9,10]                    ; Lost fanout                              ;
; shape:Spike_3|move[9,10]                    ; Lost fanout                              ;
; shape:Spike_4|move[9,10]                    ; Lost fanout                              ;
; shape:Spike_5|move[9,10]                    ; Lost fanout                              ;
; Total Number of Removed Registers = 144     ;                                          ;
+---------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+------------------------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal ; Registers Removed due to This Register                                           ;
+------------------------------------------+--------------------+----------------------------------------------------------------------------------+
; clear_screen:black_screen|curr_y_pos[10] ; Lost Fanouts       ; clear_screen:black_screen|curr_y_pos[9], clear_screen:black_screen|curr_y_pos[8] ;
; shape:Square_frame_1|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_1|curr_y_pos[9], shape:Square_frame_1|curr_y_pos[8]           ;
; shape:Square_frame_2|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_2|curr_y_pos[9], shape:Square_frame_2|curr_y_pos[8]           ;
; shape:Square_frame_3|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_3|curr_y_pos[9], shape:Square_frame_3|curr_y_pos[8]           ;
; shape:Square_frame_4|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_4|curr_y_pos[9], shape:Square_frame_4|curr_y_pos[8]           ;
; shape:Square_frame_5|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_5|curr_y_pos[9], shape:Square_frame_5|curr_y_pos[8]           ;
; shape:Square_frame_6|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_6|curr_y_pos[9], shape:Square_frame_6|curr_y_pos[8]           ;
; shape:Square_frame_7|curr_y_pos[10]      ; Lost Fanouts       ; shape:Square_frame_7|curr_y_pos[9], shape:Square_frame_7|curr_y_pos[8]           ;
; shape:Block_1|curr_y_pos[10]             ; Lost Fanouts       ; shape:Block_1|curr_y_pos[9], shape:Block_1|curr_y_pos[8]                         ;
; shape:Block_2|curr_y_pos[10]             ; Lost Fanouts       ; shape:Block_2|curr_y_pos[9], shape:Block_2|curr_y_pos[8]                         ;
; shape:Block_3|curr_y_pos[10]             ; Lost Fanouts       ; shape:Block_3|curr_y_pos[9], shape:Block_3|curr_y_pos[8]                         ;
; shape:Block_4|curr_y_pos[10]             ; Lost Fanouts       ; shape:Block_4|curr_y_pos[9], shape:Block_4|curr_y_pos[8]                         ;
; shape:Block_5|curr_y_pos[10]             ; Lost Fanouts       ; shape:Block_5|curr_y_pos[9], shape:Block_5|curr_y_pos[8]                         ;
; shape:Spike_1|curr_y_pos[10]             ; Lost Fanouts       ; shape:Spike_1|curr_y_pos[9], shape:Spike_1|curr_y_pos[8]                         ;
; shape:Spike_2|curr_y_pos[10]             ; Lost Fanouts       ; shape:Spike_2|curr_y_pos[9], shape:Spike_2|curr_y_pos[8]                         ;
; shape:Spike_3|curr_y_pos[10]             ; Lost Fanouts       ; shape:Spike_3|curr_y_pos[9], shape:Spike_3|curr_y_pos[8]                         ;
; shape:Spike_4|curr_y_pos[10]             ; Lost Fanouts       ; shape:Spike_4|curr_y_pos[9], shape:Spike_4|curr_y_pos[8]                         ;
; shape:Spike_5|curr_y_pos[10]             ; Lost Fanouts       ; shape:Spike_5|curr_y_pos[9], shape:Spike_5|curr_y_pos[8]                         ;
+------------------------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1022  ;
; Number of registers using Synchronous Clear  ; 198   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 574   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; frames_per_second_60:FPS|send_counter[2]  ; 2       ;
; frames_per_second_60:FPS|send_counter[4]  ; 2       ;
; frames_per_second_60:FPS|send_counter[5]  ; 2       ;
; frames_per_second_60:FPS|send_counter[8]  ; 2       ;
; frames_per_second_60:FPS|send_counter[9]  ; 2       ;
; frames_per_second_60:FPS|send_counter[10] ; 2       ;
; frames_per_second_60:FPS|send_counter[12] ; 2       ;
; frames_per_second_60:FPS|send_counter[13] ; 2       ;
; frames_per_second_60:FPS|send_counter[15] ; 2       ;
; frames_per_second_60:FPS|send_counter[18] ; 2       ;
; frames_per_second_60:FPS|send_counter[19] ; 2       ;
; shape:Spike_5|curr_y_pos[4]               ; 5       ;
; shape:Spike_5|curr_y_pos[5]               ; 4       ;
; shape:Spike_5|curr_y_pos[7]               ; 2       ;
; shape:Spike_5|curr_y_pos[6]               ; 3       ;
; shape:Spike_5|curr_x_pos[4]               ; 3       ;
; shape:Spike_5|curr_x_pos[5]               ; 3       ;
; shape:Spike_5|curr_x_pos[6]               ; 3       ;
; shape:Spike_5|curr_x_pos[7]               ; 3       ;
; shape:Spike_5|curr_x_pos[8]               ; 3       ;
; shape:Spike_5|curr_x_pos[9]               ; 2       ;
; shape:Spike_5|curr_x_pos[10]              ; 2       ;
; shape:Spike_5|curr_x_pos[3]               ; 5       ;
; shape:Spike_5|curr_y_pos[1]               ; 6       ;
; shape:Spike_5|curr_x_pos[1]               ; 5       ;
; shape:Spike_5|curr_x_pos[2]               ; 5       ;
; shape:Spike_5|curr_x_pos[0]               ; 5       ;
; shape:Spike_5|curr_y_pos[2]               ; 3       ;
; shape:Spike_5|curr_y_pos[3]               ; 3       ;
; shape:Spike_4|curr_y_pos[7]               ; 2       ;
; shape:Spike_4|curr_y_pos[6]               ; 2       ;
; shape:Spike_4|curr_y_pos[5]               ; 2       ;
; shape:Spike_4|curr_y_pos[4]               ; 2       ;
; shape:Spike_4|curr_y_pos[3]               ; 3       ;
; shape:Spike_4|curr_y_pos[2]               ; 3       ;
; shape:Spike_4|curr_y_pos[1]               ; 7       ;
; shape:Spike_4|curr_x_pos[4]               ; 3       ;
; shape:Spike_4|curr_x_pos[5]               ; 3       ;
; shape:Spike_4|curr_x_pos[6]               ; 3       ;
; shape:Spike_4|curr_x_pos[7]               ; 3       ;
; shape:Spike_4|curr_x_pos[8]               ; 3       ;
; shape:Spike_4|curr_x_pos[9]               ; 2       ;
; shape:Spike_4|curr_x_pos[10]              ; 2       ;
; shape:Spike_4|curr_x_pos[3]               ; 5       ;
; shape:Spike_4|curr_x_pos[1]               ; 5       ;
; shape:Spike_4|curr_x_pos[2]               ; 5       ;
; shape:Spike_4|curr_x_pos[0]               ; 5       ;
; shape:Block_3|curr_y_pos[7]               ; 2       ;
; shape:Block_3|curr_y_pos[6]               ; 2       ;
; shape:Block_3|curr_y_pos[5]               ; 2       ;
; shape:Block_3|curr_y_pos[4]               ; 2       ;
; shape:Block_3|curr_y_pos[3]               ; 2       ;
; shape:Block_3|curr_y_pos[2]               ; 2       ;
; shape:Block_3|curr_y_pos[1]               ; 3       ;
; shape:Block_3|curr_x_pos[4]               ; 3       ;
; shape:Block_3|curr_x_pos[5]               ; 3       ;
; shape:Block_3|curr_x_pos[6]               ; 3       ;
; shape:Block_3|curr_x_pos[7]               ; 3       ;
; shape:Block_3|curr_x_pos[8]               ; 3       ;
; shape:Block_3|curr_x_pos[9]               ; 2       ;
; shape:Block_3|curr_x_pos[10]              ; 2       ;
; shape:Block_3|curr_x_pos[3]               ; 4       ;
; shape:Block_3|curr_x_pos[2]               ; 4       ;
; shape:Block_3|curr_x_pos[1]               ; 4       ;
; shape:Block_3|curr_x_pos[0]               ; 4       ;
; shape:Square_frame_6|curr_y_pos[7]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[6]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[5]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[4]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[3]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[2]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[1]        ; 2       ;
; shape:Square_frame_6|curr_y_pos[0]        ; 3       ;
; shape:Square_frame_6|curr_x_pos[4]        ; 3       ;
; shape:Square_frame_6|curr_x_pos[5]        ; 3       ;
; shape:Square_frame_6|curr_x_pos[6]        ; 3       ;
; shape:Square_frame_6|curr_x_pos[7]        ; 3       ;
; shape:Square_frame_6|curr_x_pos[3]        ; 4       ;
; shape:Square_frame_6|curr_x_pos[2]        ; 4       ;
; shape:Square_frame_6|curr_x_pos[1]        ; 5       ;
; shape:Square_frame_6|curr_x_pos[0]        ; 4       ;
; shape:Square_frame_6|curr_x_pos[8]        ; 4       ;
; shape:Square_frame_6|curr_x_pos[9]        ; 3       ;
; shape:Square_frame_6|curr_x_pos[10]       ; 3       ;
; shape:Square_frame_2|curr_y_pos[7]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[6]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[5]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[4]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[3]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[2]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[1]        ; 2       ;
; shape:Square_frame_2|curr_y_pos[0]        ; 3       ;
; shape:Square_frame_2|curr_x_pos[4]        ; 3       ;
; shape:Square_frame_2|curr_x_pos[5]        ; 3       ;
; shape:Square_frame_2|curr_x_pos[6]        ; 3       ;
; shape:Square_frame_2|curr_x_pos[7]        ; 3       ;
; shape:Square_frame_2|curr_x_pos[3]        ; 4       ;
; shape:Square_frame_2|curr_x_pos[2]        ; 4       ;
; shape:Square_frame_2|curr_x_pos[1]        ; 5       ;
; shape:Square_frame_2|curr_x_pos[0]        ; 4       ;
; Total number of inverted registers = 353* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[2] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Spike_5|num_rows_done[1]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Spike_4|num_rows_done[2]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Spike_3|num_rows_done[0]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Spike_2|num_rows_done[4]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Spike_1|num_rows_done[0]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Block_5|num_rows_done[2]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Block_4|num_rows_done[8]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Block_3|num_rows_done[2]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Block_2|num_rows_done[1]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Block_1|num_rows_done[9]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_7|num_rows_done[0]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_6|num_rows_done[8]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_5|num_rows_done[1]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_4|num_rows_done[0]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_3|num_rows_done[7]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_2|num_rows_done[6]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|shape:Square_frame_1|num_rows_done[1]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |project|clear_screen:black_screen|num_rows_done[4]            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |project|control:main_control|curr_shape_id[6]                 ;
; 19:1               ; 17 bits   ; 204 LEs       ; 204 LEs              ; 0 LEs                  ; No         ; |project|control:main_control|Mux8                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 320x240        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_vhg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:main_control"                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; draw_start ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (18 bits) it drives; bit(s) "draw_start[18..18]" have no fanouts ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Spike_5"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[7..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Spike_4"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[7..4]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Spike_3"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[7..5]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Spike_2"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[4..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Spike_1"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[56..55]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[45..44]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[109..100]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[98..89]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[87..79]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[77..68]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[66..57]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[54..46]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[43..36]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[34..25]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[23..14]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[10..3]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[99]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[88]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[78]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[67]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[35]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[24]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[13]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[12]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[11]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[2]               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_start[1]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_start[0]               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[35..33]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[24..22]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[13..12]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[2..1]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[109..103]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[99..92]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[88..81]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[79..78]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[76..70]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[68..67]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[65..59]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[57..48]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[46..36]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[32..25]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[21..14]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[11..3]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[102]               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[101]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[100]               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[91]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[90]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_row_end[89]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[80]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[77]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[69]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[66]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[58]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[47]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_row_end[0]                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Block_5"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[5..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Block_4"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[5..1]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Block_3"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[5..4]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[10..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Block_2"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[10..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shape:Block_1"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_bottom_corner_x_pos[10..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_x_pos[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_x_pos[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[10..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_bottom_corner_y_pos[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_bottom_corner_y_pos[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; is_obstacle                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_bottom_corner_x_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; send_bottom_corner_y_pos        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_7" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; is_obstacle ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_6" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; is_obstacle ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_5" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; is_obstacle ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_4" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; is_obstacle ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_3" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; is_obstacle ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_2"    ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; load_colour[1..0] ; Input ; Info     ; Stuck at GND ;
; load_colour[2]    ; Input ; Info     ; Stuck at VCC ;
; is_obstacle       ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "shape:Square_frame_1"           ;
+--------------------------+-------+----------+--------------+
; Port                     ; Type  ; Severity ; Details      ;
+--------------------------+-------+----------+--------------+
; load_colour              ; Input ; Info     ; Stuck at VCC ;
; load_num_rows[10..4]     ; Input ; Info     ; Stuck at GND ;
; load_num_rows[3]         ; Input ; Info     ; Stuck at VCC ;
; load_num_rows[2]         ; Input ; Info     ; Stuck at GND ;
; load_num_rows[1]         ; Input ; Info     ; Stuck at VCC ;
; load_num_rows[0]         ; Input ; Info     ; Stuck at GND ;
; load_num_columns[10..4]  ; Input ; Info     ; Stuck at GND ;
; load_num_columns[3]      ; Input ; Info     ; Stuck at VCC ;
; load_num_columns[2]      ; Input ; Info     ; Stuck at GND ;
; load_num_columns[1]      ; Input ; Info     ; Stuck at VCC ;
; load_num_columns[0]      ; Input ; Info     ; Stuck at GND ;
; is_obstacle              ; Input ; Info     ; Stuck at GND ;
; load_row_start[109..100] ; Input ; Info     ; Stuck at GND ;
; load_row_start[98..89]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[87..78]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[76..67]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[65..56]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[54..45]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[43..34]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[32..23]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[21..12]   ; Input ; Info     ; Stuck at GND ;
; load_row_start[10..1]    ; Input ; Info     ; Stuck at GND ;
; load_row_start[99]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[88]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[77]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[66]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[55]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[44]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[33]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[22]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[11]       ; Input ; Info     ; Stuck at VCC ;
; load_row_start[0]        ; Input ; Info     ; Stuck at VCC ;
; load_row_end[109..103]   ; Input ; Info     ; Stuck at GND ;
; load_row_end[99..92]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[88..81]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[77..70]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[66..59]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[55..48]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[44..37]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[33..26]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[22..15]     ; Input ; Info     ; Stuck at GND ;
; load_row_end[11..4]      ; Input ; Info     ; Stuck at GND ;
; load_row_end[102]        ; Input ; Info     ; Stuck at VCC ;
; load_row_end[101]        ; Input ; Info     ; Stuck at GND ;
; load_row_end[100]        ; Input ; Info     ; Stuck at VCC ;
; load_row_end[91]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[90]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[89]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[80]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[79]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[78]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[69]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[68]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[67]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[58]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[57]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[56]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[47]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[46]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[45]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[36]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[35]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[34]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[25]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[24]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[23]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[14]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[13]         ; Input ; Info     ; Stuck at GND ;
; load_row_end[12]         ; Input ; Info     ; Stuck at VCC ;
; load_row_end[3]          ; Input ; Info     ; Stuck at VCC ;
; load_row_end[2]          ; Input ; Info     ; Stuck at GND ;
; load_row_end[1]          ; Input ; Info     ; Stuck at VCC ;
; load_row_end[0]          ; Input ; Info     ; Stuck at GND ;
+--------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "clear_screen:black_screen"     ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; load_colour             ; Input ; Info     ; Stuck at GND ;
; load_num_rows[6..3]     ; Input ; Info     ; Stuck at VCC ;
; load_num_rows[10..7]    ; Input ; Info     ; Stuck at GND ;
; load_num_rows[2..0]     ; Input ; Info     ; Stuck at GND ;
; load_num_columns[10..8] ; Input ; Info     ; Stuck at GND ;
; load_num_columns[4..0]  ; Input ; Info     ; Stuck at GND ;
; load_num_columns[7]     ; Input ; Info     ; Stuck at VCC ;
; load_num_columns[6]     ; Input ; Info     ; Stuck at GND ;
; load_num_columns[5]     ; Input ; Info     ; Stuck at VCC ;
+-------------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                   ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (9 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; VGA_R ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.           ;
; VGA_G ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.           ;
; VGA_B ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 1022                        ;
;     CLR               ; 20                          ;
;     ENA               ; 376                         ;
;     ENA SCLR          ; 198                         ;
;     plain             ; 428                         ;
; cycloneiii_lcell_comb ; 2139                        ;
;     arith             ; 877                         ;
;         2 data inputs ; 588                         ;
;         3 data inputs ; 289                         ;
;     normal            ; 1262                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 158                         ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 476                         ;
;         4 data inputs ; 521                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 9.80                        ;
; Average LUT depth     ; 3.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jul 11 12:55:20 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 78
Warning (10238): Verilog Module Declaration warning at project.v(1598): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "clear_screen" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1598
Info (12021): Found 7 design units, including 7 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1
    Info (12023): Found entity 2: fake_VGA_adapter File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1550
    Info (12023): Found entity 3: clear_screen File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1586
    Info (12023): Found entity 4: shape File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1694
    Info (12023): Found entity 5: frames_per_second_60 File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1863
    Info (12023): Found entity 6: block_detector File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1888
    Info (12023): Found entity 7: control File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2002
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project.v(49): object "dark_blue" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at project.v(50): object "light_green" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at project.v(51): object "light_blue" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at project.v(53): object "pink" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at project.v(54): object "yellow" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at project.v(63): object "empty_row" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 63
Warning (10034): Output port "LEDR" at project.v(22) has no driver File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 511
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhg1.tdf
    Info (12023): Found entity 1: altsyncram_vhg1 File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_vhg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/DAVID/Documents/GitHub/cscb58_project/project/background.mif -- setting all initial values to 0 File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/decode_5ua.tdf Line: 23
Info (12128): Elaborating entity "decode_5ua" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_5ua:decode2" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/decode_u9a.tdf Line: 23
Info (12128): Elaborating entity "decode_u9a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|decode_u9a:rden_decode_b" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vhg1:auto_generated|mux_gob:mux3" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "frames_per_second_60" for hierarchy "frames_per_second_60:FPS" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 518
Info (12128): Elaborating entity "clear_screen" for hierarchy "clear_screen:black_screen" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 532
Warning (10855): Verilog HDL warning at project.v(1621): initial value for variable send_colour should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1621
Warning (10855): Verilog HDL warning at project.v(1624): initial value for variable send_x should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1624
Warning (10855): Verilog HDL warning at project.v(1627): initial value for variable send_y should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1627
Warning (10034): Output port "send_colour" at project.v(1620) has no driver File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1620
Info (12128): Elaborating entity "shape" for hierarchy "shape:Square_frame_1" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 585
Warning (10855): Verilog HDL warning at project.v(1749): initial value for variable send_colour should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1749
Warning (10855): Verilog HDL warning at project.v(1752): initial value for variable send_x should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1752
Warning (10855): Verilog HDL warning at project.v(1755): initial value for variable send_y should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1755
Warning (10034): Output port "send_colour" at project.v(1748) has no driver File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1748
Info (12128): Elaborating entity "control" for hierarchy "control:main_control" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1509
Warning (10240): Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable "is_button_pressed", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (10240): Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable "curr_shape_id", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (10240): Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable "is_square_animation_req", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (10240): Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable "draw_square_frame", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (10240): Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable "curr_shape_id_for_square", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (10240): Verilog HDL Always Construct warning at project.v(2240): inferring latch(es) for variable "draw_start", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2240
Info (10041): Inferred latch for "draw_start[0]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[1]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[2]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[3]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[4]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[5]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[6]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[7]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[8]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[9]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[10]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[11]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[12]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[13]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[14]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[15]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[16]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[17]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "draw_start[18]" at project.v(2245) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
Info (10041): Inferred latch for "curr_shape_id_for_square[0]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[1]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[2]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[3]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[4]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[5]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[6]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[7]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[8]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[9]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id_for_square[10]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "draw_square_frame" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "is_square_animation_req" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[0]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[1]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[2]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[3]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[4]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[5]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[6]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[7]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[8]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[9]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "curr_shape_id[10]" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (10041): Inferred latch for "is_button_pressed" at project.v(2165) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Info (12128): Elaborating entity "block_detector" for hierarchy "block_detector:fff" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1542
Warning (10036): Verilog HDL or VHDL warning at project.v(1956): object "main_curr_bottom_x_pos" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1956
Warning (10036): Verilog HDL or VHDL warning at project.v(1957): object "main_curr_bottom_y_pos" assigned a value but never read File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1957
Warning (10855): Verilog HDL warning at project.v(1908): initial value for variable main_bottom_corner_x_pos should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1908
Warning (10855): Verilog HDL warning at project.v(1910): initial value for variable main_bottom_corner_y_pos should be constant File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1910
Warning (10230): Verilog HDL assignment warning at project.v(1949): truncated value with size 11 to match size of target (1) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1949
Warning (10230): Verilog HDL assignment warning at project.v(1951): truncated value with size 8 to match size of target (1) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1951
Warning (10027): Verilog HDL or VHDL warning at the project.v(1965): index expression is not wide enough to address all of the elements in the array File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1965
Warning (10027): Verilog HDL or VHDL warning at the project.v(1966): index expression is not wide enough to address all of the elements in the array File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1966
Warning (10027): Verilog HDL or VHDL warning at the project.v(1971): index expression is not wide enough to address all of the elements in the array File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1971
Warning (10027): Verilog HDL or VHDL warning at the project.v(1972): index expression is not wide enough to address all of the elements in the array File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1972
Warning (10240): Verilog HDL Always Construct warning at project.v(1963): inferring latch(es) for variable "main_send_x", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1963
Warning (10240): Verilog HDL Always Construct warning at project.v(1963): inferring latch(es) for variable "main_send_y", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1963
Warning (10230): Verilog HDL assignment warning at project.v(1991): truncated value with size 8 to match size of target (1) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1991
Warning (10230): Verilog HDL assignment warning at project.v(1996): truncated value with size 8 to match size of target (1) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1996
Warning (10240): Verilog HDL Always Construct warning at project.v(1981): inferring latch(es) for variable "main_bottom_corner_x_pos", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Warning (10240): Verilog HDL Always Construct warning at project.v(1981): inferring latch(es) for variable "main_bottom_corner_y_pos", which holds its previous value in one or more paths through the always construct File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[0]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[1]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[2]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[3]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[4]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[5]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[6]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[7]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[8]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[9]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_y_pos[10]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[0]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[1]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[2]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[3]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[4]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[5]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[6]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[7]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[8]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[9]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Info (10041): Inferred latch for "main_bottom_corner_x_pos[10]" at project.v(1981) File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1981
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:main_control|curr_shape_id[2] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[3] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|draw_square_frame File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2147
Warning (13012): Latch control:main_control|curr_shape_id[0] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[1] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[4] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[5] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[6] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[7] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[8] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[9] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[10] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|curr_shape_id[5] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|is_square_animation_req has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|is_square_animation_req File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2146
Warning (13012): Latch control:main_control|draw_square_frame has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2147
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|is_square_animation_req File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2146
Warning (13012): Latch control:main_control|draw_start[9] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[1] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[13] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[10] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[6] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[2] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[14] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[8] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[4] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[0] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[12] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[7] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[11] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[3] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[15] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[16] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[17] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|draw_start[18] has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|curr_shape_id[4] File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2165
Warning (13012): Latch control:main_control|is_button_pressed has unsafe behavior File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2049
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:main_control|is_square_animation_req File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 2146
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 22
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 28
    Warning (13410): Pin "VGA_R[10]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 29
    Warning (13410): Pin "VGA_G[10]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 30
    Warning (13410): Pin "VGA_B[10]" is stuck at GND File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/DAVID/Documents/GitHub/cscb58_project/project/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 20
Info (21057): Implemented 2293 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 2183 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 661 megabytes
    Info: Processing ended: Tue Jul 11 12:55:47 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DAVID/Documents/GitHub/cscb58_project/project/output_files/project.map.smsg.


