<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\DSI_colorbar\DSI_colorbar_test18K\DSI_colorbar_test\impl\synthesize\rev_1\sytech_lvds2mipi.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\DSI_colorbar\DSI_colorbar_test18K\DSI_colorbar_test\src\ivideo_dynamic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 24 11:25:38 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6756</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4963</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>25</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Base</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>1.250</td>
<td>3.750</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>93.750</td>
<td>10.667
<td>0.000</td>
<td>46.875</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk.default_clk</td>
<td>40.000(MHz)</td>
<td>301.950(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>32.000(MHz)</td>
<td>192.799(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>190.938(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.252</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.630</td>
<td>2.684</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.261</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.955</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.990</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.684</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.885</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.579</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.885</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.579</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.843</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop/Q</td>
<td>DHCEN_ECLK_OS/CE</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.926</td>
<td>2.196</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.407</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[3]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.407</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.407</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[3]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.407</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[7]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.407</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[7]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.335</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[10]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[10]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.186</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.314</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.165</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.186</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[8]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.037</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[4]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[2]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[4]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[4]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[2]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[2]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.164</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.036</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[3]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>0.887</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.036</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.329</td>
<td>0.887</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.043</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[13]/Q</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.462</td>
</tr>
<tr>
<td>2</td>
<td>0.049</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CE</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.472</td>
</tr>
<tr>
<td>3</td>
<td>0.049</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/CE</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.472</td>
</tr>
<tr>
<td>4</td>
<td>0.049</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CE</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.472</td>
</tr>
<tr>
<td>5</td>
<td>0.049</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/CE</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.472</td>
</tr>
<tr>
<td>6</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[4]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[4]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[8]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[8]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[3]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[3]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[6]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[1]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[7]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[4]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[4]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[7]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>20</td>
<td>0.087</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.462</td>
</tr>
<tr>
<td>21</td>
<td>0.135</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[12]/Q</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.555</td>
</tr>
<tr>
<td>22</td>
<td>0.138</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[10]/Q</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/D</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.557</td>
</tr>
<tr>
<td>23</td>
<td>0.164</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z/Q</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/SET</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.584</td>
</tr>
<tr>
<td>24</td>
<td>0.164</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z/Q</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/SET</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.584</td>
</tr>
<tr>
<td>25</td>
<td>0.210</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[2]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[2]/D</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.329</td>
<td>0.586</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.252</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.250</td>
<td>0.630</td>
<td>2.684</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.261</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.955</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.990</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.684</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.885</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.579</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.885</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.619</td>
<td>2.579</td>
</tr>
<tr>
<td>6</td>
<td>0.260</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
<td>I_clk.default_clk:[R]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>3.750</td>
<td>0.619</td>
<td>2.684</td>
</tr>
<tr>
<td>7</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[1]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>8</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>9</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[9]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>10</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[5]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>11</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>12</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[8]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>13</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>14</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>15</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>16</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>17</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[1]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>18</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[7]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>19</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>20</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>21</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[3]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>22</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[13]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>23</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>24</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[14]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
<tr>
<td>25</td>
<td>0.927</td>
<td>cnt_Z[0]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[15]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.353</td>
<td>3.650</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.302</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.414</td>
</tr>
<tr>
<td>2</td>
<td>1.302</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.414</td>
</tr>
<tr>
<td>3</td>
<td>1.302</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.414</td>
</tr>
<tr>
<td>4</td>
<td>1.302</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.065</td>
<td>1.414</td>
</tr>
<tr>
<td>5</td>
<td>1.305</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.062</td>
<td>1.414</td>
</tr>
<tr>
<td>6</td>
<td>1.305</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[1]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.062</td>
<td>1.414</td>
</tr>
<tr>
<td>7</td>
<td>1.305</td>
<td>cnt_Z[6]/Q</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.062</td>
<td>1.414</td>
</tr>
<tr>
<td>8</td>
<td>1.305</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.062</td>
<td>1.414</td>
</tr>
<tr>
<td>9</td>
<td>1.305</td>
<td>cnt_Z[6]/Q</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.062</td>
<td>1.414</td>
</tr>
<tr>
<td>10</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>11</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>12</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[3]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>13</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[5]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>14</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>15</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[0]/PRESET</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>16</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>17</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[7]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>18</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>19</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[1]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>20</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>21</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[0]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>22</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[6]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>23</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>24</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[4]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>25</td>
<td>1.403</td>
<td>cnt_Z[6]/Q</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[11]/CLEAR</td>
<td>I_clk.default_clk:[R]</td>
<td>I_clk.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.649</td>
<td>9.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
<tr>
<td>2</td>
<td>8.649</td>
<td>9.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
<tr>
<td>3</td>
<td>8.649</td>
<td>9.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td>4</td>
<td>8.649</td>
<td>9.649</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td>5</td>
<td>8.652</td>
<td>9.652</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]</td>
</tr>
<tr>
<td>6</td>
<td>8.652</td>
<td>9.652</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]</td>
</tr>
<tr>
<td>7</td>
<td>8.652</td>
<td>9.652</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
<tr>
<td>8</td>
<td>8.652</td>
<td>9.652</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
<tr>
<td>9</td>
<td>8.652</td>
<td>9.652</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td>10</td>
<td>8.652</td>
<td>9.652</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.610</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKIN</td>
</tr>
<tr>
<td>1.432</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKOUT</td>
</tr>
<tr>
<td>1.546</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/FCLK</td>
</tr>
<tr>
<td>1.511</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td>1.358</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.630</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.261%; route: 1.935, 72.096%; tC2Q: 0.232, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 61.417%; route: 0.114, 38.583%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.881</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT54[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.495%; route: 2.206, 74.654%; tC2Q: 0.232, 7.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.610</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT36[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.261%; route: 1.935, 72.096%; tC2Q: 0.232, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.505</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.043%; route: 1.830, 70.962%; tC2Q: 0.232, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.505</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.043%; route: 1.830, 70.962%; tC2Q: 0.232, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCEN_ECLK_OS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_clk_stop/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>UNPLACED</td>
<td style=" font-weight:bold;">DHCEN_ECLK_OS/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.465</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DHCEN_ECLK_OS</td>
</tr>
<tr>
<td>2.279</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 89.435%; tC2Q: 0.232, 10.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
</tr>
<tr>
<td>281.831</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[3]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
</tr>
<tr>
<td>281.831</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
</tr>
<tr>
<td>281.831</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[3]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
</tr>
<tr>
<td>281.831</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[7]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
</tr>
<tr>
<td>281.831</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[7]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[10]/Q</td>
</tr>
<tr>
<td>281.759</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[10]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.954, 80.436%; tC2Q: 0.232, 19.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
</tr>
<tr>
<td>281.738</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[6]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 80.084%; tC2Q: 0.232, 19.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[8]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[8]/Q</td>
</tr>
<tr>
<td>281.609</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[8]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 77.620%; tC2Q: 0.232, 22.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[6]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[4]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[4]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[4]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[2]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[2]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[4]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[4]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[4]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[4]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gr_Q_Z[10]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/rptr_gw1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[2]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[2]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[5]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[2]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[2]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[2]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[0]/Q</td>
</tr>
<tr>
<td>281.588</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 77.144%; tC2Q: 0.232, 22.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[3]/Q</td>
</tr>
<tr>
<td>281.460</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[3]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gw1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 73.838%; tC2Q: 0.232, 26.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>281.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>280.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>280.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gr_Q_Z[7]/Q</td>
</tr>
<tr>
<td>281.460</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>281.250</td>
<td>281.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>281.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>281.493</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]/CLK</td>
</tr>
<tr>
<td>281.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
<tr>
<td>281.423</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/rptr_gw1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.655, 73.838%; tC2Q: 0.232, 26.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[13]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[13]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.158%; tC2Q: 0.202, 42.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.158%; tC2Q: 0.202, 42.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.158%; tC2Q: 0.202, 42.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/Ram_rd_keep_Z/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.158%; tC2Q: 0.202, 42.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[4]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[4]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[4]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[4]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[8]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[8]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[8]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[8]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[10]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[3]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[3]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[6]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[1]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[7]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[4]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[4]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[4]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[4]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[6]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[7]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gw_Q_Z[7]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[7]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/wptr_gr1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[5]/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[12]/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[12]/Q</td>
</tr>
<tr>
<td>0.837</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg_6_0_cZ[4]/I2</td>
</tr>
<tr>
<td>1.069</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg_6_0_cZ[4]/F</td>
</tr>
<tr>
<td>1.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[10]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[10]/Q</td>
</tr>
<tr>
<td>0.839</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg_6_0_cZ[2]/I2</td>
</tr>
<tr>
<td>1.071</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg_6_0_cZ[2]/F</td>
</tr>
<tr>
<td>1.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.635%; route: 0.123, 22.114%; tC2Q: 0.202, 36.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R25C30[2][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.383%; tC2Q: 0.202, 34.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R25C30[2][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_blp_rd_Z/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.383%; tC2Q: 0.202, 34.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1230</td>
<td>PLL_R[1]</td>
<td>GW_PLL_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[2]/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gw_Q_Z[2]/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/wptr_gr1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.610</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKIN</td>
</tr>
<tr>
<td>1.432</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKOUT</td>
</tr>
<tr>
<td>1.546</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/FCLK</td>
</tr>
<tr>
<td>1.511</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td>1.358</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.630</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.261%; route: 1.935, 72.096%; tC2Q: 0.232, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 61.417%; route: 0.114, 38.583%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.881</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT54[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT54[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER82</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.495%; route: 2.206, 74.654%; tC2Q: 0.232, 7.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.610</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT36[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT36[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER81</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.261%; route: 1.935, 72.096%; tC2Q: 0.232, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.505</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER80</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.043%; route: 1.830, 70.962%; tC2Q: 0.232, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.505</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OS/CLKOUT</td>
</tr>
<tr>
<td>2.806</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83/FCLK</td>
</tr>
<tr>
<td>2.771</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
<tr>
<td>2.620</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U5_OSER83</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.043%; route: 1.830, 70.962%; tC2Q: 0.232, 8.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[3][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C41[3][A]</td>
<td style=" background: #97FFFF;">serdes_rst_ctrl_mipi/O_serdes_rst_RNIQ6F7/F</td>
</tr>
<tr>
<td>3.610</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>3.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKIN</td>
</tr>
<tr>
<td>3.936</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>UNPLACED</td>
<td>DHCEN_ECLK_OP/CLKOUT</td>
</tr>
<tr>
<td>4.056</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8/FCLK</td>
</tr>
<tr>
<td>4.021</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
<tr>
<td>3.870</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U6_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.261%; route: 1.935, 72.096%; tC2Q: 0.232, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 60.708%; route: 0.120, 39.292%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[1]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[4]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[4]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[9]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[9]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[5]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[5]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[8]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[8]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[6]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[6]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[1]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[1]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[7]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[7]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/r_data[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[1]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[1]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[3]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[13]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[13]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[13]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[0]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_gr_Q_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[14]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[14]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[14]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>75.000</td>
<td>75.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>75.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>75.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>75.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>76.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">cnt_Z[0]/Q</td>
</tr>
<tr>
<td>76.576</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>cnt30_6_cZ/I0</td>
</tr>
<tr>
<td>77.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">cnt30_6_cZ/F</td>
</tr>
<tr>
<td>77.300</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I1</td>
</tr>
<tr>
<td>77.855</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>79.576</td>
<td>1.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[15]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>80.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[15]/CLK</td>
</tr>
<tr>
<td>80.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[15]</td>
</tr>
<tr>
<td>80.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane0/asyn_fifo/r_data_keep_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 30.246%; route: 2.314, 63.398%; tC2Q: 0.232, 6.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/CLK</td>
</tr>
<tr>
<td>0.960</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
<tr>
<td>0.971</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[0]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[0]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[1]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[1]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" font-weight:bold;">rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1086</td>
<td>TOPSIDE[0]</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]/CLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]</td>
</tr>
<tr>
<td>0.968</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[4]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[4]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[3]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[3]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[5]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[5]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[0][B]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][B]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[0]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][B]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[0]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[0]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[2][B]</td>
<td>serdes_rst_ctrl_mipi/Fsm_serdes_rst_ctrl_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[6]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[6]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[7]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[7]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_clk_stop/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/O_clk_stop</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>serdes_rst_ctrl_mipi/O_clk_stop</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[1]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[1]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/O_serdes_rst/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>serdes_rst_ctrl_mipi/O_serdes_rst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[0]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[0]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td style=" font-weight:bold;">serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[6]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[6]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>serdes_rst_ctrl_mipi/Cnt_serdes_rst_ctrl_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[4]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[4]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>cnt30_i_cZ/I2</td>
</tr>
<tr>
<td>1.429</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1748</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">cnt30_i_cZ/F</td>
</tr>
<tr>
<td>2.273</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td style=" font-weight:bold;">lcd_backlight_ctrl_inst/Led_brightness_count_Z[11]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[11]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[11]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>lcd_backlight_ctrl_inst/Led_brightness_count_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.623%; route: 0.978, 69.159%; tC2Q: 0.201, 14.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.649</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.649</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.925</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data_keep_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Fsm_rgb_ctrl_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/I_rgb_lane1_data_reg_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[2]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>mipi_dsi_top_inst/mipi_data_rd_ctrl_inst/Lcd_rgb_lane1_reg[4]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[3]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>20.922</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_data_asyfifo_inst/afifo_lane1/asyn_fifo/r_data[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1748</td>
<td>cnt30_i</td>
<td>0.927</td>
<td>1.721</td>
</tr>
<tr>
<td>1230</td>
<td>I_sclk</td>
<td>0.252</td>
<td>0.261</td>
</tr>
<tr>
<td>1086</td>
<td>I_userclk</td>
<td>-0.407</td>
<td>0.947</td>
</tr>
<tr>
<td>111</td>
<td>Rgb_lane0_rden</td>
<td>15.596</td>
<td>1.621</td>
</tr>
<tr>
<td>64</td>
<td>r_re_reg0</td>
<td>18.201</td>
<td>1.040</td>
</tr>
<tr>
<td>47</td>
<td>Lcd_de</td>
<td>16.262</td>
<td>1.318</td>
</tr>
<tr>
<td>41</td>
<td>I_clk_c</td>
<td>-2.252</td>
<td>0.261</td>
</tr>
<tr>
<td>33</td>
<td>Lcd_blp_rd</td>
<td>18.427</td>
<td>0.721</td>
</tr>
<tr>
<td>32</td>
<td>N_92_i</td>
<td>17.452</td>
<td>0.964</td>
</tr>
<tr>
<td>30</td>
<td>I_mipi_init_clk</td>
<td>17.944</td>
<td>1.214</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C35</td>
<td>65.28%</td>
</tr>
<tr>
<td>R17C30</td>
<td>59.72%</td>
</tr>
<tr>
<td>R13C19</td>
<td>54.17%</td>
</tr>
<tr>
<td>R18C30</td>
<td>52.78%</td>
</tr>
<tr>
<td>R18C31</td>
<td>52.78%</td>
</tr>
<tr>
<td>R17C31</td>
<td>51.39%</td>
</tr>
<tr>
<td>R26C23</td>
<td>50.00%</td>
</tr>
<tr>
<td>R16C30</td>
<td>48.61%</td>
</tr>
<tr>
<td>R13C23</td>
<td>47.22%</td>
</tr>
<tr>
<td>R21C24</td>
<td>45.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
