Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/chris/fpga/sdramcontroller/testbench_isim_beh.exe -prj /home/chris/fpga/sdramcontroller/testbench_beh.prj work.testbench work.glbl 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/chris/fpga/sdramcontroller/mt48lc4m16a2.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/chris/fpga/sdramcontroller/sdramcontroller.vhd" into library work
Parsing VHDL file "/home/chris/fpga/sdramcontroller/sdramcontroller_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98064 KB
Fuse CPU Usage: 1260 ms
Compiling module glbl
Compiling module mt48lc4m16a2(12,16,8,1048575,5.4...
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vl_types
Compiling architecture behavioral of entity sdramcontroller [sdramcontroller_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Compiled 2 Verilog Units
Built simulation executable /home/chris/fpga/sdramcontroller/testbench_isim_beh.exe
Fuse Memory Usage: 123220 KB
Fuse CPU Usage: 1580 ms
GCC CPU Usage: 3200 ms
