INFO: [VRFC 10-163] Analyzing VHDL file "D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_convolve.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_convolve'
