// Seed: 1842723837
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    output supply1 id_8
);
  integer id_10, id_11;
  assign module_1.id_26 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    output logic id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13
    , id_28,
    input wor id_14,
    input supply1 id_15,
    input tri1 id_16,
    output uwire id_17,
    input wor id_18
    , id_29,
    input wor id_19,
    output tri1 id_20,
    input tri1 id_21,
    output supply1 id_22,
    output wire id_23,
    output wire id_24,
    input tri1 id_25,
    input wire id_26
);
  always id_5 = -1;
  module_0 modCall_1 (
      id_19,
      id_2,
      id_26,
      id_16,
      id_14,
      id_2,
      id_14,
      id_17,
      id_22
  );
  logic id_30;
  ;
  assign id_9 = id_4;
  uwire id_31 = 1;
  wire  id_32;
  assign id_30 = 1;
  id_33(
      1, id_12 + 1
  );
endmodule
