-- VHDL for IBM SMS ALD group EChWordSeparatorCtrl
-- Title: EChWordSeparatorCtrl
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 11/16/2020 3:23:57 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChWordSeparatorCtrl is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_E_CH_WORD_SEPARATOR: in STD_LOGIC;
		PS_E_CH_WORD_SEPARATOR_MODE: in STD_LOGIC;
		PS_SET_E1_REG: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_RESET_E2_FULL_LATCH: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		PS_SET_E2_REG_DELAYED: in STD_LOGIC;
		PS_LOGIC_GATE_C_OR_D: in STD_LOGIC;
		PS_LOGIC_GATE_C_1: in STD_LOGIC;
		PS_I_CYCLE: in STD_LOGIC;
		PS_LOGIC_GATE_E_2: in STD_LOGIC;
		MS_COMPUTER_RESET_1: in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE: in STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE: in STD_LOGIC;
		PS_E_CH_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		PS_E_CH_WRONG_LENGTH_RECORD: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B_DELAY: in STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME: in STD_LOGIC;
		MS_E1_INPUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_E1_REG_WORD_SEPARATOR: out STD_LOGIC;
		PS_E2_REG_WORD_SEPARATOR: out STD_LOGIC;
		PS_E1_REG_WORD_SEPARATOR: out STD_LOGIC;
		MS_E2_REG_WORD_SEPARATOR: out STD_LOGIC;
		MS_E_CH_RESET: out STD_LOGIC;
		MS_E_CH_RESET_CORR_REC_LENGTH: out STD_LOGIC;
		MS_F_OR_K_E_CH_RESET: out STD_LOGIC;
		MS_E_CH_RESET_1: out STD_LOGIC);
end EChWordSeparatorCtrl;


ARCHITECTURE structural of EChWordSeparatorCtrl is

	 signal XX_MS_E_CH_RESET: STD_LOGIC;

BEGIN

	MS_E_CH_RESET <= 
		XX_MS_E_CH_RESET;

Page_15_41_11_1: ENTITY ALD_15_41_11_1_E_CH_WORD_SEPARATOR_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_WM_BIT =>
		MS_E1_INPUT_BUS(6),
	MS_E_CH_RESET =>
		XX_MS_E_CH_RESET,
	PS_E_CH_WORD_SEPARATOR_MODE =>
		PS_E_CH_WORD_SEPARATOR_MODE,
	MS_E_CH_WORD_SEPARATOR =>
		MS_E_CH_WORD_SEPARATOR,
	PS_SET_E1_REG =>
		PS_SET_E1_REG,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_RESET_E2_FULL_LATCH =>
		PS_RESET_E2_FULL_LATCH,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	PS_SET_E2_REG_DELAYED =>
		PS_SET_E2_REG_DELAYED,
	PS_E1_REG_WORD_SEPARATOR =>
		PS_E1_REG_WORD_SEPARATOR,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	MS_E2_REG_WORD_SEPARATOR =>
		MS_E2_REG_WORD_SEPARATOR,
	PS_E2_REG_WORD_SEPARATOR =>
		PS_E2_REG_WORD_SEPARATOR
	);

Page_15_41_12_1: ENTITY ALD_15_41_12_1_E_CH_WORD_SEPARATOR_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_2_TIME =>
		PS_I_RING_HDL_BUS(2),
	PS_I_RING_4_TIME =>
		PS_I_RING_HDL_BUS(4),
	PS_E_CH_WRONG_LENGTH_RECORD =>
		PS_E_CH_WRONG_LENGTH_RECORD,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_LOGIC_GATE_C_OR_D =>
		PS_LOGIC_GATE_C_OR_D,
	PS_E_CH_STATUS_SAMPLE_B_DELAY =>
		PS_E_CH_STATUS_SAMPLE_B_DELAY,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	PS_I_RING_1_TIME =>
		PS_I_RING_HDL_BUS(1),
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_LOGIC_GATE_C_1 =>
		PS_LOGIC_GATE_C_1,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_1401_CARD_OR_PRINT_OP_CODE =>
		PS_1401_CARD_OR_PRINT_OP_CODE,
	PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME =>
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
	MS_E_CH_RESET =>
		XX_MS_E_CH_RESET,
	MS_E_CH_RESET_CORR_REC_LENGTH =>
		MS_E_CH_RESET_CORR_REC_LENGTH,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	MS_F_OR_K_E_CH_RESET =>
		MS_F_OR_K_E_CH_RESET
	);


END;
