5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd signed1.vcd -o signed1.cdd -v signed1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" signed1.v 1 26 1
2 1 8 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 13 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 3 83000a 1 0 3 0 4 33 aa
1 b 4 83000a 1 0 0 0 1 33 2
1 c 6 830008 1 0 31 0 32 97 aa aa aa aa aa aa aa aa
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" signed1.v 0 11 1
2 3 9 50008 1 0 20004 0 0 4 44 0
2 4 9 10001 0 1 400 0 0 a
2 5 9 10008 1 37 11006 3 4
2 6 10 7000b 1 0 20004 0 0 2 108 0
2 7 10 5000c 1 23 4 0 6 a
2 8 10 10001 0 1 400 0 0 b
2 9 10 1000c 1 37 6 7 8
4 9 0 0
4 5 9 9
3 1 main.$u1 "main.$u1" signed1.v 0 15 1
2 10 14 b000c 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 11 14 60007 1 0 20008 0 0 32 96 10 1 0 0 0 0 0 0
2 12 14 50005 1 4d 20008 11 0 32 98 c3aa e1aa f0aa f0aa f0aa f0aa f0aa f0aa
2 13 14 5000c 1 6 20208 10 12 32 34 8421aa e01aa f00aa f00aa f00aa f00aa f00aa f00aa
2 14 14 10001 0 1 400 0 0 c
2 15 14 1000c 1 37 1100a 13 14
4 15 0 0
3 1 main.$u2 "main.$u2" signed1.v 0 24 1
