<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load_148', calculateLayer3.cpp:36) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 150). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html&#xD;&#xA;" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:50:12.940+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load_147', calculateLayer3.cpp:35) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 149). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:49:31.522+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load_143', calculateLayer3.cpp:37) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 145). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:48:56.478+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load_128', calculateLayer3.cpp:34) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:48:24.008+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load_2', calculateLayer3.cpp:34) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:47:46.177+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('somme') on array 'Layer2_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:47:33.213+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load_1', calculateLayer3.cpp:33) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:47:27.361+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3_Pipeline_calculateLayer3_loop' (loop 'calculateLayer3_loop'): Unable to schedule 'load' operation 16 bit ('Layer2_Weights_CPU_load', calculateLayer3.cpp:32) on array 'Layer2_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer2_Weights_CPU'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:47:21.717+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'generic_tanh&lt;double>' to 'generic_tanh_double_s'." projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:42:58.932+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp_generic&lt;double>' to 'exp_generic_double_s'." projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:42:58.376+0100" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] calculateLayer3.cpp:40: variable-indexed range selection may cause suboptimal QoR." projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:42:03.730+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-1995] There were 194,509 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt" projectName="CNN_lenet5" solutionName="solution1" date="2025-01-08T19:41:09.987+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
