/*
 *  Copyright (C) 2015 Andrea Merello <adnrea.merello@gmail.com>
 *  Copyright (C) 2017 Alexander Graf <agraf@suse.de>
 *
 *  Based on zynq-zed.dts which is:
 *  Copyright (C) 2011 - 2014 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
/dts-v1/;
/include/ "zynq-7000.dtsi"

/ {
	model = "Zynq MYD MYIR Board";
	compatible = "myir,zynq-myd", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		serial0 = &uart1;
		serial1 = &uart0;
		spi0 = &qspi;
		mmc0 = &sdhci0;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x10000000>;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	gpio-leds {
		compatible = "gpio-leds";

		d0 {
			label = "sys_led";
			gpios = <&gpio0 0x71 0x1>;
			default-state = "on";
			linux,default-trigger = "heartbeat";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		autorepeat;

		K1 {
			label = "K1";
			gpios = <&gpio0 0x2f 0x0>;
			linux,code = <0x66>;
			gpio-key,wakeup;
			autorepeat;
		};
	};
};

&clkc {
	ps-clk-frequency = <33333333>;
	fclk-enable = <0xf>;
};

&qspi {
    status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
    is-dual = <0>;
	num-cs = <1>;
};

&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&ethernet_phy>;

	ethernet_phy: ethernet-phy@0 {
		reg = <0x3>;
	};
};

&sdhci0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

// &sdhci0 {
// 	status = "okay";
//     u-boot,dm-pre-reloc;
// 	broken-mmc-highspeed;
// 	no-1-8-v;
// };

// &sdhci1 {
//     status = "okay";
//     u-boot,dm-pre-reloc;
// 	no-1-8-v;
//     xlnx,has-wp = <0x1>;
//     broken-cd;
//     wp-inverted;
// };


&uart0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&uart1 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&usb0 {
	status = "okay";
	dr_mode = "host";
};

&can0 {
	status = "okay";
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;
};
