(kicad_pcb (version 4) (host pcbnew 4.0.6)

  (general
    (links 0)
    (no_connects 0)
    (area 93.435716 40 220.000001 153.700001)
    (thickness 1.6)
    (drawings 2)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (user_trace_width 0.4)
    (user_trace_width 0.4)
    (user_trace_width 0.4)
    (user_trace_width 0.4)
    (user_trace_width 0.4)
    (user_trace_width 0.4)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (user_via 1 0.6)
    (user_via 1 0.6)
    (user_via 1 0.6)
    (user_via 1 0.6)
    (user_via 1 0.6)
    (user_via 1 0.6)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 2 1)
    (pad_drill 0.65)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements 7FFFFFFF)
    (pcbplotparams
      (layerselection 0x010f0_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory ADT7420_pcb/))
  )

  (net 0 "")

  (net_class Default "これは標準のネット クラスです。"
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (dimension 100 (width 0.3) (layer Dwgs.User)
    (gr_text "100.000 mm" (at 33.65 85 90) (layer Dwgs.User)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 50 35) (xy 32.3 35)))
    (feature2 (pts (xy 50 135) (xy 32.3 135)))
    (crossbar (pts (xy 35 135) (xy 35 35)))
    (arrow1a (pts (xy 35 35) (xy 35.586421 36.126504)))
    (arrow1b (pts (xy 35 35) (xy 34.413579 36.126504)))
    (arrow2a (pts (xy 35 135) (xy 35.586421 133.873496)))
    (arrow2b (pts (xy 35 135) (xy 34.413579 133.873496)))
  )
  (dimension 100 (width 0.3) (layer Dwgs.User)
    (gr_text "100.000 mm" (at 100 161.35) (layer Dwgs.User)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 150 135) (xy 150 162.7)))
    (feature2 (pts (xy 50 135) (xy 50 162.7)))
    (crossbar (pts (xy 50 160) (xy 150 160)))
    (arrow1a (pts (xy 150 160) (xy 148.873496 160.586421)))
    (arrow1b (pts (xy 150 160) (xy 148.873496 159.413579)))
    (arrow2a (pts (xy 50 160) (xy 51.126504 160.586421)))
    (arrow2b (pts (xy 50 160) (xy 51.126504 159.413579)))
  )

)
