 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Mon May  2 16:47:28 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.61
  Critical Path Slack:           0.04
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17053
  Buf/Inv Cell Count:            1875
  Buf Cell Count:                 899
  Inv Cell Count:                 976
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     16115
  Sequential Cell Count:          938
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31706.664868
  Noncombinational Area:  4446.338601
  Buf/Inv Area:           1862.431248
  Total Buffer Area:          1221.92
  Total Inverter Area:         640.51
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      110190.75
  Net YLength        :      148147.44
  -----------------------------------
  Cell Area:             36153.003469
  Design Area:           36153.003469
  Net Length        :       258338.19


  Design Rules
  -----------------------------------
  Total Number of Nets:         21702
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-142

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               22.07
  -----------------------------------------
  Overall Compile Time:               22.64
  Overall Compile Wall Clock Time:    22.87

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
