--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml qmxc6slx16_top.twx qmxc6slx16_top.ncd -o
qmxc6slx16_top.twr qmxc6slx16_top.pcf

Design file:              qmxc6slx16_top.ncd
Physical constraint file: qmxc6slx16_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_50M_i = PERIOD TIMEGRP "clock_50M_i" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_50M_i = PERIOD TIMEGRP "clock_50M_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.615ns (period - min period limit)
  Period: 11.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: pll_1/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: pll_1/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: pll_1/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_master_s = PERIOD TIMEGRP "clock_master_s" 46.56 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_master_s = PERIOD TIMEGRP "clock_master_s" 46.56 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 42.990ns (period - min period limit)
  Period: 46.560ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 42.990ns (period - min period limit)
  Period: 46.560ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Location pin: RAMB8_X1Y11.CLKBRDCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 42.990ns (period - min period limit)
  Period: 46.560ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Logical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clock_master_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_sdram_s = PERIOD TIMEGRP "clock_sdram_s" 11.645 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_sdram_s = PERIOD TIMEGRP "clock_sdram_s" 11.645 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.165ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.645ns
  High pulse: 5.822ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ram/ram_req_s/SR
  Logical resource: ram/ram_req_s/SR
  Location pin: SLICE_X2Y36.SR
  Clock network: reset_s
--------------------------------------------------------------------------------
Slack: 11.165ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.645ns
  High pulse: 5.822ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ram/data_o<7>/SR
  Logical resource: ram/data_o_4/SR
  Location pin: SLICE_X2Y45.SR
  Clock network: reset_s
--------------------------------------------------------------------------------
Slack: 11.165ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.645ns
  High pulse: 5.822ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ram/data_o<7>/SR
  Logical resource: ram/data_o_5/SR
  Location pin: SLICE_X2Y45.SR
  Clock network: reset_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdram_clock_o = PERIOD TIMEGRP "sdram_clock_o" 11.645 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 
279.365 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 475366122 paths analyzed, 5812 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  47.287ns.
--------------------------------------------------------------------------------

Paths for end point audior/dac_o (SLICE_X15Y28.A1), 23108132 paths
--------------------------------------------------------------------------------
Slack (setup path):     116.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/dac_o (FF)
  Requirement:          139.683ns
  Data Path Delay:      21.177ns (Levels of Logic = 13)
  Clock Path Skew:      -2.432ns (2.665 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/dac_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.BQ      Tad_logic             0.942   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<13>_rt
    SLICE_X14Y29.B5      net (fanout=3)        0.712   audior/n0032<13>
    SLICE_X14Y29.BMUX    Topbb                 0.464   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<13>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X13Y28.A2      net (fanout=1)        1.007   audior/dac_i[14]_del2_s[17]_add_3_OUT<13>
    SLICE_X13Y28.A       Tilo                  0.259   audior/d_q<16>
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o21
    SLICE_X15Y28.A1      net (fanout=2)        0.749   audior/dac_i[14]_GND_236_o_LessThan_5_o2
    SLICE_X15Y28.CLK     Tas                   0.373   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25
                                                       audior/dac_o
    -------------------------------------------------  ---------------------------
    Total                                     21.177ns (9.207ns logic, 11.970ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/dac_o (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.977ns (Levels of Logic = 13)
  Clock Path Skew:      -2.432ns (2.665 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/dac_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.BX       net (fanout=2)        1.198   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tito_logic            0.881   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.BQ      Tad_logic             0.942   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<13>_rt
    SLICE_X14Y29.B5      net (fanout=3)        0.712   audior/n0032<13>
    SLICE_X14Y29.BMUX    Topbb                 0.464   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<13>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X13Y28.A2      net (fanout=1)        1.007   audior/dac_i[14]_del2_s[17]_add_3_OUT<13>
    SLICE_X13Y28.A       Tilo                  0.259   audior/d_q<16>
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o21
    SLICE_X15Y28.A1      net (fanout=2)        0.749   audior/dac_i[14]_GND_236_o_LessThan_5_o2
    SLICE_X15Y28.CLK     Tas                   0.373   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25
                                                       audior/dac_o
    -------------------------------------------------  ---------------------------
    Total                                     20.977ns (8.915ns logic, 12.062ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_1 (FF)
  Destination:          audior/dac_o (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.970ns (Levels of Logic = 13)
  Clock Path Skew:      -2.432ns (2.665 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_1 to audior/dac_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_1
    DSP48_X0Y5.A1        net (fanout=2)        0.859   the_msx/swiop/volumes_q_beep<1>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.BQ      Tad_logic             0.942   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<13>_rt
    SLICE_X14Y29.B5      net (fanout=3)        0.712   audior/n0032<13>
    SLICE_X14Y29.BMUX    Topbb                 0.464   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<13>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X13Y28.A2      net (fanout=1)        1.007   audior/dac_i[14]_del2_s[17]_add_3_OUT<13>
    SLICE_X13Y28.A       Tilo                  0.259   audior/d_q<16>
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o21
    SLICE_X15Y28.A1      net (fanout=2)        0.749   audior/dac_i[14]_GND_236_o_LessThan_5_o2
    SLICE_X15Y28.CLK     Tas                   0.373   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25
                                                       audior/dac_o
    -------------------------------------------------  ---------------------------
    Total                                     20.970ns (9.207ns logic, 11.763ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point audior/d_q_16 (SLICE_X13Y28.B5), 20242851 paths
--------------------------------------------------------------------------------
Slack (setup path):     116.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.699ns (Levels of Logic = 14)
  Clock Path Skew:      -2.425ns (2.672 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.BQ      Tad_logic             0.942   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<13>_rt
    SLICE_X14Y29.B5      net (fanout=3)        0.712   audior/n0032<13>
    SLICE_X14Y29.COUT    Topcyb                0.483   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<13>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.AMUX    Tcina                 0.220   clks/sw_ff_q_1_LD
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X15Y28.B4      net (fanout=1)        0.591   audior/dac_i[14]_del2_s[17]_add_3_OUT<16>
    SLICE_X15Y28.B       Tilo                  0.259   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0
    SLICE_X13Y28.B5      net (fanout=2)        0.445   N694
    SLICE_X13Y28.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.699ns (9.446ns logic, 11.253ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.691ns (Levels of Logic = 14)
  Clock Path Skew:      -2.425ns (2.672 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.DQ      Tad_logic             1.173   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<15>_rt
    SLICE_X14Y29.D6      net (fanout=3)        0.644   audior/n0032<15>
    SLICE_X14Y29.COUT    Topcyd                0.312   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.AMUX    Tcina                 0.220   clks/sw_ff_q_1_LD
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X15Y28.B4      net (fanout=1)        0.591   audior/dac_i[14]_del2_s[17]_add_3_OUT<16>
    SLICE_X15Y28.B       Tilo                  0.259   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0
    SLICE_X13Y28.B5      net (fanout=2)        0.445   N694
    SLICE_X13Y28.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.691ns (9.506ns logic, 11.185ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.642ns (Levels of Logic = 14)
  Clock Path Skew:      -2.425ns (2.672 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.DQ      Tad_logic             1.173   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<15>_rt
    SLICE_X14Y29.DX      net (fanout=3)        0.798   audior/n0032<15>
    SLICE_X14Y29.COUT    Tdxcy                 0.109   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.AMUX    Tcina                 0.220   clks/sw_ff_q_1_LD
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X15Y28.B4      net (fanout=1)        0.591   audior/dac_i[14]_del2_s[17]_add_3_OUT<16>
    SLICE_X15Y28.B       Tilo                  0.259   audior/dac_o
                                                       audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0
    SLICE_X13Y28.B5      net (fanout=2)        0.445   N694
    SLICE_X13Y28.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.642ns (9.303ns logic, 11.339ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point audior/d_q_16 (SLICE_X13Y28.B1), 26664318 paths
--------------------------------------------------------------------------------
Slack (setup path):     116.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.648ns (Levels of Logic = 13)
  Clock Path Skew:      -2.425ns (2.672 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.BQ      Tad_logic             0.942   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<13>_rt
    SLICE_X14Y29.B5      net (fanout=3)        0.712   audior/n0032<13>
    SLICE_X14Y29.COUT    Topcyb                0.483   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<13>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.BMUX    Tcinb                 0.310   clks/sw_ff_q_1_LD
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X13Y28.B1      net (fanout=2)        1.154   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X13Y28.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.648ns (9.277ns logic, 11.371ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.640ns (Levels of Logic = 13)
  Clock Path Skew:      -2.425ns (2.672 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.DQ      Tad_logic             1.173   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<15>_rt
    SLICE_X14Y29.D6      net (fanout=3)        0.644   audior/n0032<15>
    SLICE_X14Y29.COUT    Topcyd                0.312   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.BMUX    Tcinb                 0.310   clks/sw_ff_q_1_LD
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X13Y28.B1      net (fanout=2)        1.154   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X13Y28.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.640ns (9.337ns logic, 11.303ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     116.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/volumes_q_beep_0 (FF)
  Destination:          audior/d_q_16 (FF)
  Requirement:          139.683ns
  Data Path Delay:      20.591ns (Levels of Logic = 13)
  Clock Path Skew:      -2.425ns (2.672 - 5.097)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/volumes_q_beep_0 to audior/d_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.476   the_msx/swiop/volumes_q_beep<3>
                                                       the_msx/swiop/volumes_q_beep_0
    DSP48_X0Y5.A0        net (fanout=2)        1.066   the_msx/swiop/volumes_q_beep<0>
    DSP48_X0Y5.M15       Tdspdo_A_M            3.265   mixer/Mmult_beep_sig_s
                                                       mixer/Mmult_beep_sig_s
    SLICE_X4Y28.C2       net (fanout=1)        1.610   mixer/beep_sig_s<15>
    SLICE_X4Y28.CMUX     Tilo                  0.298   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.DX       net (fanout=2)        1.128   ADDER_FOR_MULTADD_Madd16
    SLICE_X4Y28.COUT     Tdxcy                 0.121   ADDER_FOR_MULTADD_Madd_71
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_6
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   ADDER_FOR_MULTADD_Madd1_cy<0>7
    SLICE_X4Y29.AQ       Tito_logic            0.684   ADDER_FOR_MULTADD_Madd_111
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_81_rt
    SLICE_X6Y31.A4       net (fanout=1)        0.731   ADDER_FOR_MULTADD_Madd_81
    SLICE_X6Y31.AMUX     Tilo                  0.326   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.B3       net (fanout=2)        1.106   ADDER_FOR_MULTADD_Madd38
    SLICE_X6Y31.DQ       Tad_logic             1.173   ADDER_FOR_MULTADD_Madd_113
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>9
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_10
                                                       ADDER_FOR_MULTADD_Madd_113_rt
    SLICE_X4Y24.D2       net (fanout=4)        1.455   ADDER_FOR_MULTADD_Madd_113
    SLICE_X4Y24.COUT     Topcyd                0.290   mixer/Madd_pcm_r_s_cy<11>
                                                       mixer/Madd_pcm_r_s_lut<11>
                                                       mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   mixer/Madd_pcm_r_s_cy<11>
    SLICE_X4Y25.AMUX     Tcina                 0.210   audio_r_s<15>
                                                       mixer/Madd_pcm_r_s_xor<15>
    SLICE_X10Y28.A2      net (fanout=3)        1.294   audio_r_s<12>
    SLICE_X10Y28.AMUX    Tilo                  0.326   audior/n0032<15>
                                                       audior/Msub_n003212
    SLICE_X10Y28.B3      net (fanout=2)        1.106   audior/Msub_n003212
    SLICE_X10Y28.DQ      Tad_logic             1.173   audior/n0032<15>
                                                       audior/Msub_n0032_lut<0>13
                                                       audior/Msub_n0032_cy<0>_14
                                                       audior/n0032<15>_rt
    SLICE_X14Y29.DX      net (fanout=3)        0.798   audior/n0032<15>
    SLICE_X14Y29.COUT    Tdxcy                 0.109   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy<15>
    SLICE_X14Y30.BMUX    Tcinb                 0.310   clks/sw_ff_q_1_LD
                                                       audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor<17>
    SLICE_X13Y28.B1      net (fanout=2)        1.154   audior/dac_i[14]_del2_s[17]_add_3_OUT<17>
    SLICE_X13Y28.CLK     Tas                   0.373   audior/d_q<16>
                                                       audior/_n00411
                                                       audior/d_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.591ns (9.134ns logic, 11.457ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 279.365 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/keymap_addr_q_8 (SLICE_X6Y35.CIN), 226 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/keymap_addr_q_2 (FF)
  Destination:          the_msx/swiop/keymap_addr_q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 3)
  Clock Path Skew:      0.306ns (0.561 - 0.255)
  Source Clock:         the_msx/swiop/clock_cpu_i_inv rising at 279.365ns
  Destination Clock:    the_msx/swiop/clock_cpu_i_inv rising at 279.365ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/keymap_addr_q_2 to the_msx/swiop/keymap_addr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.234   the_msx/swiop/keymap_addr_q<3>
                                                       the_msx/swiop/keymap_addr_q_2
    SLICE_X6Y33.C5       net (fanout=2)        0.064   the_msx/swiop/keymap_addr_q<2>
    SLICE_X6Y33.COUT     Topcyc                0.203   the_msx/swiop/keymap_addr_q<3>
                                                       the_msx/swiop/Mcount_keymap_addr_q_lut<2>
                                                       the_msx/swiop/Mcount_keymap_addr_q_cy<3>
    SLICE_X6Y34.CIN      net (fanout=1)        0.001   the_msx/swiop/Mcount_keymap_addr_q_cy<3>
    SLICE_X6Y34.COUT     Tbyp                  0.032   the_msx/swiop/keymap_addr_q<7>
                                                       the_msx/swiop/Mcount_keymap_addr_q_cy<7>
    SLICE_X6Y35.CIN      net (fanout=1)        0.001   the_msx/swiop/Mcount_keymap_addr_q_cy<7>
    SLICE_X6Y35.CLK      Tckcin      (-Th)    -0.119   the_msx/swiop/keymap_addr_q<8>
                                                       the_msx/swiop/Mcount_keymap_addr_q_xor<8>
                                                       the_msx/swiop/keymap_addr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.588ns logic, 0.066ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/keymap_addr_q_7 (FF)
  Destination:          the_msx/swiop/keymap_addr_q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 2)
  Clock Path Skew:      0.205ns (0.561 - 0.356)
  Source Clock:         the_msx/swiop/clock_cpu_i_inv rising at 279.365ns
  Destination Clock:    the_msx/swiop/clock_cpu_i_inv rising at 279.365ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/keymap_addr_q_7 to the_msx/swiop/keymap_addr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.234   the_msx/swiop/keymap_addr_q<7>
                                                       the_msx/swiop/keymap_addr_q_7
    SLICE_X6Y34.D6       net (fanout=2)        0.024   the_msx/swiop/keymap_addr_q<7>
    SLICE_X6Y34.COUT     Topcyd                0.187   the_msx/swiop/keymap_addr_q<7>
                                                       the_msx/swiop/Mcount_keymap_addr_q_lut<7>
                                                       the_msx/swiop/Mcount_keymap_addr_q_cy<7>
    SLICE_X6Y35.CIN      net (fanout=1)        0.001   the_msx/swiop/Mcount_keymap_addr_q_cy<7>
    SLICE_X6Y35.CLK      Tckcin      (-Th)    -0.119   the_msx/swiop/keymap_addr_q<8>
                                                       the_msx/swiop/Mcount_keymap_addr_q_xor<8>
                                                       the_msx/swiop/keymap_addr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.540ns logic, 0.025ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/keymap_addr_q_1 (FF)
  Destination:          the_msx/swiop/keymap_addr_q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 3)
  Clock Path Skew:      0.306ns (0.561 - 0.255)
  Source Clock:         the_msx/swiop/clock_cpu_i_inv rising at 279.365ns
  Destination Clock:    the_msx/swiop/clock_cpu_i_inv rising at 279.365ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/keymap_addr_q_1 to the_msx/swiop/keymap_addr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.234   the_msx/swiop/keymap_addr_q<3>
                                                       the_msx/swiop/keymap_addr_q_1
    SLICE_X6Y33.B5       net (fanout=2)        0.064   the_msx/swiop/keymap_addr_q<1>
    SLICE_X6Y33.COUT     Topcyb                0.264   the_msx/swiop/keymap_addr_q<3>
                                                       the_msx/swiop/Mcount_keymap_addr_q_lut<1>
                                                       the_msx/swiop/Mcount_keymap_addr_q_cy<3>
    SLICE_X6Y34.CIN      net (fanout=1)        0.001   the_msx/swiop/Mcount_keymap_addr_q_cy<3>
    SLICE_X6Y34.COUT     Tbyp                  0.032   the_msx/swiop/keymap_addr_q<7>
                                                       the_msx/swiop/Mcount_keymap_addr_q_cy<7>
    SLICE_X6Y35.CIN      net (fanout=1)        0.001   the_msx/swiop/Mcount_keymap_addr_q_cy<7>
    SLICE_X6Y35.CLK      Tckcin      (-Th)    -0.119   the_msx/swiop/keymap_addr_q<8>
                                                       the_msx/swiop/Mcount_keymap_addr_q_xor<8>
                                                       the_msx/swiop/keymap_addr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.649ns logic, 0.066ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5 (SLICE_X8Y7.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4 (FF)
  Destination:          jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 279.365ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4 to jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.CQ        Tcko                  0.200   jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb<6>
                                                       jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4
    SLICE_X8Y7.C5        net (fanout=1)        0.061   jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb<4>
    SLICE_X8Y7.CLK       Tah         (-Th)    -0.121   jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb<6>
                                                       jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/Mmux_bb[18]_GND_274_o_mux_4_OUT151
                                                       jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11 (SLICE_X12Y0.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10 (FF)
  Destination:          jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 279.365ns
  Destination Clock:    clks/clock_3m_s_BUFG rising at 279.365ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10 to jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.CQ       Tcko                  0.200   jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb<12>
                                                       jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10
    SLICE_X12Y0.C5       net (fanout=1)        0.061   jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb<10>
    SLICE_X12Y0.CLK      Tah         (-Th)    -0.121   jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb<12>
                                                       jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/Mmux_bb[18]_GND_269_o_mux_4_OUT31
                                                       jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clks_clock_3m_s = PERIOD TIMEGRP "clks/clock_3m_s" 279.365 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 275.795ns (period - min period limit)
  Period: 279.365ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: keyb/keymap/Mram_ram_q/CLKAWRCLK
  Logical resource: keyb/keymap/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: clks/clock_3m_s_BUFG
--------------------------------------------------------------------------------
Slack: 275.795ns (period - min period limit)
  Period: 279.365ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: keyb/keymap/Mram_ram_q/CLKBRDCLK
  Logical resource: keyb/keymap/Mram_ram_q/CLKBRDCLK
  Location pin: RAMB8_X0Y19.CLKBRDCLK
  Clock network: clks/clock_3m_s_BUFG
--------------------------------------------------------------------------------
Slack: 276.699ns (period - min period limit)
  Period: 279.365ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clks/clock_3m_s_BUFG/I0
  Logical resource: clks/clock_3m_s_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clks/clock_3m_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 
93.121 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 114 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.000ns.
--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     83.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb/icap_i_s_1 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          93.121ns
  Data Path Delay:      10.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.457ns (0.829 - 0.372)
  Source Clock:         clks/clock_vdp_s rising at 0.000ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb/icap_i_s_1 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.BQ       Tcko                  0.476   mb/icap_i_s<3>
                                                       mb/icap_i_s_1
    ICAP_X0Y0.I1         net (fanout=1)        1.058   mb/icap_i_s<1>
    ICAP_X0Y0.CLK        Tcapdck_I             9.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                     10.534ns (9.476ns logic, 1.058ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     83.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb/icap_i_s_2 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          93.121ns
  Data Path Delay:      10.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.457ns (0.829 - 0.372)
  Source Clock:         clks/clock_vdp_s rising at 0.000ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb/icap_i_s_2 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.CQ       Tcko                  0.476   mb/icap_i_s<3>
                                                       mb/icap_i_s_2
    ICAP_X0Y0.I2         net (fanout=1)        1.057   mb/icap_i_s<2>
    ICAP_X0Y0.CLK        Tcapdck_I             9.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (9.476ns logic, 1.057ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     83.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb/icap_i_s_11 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          93.121ns
  Data Path Delay:      10.590ns (Levels of Logic = 0)
  Clock Path Skew:      0.705ns (1.204 - 0.499)
  Source Clock:         clks/clock_vdp_s rising at 0.000ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb/icap_i_s_11 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y3.DQ       Tcko                  0.430   mb/icap_i_s<11>
                                                       mb/icap_i_s_11
    ICAP_X0Y0.I11        net (fanout=1)        1.160   mb/icap_i_s<11>
    ICAP_X0Y0.CLK        Tcapdck_I             9.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                     10.590ns (9.430ns logic, 1.160ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 93.121 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb/icap_i_s_12 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 0)
  Clock Path Skew:      0.831ns (1.041 - 0.210)
  Source Clock:         clks/clock_vdp_s rising at 93.121ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb/icap_i_s_12 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y2.AQ       Tcko                  0.200   mb/icap_i_s<15>
                                                       mb/icap_i_s_12
    ICAP_X0Y0.I12        net (fanout=1)        0.773   mb/icap_i_s<12>
    ICAP_X0Y0.CLK        Tcapckd_I   (-Th)     0.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.200ns logic, 0.773ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb/icap_i_s_15 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.831ns (1.041 - 0.210)
  Source Clock:         clks/clock_vdp_s rising at 93.121ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb/icap_i_s_15 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y2.BQ       Tcko                  0.200   mb/icap_i_s<15>
                                                       mb/icap_i_s_15
    ICAP_X0Y0.I15        net (fanout=1)        0.856   mb/icap_i_s<15>
    ICAP_X0Y0.CLK        Tcapckd_I   (-Th)     0.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.200ns logic, 0.856ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb/icap_i_s_10 (FF)
  Destination:          mb/ICAP_SPARTAN6_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.831ns (1.041 - 0.210)
  Source Clock:         clks/clock_vdp_s rising at 93.121ns
  Destination Clock:    clks/clock_vdp_s rising at 93.121ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb/icap_i_s_10 to mb/ICAP_SPARTAN6_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y2.AMUX     Tshcko                0.238   mb/icap_i_s<15>
                                                       mb/icap_i_s_10
    ICAP_X0Y0.I10        net (fanout=1)        0.859   mb/icap_i_s<10>
    ICAP_X0Y0.CLK        Tcapckd_I   (-Th)     0.000   mb/ICAP_SPARTAN6_inst
                                                       mb/ICAP_SPARTAN6_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.238ns logic, 0.859ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clks_clock_vdp_s = PERIOD TIMEGRP "clks/clock_vdp_s" 93.121 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 43.121ns (period - min period limit)
  Period: 93.121ns
  Min period limit: 50.000ns (20.000MHz) (Tcapper)
  Physical resource: mb/ICAP_SPARTAN6_inst/CLK
  Logical resource: mb/ICAP_SPARTAN6_inst/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: clks/clock_vdp_s
--------------------------------------------------------------------------------
Slack: 89.551ns (period - min period limit)
  Period: 93.121ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 89.551ns (period - min period limit)
  Period: 93.121ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" 
TS_clock_50M_i / 1.71428571         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13281 paths analyzed, 543 endpoints analyzed, 88 failing endpoints
 88 timing errors detected. (88 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 100210.944ns.
--------------------------------------------------------------------------------

Paths for end point ram/ram_addr_s_8 (SLICE_X3Y30.A6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_addr_s_8 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.985ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.331ns (1.640 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X4Y36.B4       net (fanout=2)        1.064   the_msx/escci/SccBank2<4>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X4Y36.D5       net (fanout=3)        0.263   the_msx/escci/DecSccA
    SLICE_X4Y36.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B5       net (fanout=1)        0.439   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X7Y36.A5       net (fanout=12)       0.252   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X7Y33.C5       net (fanout=26)       0.683   the_msx/mr_ram_ce_s
    SLICE_X7Y33.C        Tilo                  0.259   N73
                                                       the_msx/memctl/Mmux_ram_addr_o102_SW0
    SLICE_X3Y31.A5       net (fanout=1)        0.832   N73
    SLICE_X3Y31.A        Tilo                  0.259   ram/ram_addr_s<13>
                                                       the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X3Y30.A6       net (fanout=14)       0.844   the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X3Y30.CLK      Tas                   0.373   ram/ram_addr_s<9>
                                                       the_msx/memctl/Mmux_ram_addr_o411
                                                       ram/ram_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      7.985ns (2.874ns logic, 5.111ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_5 (FF)
  Destination:          ram/ram_addr_s_8 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.675ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.331ns (1.640 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_5 to ram/ram_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.BQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_5
    SLICE_X4Y36.B6       net (fanout=2)        0.754   the_msx/escci/SccBank2<5>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X4Y36.D5       net (fanout=3)        0.263   the_msx/escci/DecSccA
    SLICE_X4Y36.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B5       net (fanout=1)        0.439   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X7Y36.A5       net (fanout=12)       0.252   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X7Y33.C5       net (fanout=26)       0.683   the_msx/mr_ram_ce_s
    SLICE_X7Y33.C        Tilo                  0.259   N73
                                                       the_msx/memctl/Mmux_ram_addr_o102_SW0
    SLICE_X3Y31.A5       net (fanout=1)        0.832   N73
    SLICE_X3Y31.A        Tilo                  0.259   ram/ram_addr_s<13>
                                                       the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X3Y30.A6       net (fanout=14)       0.844   the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X3Y30.CLK      Tas                   0.373   ram/ram_addr_s<9>
                                                       the_msx/memctl/Mmux_ram_addr_o411
                                                       ram/ram_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (2.874ns logic, 4.801ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_addr_s_8 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.658ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.331ns (1.640 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X4Y36.B4       net (fanout=2)        1.064   the_msx/escci/SccBank2<4>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X5Y37.A5       net (fanout=3)        0.426   the_msx/escci/DecSccA
    SLICE_X5Y37.A        Tilo                  0.259   the_msx/escci/wav_copy_s
                                                       the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X7Y36.A6       net (fanout=16)       0.436   the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X7Y33.C5       net (fanout=26)       0.683   the_msx/mr_ram_ce_s
    SLICE_X7Y33.C        Tilo                  0.259   N73
                                                       the_msx/memctl/Mmux_ram_addr_o102_SW0
    SLICE_X3Y31.A5       net (fanout=1)        0.832   N73
    SLICE_X3Y31.A        Tilo                  0.259   ram/ram_addr_s<13>
                                                       the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X3Y30.A6       net (fanout=14)       0.844   the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X3Y30.CLK      Tas                   0.373   ram/ram_addr_s<9>
                                                       the_msx/memctl/Mmux_ram_addr_o411
                                                       ram/ram_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (2.639ns logic, 5.019ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point ram/ram_addr_s_7 (SLICE_X1Y30.D6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_addr_s_7 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.918ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.329ns (1.642 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_addr_s_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X4Y36.B4       net (fanout=2)        1.064   the_msx/escci/SccBank2<4>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X4Y36.D5       net (fanout=3)        0.263   the_msx/escci/DecSccA
    SLICE_X4Y36.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B5       net (fanout=1)        0.439   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X7Y36.A5       net (fanout=12)       0.252   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X7Y33.C5       net (fanout=26)       0.683   the_msx/mr_ram_ce_s
    SLICE_X7Y33.C        Tilo                  0.259   N73
                                                       the_msx/memctl/Mmux_ram_addr_o102_SW0
    SLICE_X3Y31.A5       net (fanout=1)        0.832   N73
    SLICE_X3Y31.A        Tilo                  0.259   ram/ram_addr_s<13>
                                                       the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X1Y30.D6       net (fanout=14)       0.777   the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X1Y30.CLK      Tas                   0.373   ram/ram_addr_s<7>
                                                       the_msx/memctl/Mmux_ram_addr_o391
                                                       ram/ram_addr_s_7
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (2.874ns logic, 5.044ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_5 (FF)
  Destination:          ram/ram_addr_s_7 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.608ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.329ns (1.642 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_5 to ram/ram_addr_s_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.BQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_5
    SLICE_X4Y36.B6       net (fanout=2)        0.754   the_msx/escci/SccBank2<5>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X4Y36.D5       net (fanout=3)        0.263   the_msx/escci/DecSccA
    SLICE_X4Y36.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B5       net (fanout=1)        0.439   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X7Y36.A5       net (fanout=12)       0.252   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X7Y33.C5       net (fanout=26)       0.683   the_msx/mr_ram_ce_s
    SLICE_X7Y33.C        Tilo                  0.259   N73
                                                       the_msx/memctl/Mmux_ram_addr_o102_SW0
    SLICE_X3Y31.A5       net (fanout=1)        0.832   N73
    SLICE_X3Y31.A        Tilo                  0.259   ram/ram_addr_s<13>
                                                       the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X1Y30.D6       net (fanout=14)       0.777   the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X1Y30.CLK      Tas                   0.373   ram/ram_addr_s<7>
                                                       the_msx/memctl/Mmux_ram_addr_o391
                                                       ram/ram_addr_s_7
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (2.874ns logic, 4.734ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_addr_s_7 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.591ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.329ns (1.642 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_addr_s_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X4Y36.B4       net (fanout=2)        1.064   the_msx/escci/SccBank2<4>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X5Y37.A5       net (fanout=3)        0.426   the_msx/escci/DecSccA
    SLICE_X5Y37.A        Tilo                  0.259   the_msx/escci/wav_copy_s
                                                       the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X7Y36.A6       net (fanout=16)       0.436   the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X7Y33.C5       net (fanout=26)       0.683   the_msx/mr_ram_ce_s
    SLICE_X7Y33.C        Tilo                  0.259   N73
                                                       the_msx/memctl/Mmux_ram_addr_o102_SW0
    SLICE_X3Y31.A5       net (fanout=1)        0.832   N73
    SLICE_X3Y31.A        Tilo                  0.259   ram/ram_addr_s<13>
                                                       the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X1Y30.D6       net (fanout=14)       0.777   the_msx/memctl/Mmux_ram_addr_o102
    SLICE_X1Y30.CLK      Tas                   0.373   ram/ram_addr_s<7>
                                                       the_msx/memctl/Mmux_ram_addr_o391
                                                       ram/ram_addr_s_7
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (2.639ns logic, 4.952ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point ram/ram_din_s_2 (SLICE_X1Y41.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_din_s_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.727ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.341ns (1.630 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_din_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X4Y36.B4       net (fanout=2)        1.064   the_msx/escci/SccBank2<4>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X4Y36.D5       net (fanout=3)        0.263   the_msx/escci/DecSccA
    SLICE_X4Y36.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B5       net (fanout=1)        0.439   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X7Y36.A5       net (fanout=12)       0.252   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y37.A6       net (fanout=26)       0.878   the_msx/mr_ram_ce_s
    SLICE_X3Y37.A        Tilo                  0.259   ram/pcs_v<0>
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y40.C3       net (fanout=3)        0.802   ram_we_s
    SLICE_X3Y40.C        Tilo                  0.259   ram/_n0422_inv
                                                       ram/_n0422_inv1
    SLICE_X1Y41.CE       net (fanout=2)        0.386   ram/_n0422_inv
    SLICE_X1Y41.CLK      Tceck                 0.408   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (2.909ns logic, 4.818ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_5 (FF)
  Destination:          ram/ram_din_s_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.417ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.341ns (1.630 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_5 to ram/ram_din_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.BQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_5
    SLICE_X4Y36.B6       net (fanout=2)        0.754   the_msx/escci/SccBank2<5>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X4Y36.D5       net (fanout=3)        0.263   the_msx/escci/DecSccA
    SLICE_X4Y36.D        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B5       net (fanout=1)        0.439   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3
    SLICE_X7Y36.B        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7
    SLICE_X7Y36.A5       net (fanout=12)       0.252   the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y37.A6       net (fanout=26)       0.878   the_msx/mr_ram_ce_s
    SLICE_X3Y37.A        Tilo                  0.259   ram/pcs_v<0>
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y40.C3       net (fanout=3)        0.802   ram_we_s
    SLICE_X3Y40.C        Tilo                  0.259   ram/_n0422_inv
                                                       ram/_n0422_inv1
    SLICE_X1Y41.CE       net (fanout=2)        0.386   ram/_n0422_inv
    SLICE_X1Y41.CLK      Tceck                 0.408   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    -------------------------------------------------  ---------------------------
    Total                                      7.417ns (2.909ns logic, 4.508ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/escci/SccBank2_4 (FF)
  Destination:          ram/ram_din_s_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      7.400ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.341ns (1.630 - 1.971)
  Source Clock:         clock_master_s rising at 285739.999ns
  Destination Clock:    clock_sdram_s rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: the_msx/escci/SccBank2_4 to ram/ram_din_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.525   the_msx/escci/SccBank2<7>
                                                       the_msx/escci/SccBank2_4
    SLICE_X4Y36.B4       net (fanout=2)        1.064   the_msx/escci/SccBank2<4>
    SLICE_X4Y36.B        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA_SW0
    SLICE_X4Y36.A5       net (fanout=1)        0.196   N87
    SLICE_X4Y36.A        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA11_SW0
    SLICE_X4Y36.C1       net (fanout=1)        0.538   N1312
    SLICE_X4Y36.C        Tilo                  0.235   the_msx/escci/SccModeB<5>
                                                       the_msx/escci/DecSccA
    SLICE_X5Y37.A5       net (fanout=3)        0.426   the_msx/escci/DecSccA
    SLICE_X5Y37.A        Tilo                  0.259   the_msx/escci/wav_copy_s
                                                       the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X7Y36.A6       net (fanout=16)       0.436   the_msx/escci/addr_i[8]_DecSccA_AND_546_o
    SLICE_X7Y36.A        Tilo                  0.259   the_msx/exp3/exp_reg_s_1_P_1
                                                       the_msx/escci/Mmux_ram_ce_o11
    SLICE_X3Y37.A6       net (fanout=26)       0.878   the_msx/mr_ram_ce_s
    SLICE_X3Y37.A        Tilo                  0.259   ram/pcs_v<0>
                                                       the_msx/Mmux_ram_we_o1
    SLICE_X3Y40.C3       net (fanout=3)        0.802   ram_we_s
    SLICE_X3Y40.C        Tilo                  0.259   ram/_n0422_inv
                                                       ram/_n0422_inv1
    SLICE_X1Y41.CE       net (fanout=2)        0.386   ram/_n0422_inv
    SLICE_X1Y41.CLK      Tceck                 0.408   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (2.674ns logic, 4.726ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" TS_clock_50M_i / 1.71428571
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram/SdrDat_s_2 (SLICE_X0Y41.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/ram_din_s_2 (FF)
  Destination:          ram/SdrDat_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clock_sdram_s rising at 0.000ns
  Destination Clock:    clock_sdram_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/ram_din_s_2 to ram/SdrDat_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.CQ       Tcko                  0.198   ram/ram_din_s<3>
                                                       ram/ram_din_s_2
    SLICE_X0Y41.D5       net (fanout=1)        0.063   ram/ram_din_s<2>
    SLICE_X0Y41.CLK      Tah         (-Th)    -0.121   ram/SdrDat_s<10>
                                                       ram/Mmux_n032391
                                                       ram/SdrDat_s_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.319ns logic, 0.063ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point ram/SdrAddress_v_0 (SLICE_X1Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/ram_addr_s_0 (FF)
  Destination:          ram/SdrAddress_v_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clock_sdram_s rising at 0.000ns
  Destination Clock:    clock_sdram_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/ram_addr_s_0 to ram/SdrAddress_v_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.200   ram/ram_addr_s<3>
                                                       ram/ram_addr_s_0
    SLICE_X1Y31.AX       net (fanout=1)        0.141   ram/ram_addr_s<0>
    SLICE_X1Y31.CLK      Tckdi       (-Th)    -0.059   ram/SdrAddress_v<3>
                                                       ram/SdrAddress_v_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point ram/SdrAddress_v_2 (SLICE_X1Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/ram_addr_s_2 (FF)
  Destination:          ram/SdrAddress_v_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clock_sdram_s rising at 0.000ns
  Destination Clock:    clock_sdram_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/ram_addr_s_2 to ram/SdrAddress_v_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.CQ       Tcko                  0.200   ram/ram_addr_s<3>
                                                       ram/ram_addr_s_2
    SLICE_X1Y31.CX       net (fanout=1)        0.144   ram/ram_addr_s<2>
    SLICE_X1Y31.CLK      Tckdi       (-Th)    -0.059   ram/SdrAddress_v<3>
                                                       ram/SdrAddress_v_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_1_clkout1 = PERIOD TIMEGRP "pll_1_clkout1" TS_clock_50M_i / 1.71428571
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll_1/clkout2_buf/I0
  Logical resource: pll_1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: pll_1/clkout1
--------------------------------------------------------------------------------
Slack: 11.186ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ram/refreshDelayCounter_v<3>/CLK
  Logical resource: ram/refreshDelayCounter_v_0/CK
  Location pin: SLICE_X10Y39.CLK
  Clock network: clock_sdram_s
--------------------------------------------------------------------------------
Slack: 11.186ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ram/refreshDelayCounter_v<3>/CLK
  Logical resource: ram/refreshDelayCounter_v_1/CK
  Location pin: SLICE_X10Y39.CLK
  Clock network: clock_sdram_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" 
TS_clock_50M_i / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1491 paths analyzed, 221 endpoints analyzed, 44 failing endpoints
 44 timing errors detected. (44 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 626000.000ns.
--------------------------------------------------------------------------------

Paths for end point midi/ff_clr_s (SLICE_X21Y31.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          midi/ff_clr_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.364ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.340ns (1.599 - 1.939)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to midi/ff_clr_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X21Y30.D3      net (fanout=525)      0.771   reset_s
    SLICE_X21Y30.D       Tilo                  0.259   midi/baudr_cnt_q<4>
                                                       midi/_n0201_inv1
    SLICE_X21Y31.CE      net (fanout=1)        0.327   midi/_n0201_inv
    SLICE_X21Y31.CLK     Tceck                 0.365   midi/ff_clr_s
                                                       midi/ff_clr_s
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.877ns logic, 2.487ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_0 (FF)
  Destination:          midi/ff_clr_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.353ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.340ns (1.599 - 1.939)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_0 to midi/ff_clr_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.AQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_0
    SLICE_X25Y28.C2      net (fanout=2)        0.541   por_cnt_s<0>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X21Y30.D3      net (fanout=525)      0.771   reset_s
    SLICE_X21Y30.D       Tilo                  0.259   midi/baudr_cnt_q<4>
                                                       midi/_n0201_inv1
    SLICE_X21Y31.CE      net (fanout=1)        0.327   midi/_n0201_inv
    SLICE_X21Y31.CLK     Tceck                 0.365   midi/ff_clr_s
                                                       midi/ff_clr_s
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.877ns logic, 2.476ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               soft_rst_cnt_s_3 (FF)
  Destination:          midi/ff_clr_s (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.234ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.343ns (1.599 - 1.942)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: soft_rst_cnt_s_3 to midi/ff_clr_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.DQ      Tcko                  0.476   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_3
    SLICE_X25Y31.C1      net (fanout=2)        0.714   soft_rst_cnt_s<3>
    SLICE_X25Y31.C       Tilo                  0.259   N61
                                                       reset_s_SW0
    SLICE_X23Y29.B3      net (fanout=4)        0.804   N61
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X21Y30.D3      net (fanout=525)      0.771   reset_s
    SLICE_X21Y30.D       Tilo                  0.259   midi/baudr_cnt_q<4>
                                                       midi/_n0201_inv1
    SLICE_X21Y31.CE      net (fanout=1)        0.327   midi/_n0201_inv
    SLICE_X21Y31.CLK     Tceck                 0.365   midi/ff_clr_s
                                                       midi/ff_clr_s
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (1.618ns logic, 2.616ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point midi/ff_q (SLICE_X22Y27.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          midi/ff_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.137ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.341ns (1.598 - 1.939)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to midi/ff_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X23Y27.D4      net (fanout=525)      0.662   reset_s
    SLICE_X23Y27.D       Tilo                  0.259   the_msx/psg/regs_q_11<3>
                                                       midi/reset_i_ff_clr_s_OR_594_o1
    SLICE_X22Y27.SR      net (fanout=4)        0.395   midi/reset_i_ff_clr_s_OR_594_o
    SLICE_X22Y27.CLK     Trck                  0.179   midi/ff_q
                                                       midi/ff_q
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.691ns logic, 2.446ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_0 (FF)
  Destination:          midi/ff_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.126ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.341ns (1.598 - 1.939)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_0 to midi/ff_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.AQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_0
    SLICE_X25Y28.C2      net (fanout=2)        0.541   por_cnt_s<0>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X23Y27.D4      net (fanout=525)      0.662   reset_s
    SLICE_X23Y27.D       Tilo                  0.259   the_msx/psg/regs_q_11<3>
                                                       midi/reset_i_ff_clr_s_OR_594_o1
    SLICE_X22Y27.SR      net (fanout=4)        0.395   midi/reset_i_ff_clr_s_OR_594_o
    SLICE_X22Y27.CLK     Trck                  0.179   midi/ff_q
                                                       midi/ff_q
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.691ns logic, 2.435ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               soft_rst_cnt_s_3 (FF)
  Destination:          midi/ff_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      4.007ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.344ns (1.598 - 1.942)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: soft_rst_cnt_s_3 to midi/ff_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.DQ      Tcko                  0.476   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_3
    SLICE_X25Y31.C1      net (fanout=2)        0.714   soft_rst_cnt_s<3>
    SLICE_X25Y31.C       Tilo                  0.259   N61
                                                       reset_s_SW0
    SLICE_X23Y29.B3      net (fanout=4)        0.804   N61
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X23Y27.D4      net (fanout=525)      0.662   reset_s
    SLICE_X23Y27.D       Tilo                  0.259   the_msx/psg/regs_q_11<3>
                                                       midi/reset_i_ff_clr_s_OR_594_o1
    SLICE_X22Y27.SR      net (fanout=4)        0.395   midi/reset_i_ff_clr_s_OR_594_o
    SLICE_X22Y27.CLK     Trck                  0.179   midi/ff_q
                                                       midi/ff_q
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (1.432ns logic, 2.575ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point midi/int_en_q (SLICE_X27Y30.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          midi/int_en_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.939ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.327ns (1.612 - 1.939)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to midi/int_en_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X27Y30.SR      net (fanout=525)      1.017   reset_s
    SLICE_X27Y30.CLK     Trck                  0.280   midi/port1_w_s
                                                       midi/int_en_q
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (1.533ns logic, 2.406ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_0 (FF)
  Destination:          midi/int_en_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.928ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.327ns (1.612 - 1.939)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_0 to midi/int_en_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.AQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_0
    SLICE_X25Y28.C2      net (fanout=2)        0.541   por_cnt_s<0>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X27Y30.SR      net (fanout=525)      1.017   reset_s
    SLICE_X27Y30.CLK     Trck                  0.280   midi/port1_w_s
                                                       midi/int_en_q
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.533ns logic, 2.395ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               soft_rst_cnt_s_3 (FF)
  Destination:          midi/int_en_q (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.809ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.330ns (1.612 - 1.942)
  Source Clock:         clock_master_s rising at 1000999.999ns
  Destination Clock:    clock_8m_s rising at 1001000.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.361ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: soft_rst_cnt_s_3 to midi/int_en_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.DQ      Tcko                  0.476   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_3
    SLICE_X25Y31.C1      net (fanout=2)        0.714   soft_rst_cnt_s<3>
    SLICE_X25Y31.C       Tilo                  0.259   N61
                                                       reset_s_SW0
    SLICE_X23Y29.B3      net (fanout=4)        0.804   N61
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X27Y30.SR      net (fanout=525)      1.017   reset_s
    SLICE_X27Y30.CLK     Trck                  0.280   midi/port1_w_s
                                                       midi/int_en_q
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.274ns logic, 2.535ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" TS_clock_50M_i / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point midi/baudr_cnt_q_7 (SLICE_X20Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               midi/baudr_cnt_q_7 (FF)
  Destination:          midi/baudr_cnt_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_8m_s rising at 125.000ns
  Destination Clock:    clock_8m_s rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: midi/baudr_cnt_q_7 to midi/baudr_cnt_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.AQ      Tcko                  0.200   midi/baudr_cnt_q<5>
                                                       midi/baudr_cnt_q_7
    SLICE_X20Y30.A6      net (fanout=2)        0.024   midi/baudr_cnt_q<7>
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.190   midi/baudr_cnt_q<5>
                                                       midi/Mmux_state_s[2]_X_195_o_wide_mux_34_OUT8
                                                       midi/baudr_cnt_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point midi/shift_q_6 (SLICE_X23Y28.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               midi/shift_q_7 (FF)
  Destination:          midi/shift_q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_8m_s rising at 125.000ns
  Destination Clock:    clock_8m_s rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: midi/shift_q_7 to midi/shift_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.AMUX    Tshcko                0.244   midi/shift_q<5>
                                                       midi/shift_q_7
    SLICE_X23Y28.D5      net (fanout=1)        0.053   midi/shift_q<7>
    SLICE_X23Y28.CLK     Tah         (-Th)    -0.155   midi/shift_q<5>
                                                       midi/Mmux__n012571
                                                       midi/shift_q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.399ns logic, 0.053ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------

Paths for end point midi/baudr_cnt_q_5 (SLICE_X20Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               midi/baudr_cnt_q_5 (FF)
  Destination:          midi/baudr_cnt_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_8m_s rising at 125.000ns
  Destination Clock:    clock_8m_s rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: midi/baudr_cnt_q_5 to midi/baudr_cnt_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.200   midi/baudr_cnt_q<5>
                                                       midi/baudr_cnt_q_5
    SLICE_X20Y30.C5      net (fanout=4)        0.073   midi/baudr_cnt_q<5>
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.190   midi/baudr_cnt_q<5>
                                                       midi/Mmux_state_s[2]_X_195_o_wide_mux_34_OUT61
                                                       midi/baudr_cnt_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.390ns logic, 0.073ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_1_clkout3 = PERIOD TIMEGRP "pll_1_clkout3" TS_clock_50M_i / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 122.334ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll_1/clkout4_buf/I0
  Logical resource: pll_1/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pll_1/clkout3
--------------------------------------------------------------------------------
Slack: 124.520ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: midi/intcnt_q<0>/CLK
  Logical resource: midi/intcnt_q_10/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clock_8m_s
--------------------------------------------------------------------------------
Slack: 124.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 125.000ns
  High pulse: 62.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: midi/intcnt_q<0>/SR
  Logical resource: midi/intcnt_q_10/SR
  Location pin: SLICE_X18Y29.SR
  Clock network: reset_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" 
TS_clock_50M_i / 0.428571429         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5813043 paths analyzed, 8832 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.834ns.
--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v22/DP (SLICE_X14Y23.WE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X18Y23.C3      net (fanout=8)        1.075   the_msx/swiop/spulse_r_s<0>
    SLICE_X18Y23.C       Tilo                  0.255   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X18Y23.B3      net (fanout=3)        0.696   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.826ns logic, 4.028ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X19Y22.C3      net (fanout=8)        1.245   the_msx/swiop/spulse_r_s<0>
    SLICE_X19Y22.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31
    SLICE_X18Y23.B4      net (fanout=3)        0.507   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<2>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (1.830ns logic, 4.009ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X18Y23.C4      net (fanout=7)        1.027   the_msx/swiop/spulse_r_s<1>
    SLICE_X18Y23.C       Tilo                  0.255   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X18Y23.B3      net (fanout=3)        0.696   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (1.826ns logic, 3.980ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v21/DP (SLICE_X14Y23.WE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v21/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X18Y23.C3      net (fanout=8)        1.075   the_msx/swiop/spulse_r_s<0>
    SLICE_X18Y23.C       Tilo                  0.255   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X18Y23.B3      net (fanout=3)        0.696   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.826ns logic, 4.028ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v21/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X19Y22.C3      net (fanout=8)        1.245   the_msx/swiop/spulse_r_s<0>
    SLICE_X19Y22.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31
    SLICE_X18Y23.B4      net (fanout=3)        0.507   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<2>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (1.830ns logic, 4.009ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v21/DP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X18Y23.C4      net (fanout=7)        1.027   the_msx/swiop/spulse_r_s<1>
    SLICE_X18Y23.C       Tilo                  0.255   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X18Y23.B3      net (fanout=3)        0.696   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v21/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (1.826ns logic, 3.980ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v22/SP (SLICE_X14Y23.WE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/SP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X18Y23.C3      net (fanout=8)        1.075   the_msx/swiop/spulse_r_s<0>
    SLICE_X18Y23.C       Tilo                  0.255   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X18Y23.B3      net (fanout=3)        0.696   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/SP
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.826ns logic, 4.028ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_0 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/SP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_0 to the_msx/swiop/ps2fifo/Mram_memory_v22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_0
    SLICE_X19Y22.C3      net (fanout=8)        1.245   the_msx/swiop/spulse_r_s<0>
    SLICE_X19Y22.C       Tilo                  0.259   the_msx/swiop/ps2fifo/fifo_proc.tail_v<2>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31
    SLICE_X18Y23.B4      net (fanout=3)        0.507   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<2>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/SP
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (1.830ns logic, 4.009ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_msx/swiop/spulse_r_s_1 (FF)
  Destination:          the_msx/swiop/ps2fifo/Mram_memory_v22/SP (RAM)
  Requirement:          23.333ns
  Data Path Delay:      5.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.292 - 0.320)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s falling at 23.333ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_msx/swiop/spulse_r_s_1 to the_msx/swiop/ps2fifo/Mram_memory_v22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.430   the_msx/swiop/spulse_r_s<1>
                                                       the_msx/swiop/spulse_r_s_1
    SLICE_X18Y23.C4      net (fanout=7)        1.027   the_msx/swiop/spulse_r_s<1>
    SLICE_X18Y23.C       Tilo                  0.255   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41
    SLICE_X18Y23.B3      net (fanout=3)        0.696   the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT<3>
    SLICE_X18Y23.B       Tilo                  0.254   the_msx/swiop/ps2fifo/fifo_proc.tail_v<3>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0
    SLICE_X21Y24.C4      net (fanout=6)        0.607   N301
    SLICE_X21Y24.C       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B4      net (fanout=1)        0.352   the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o
    SLICE_X21Y24.B       Tilo                  0.259   the_msx/swiop/spulse_w_s<1>
                                                       the_msx/swiop/ps2fifo/Mmux_BUS_001811
    SLICE_X14Y23.WE      net (fanout=2)        1.298   the_msx/swiop/ps2fifo/BUS_0018
    SLICE_X14Y23.CLK     Tws                   0.369   the_msx/swiop/ps2fifo/data_o<6>
                                                       the_msx/swiop/ps2fifo/Mram_memory_v22/SP
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (1.826ns logic, 3.980ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" TS_clock_50M_i / 0.428571429
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point opll1/og/Mmem/Mram_data_array1 (RAMB8_X1Y17.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               opll1/sm/maddr_1 (FF)
  Destination:          opll1/og/Mmem/Mram_data_array1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.126 - 0.118)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: opll1/sm/maddr_1 to opll1/og/Mmem/Mram_data_array1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y35.BQ          Tcko                  0.200   opll1/sm/maddr<3>
                                                           opll1/sm/maddr_1
    RAMB8_X1Y17.ADDRBRDADDR5 net (fanout=1)        0.125   opll1/sm/maddr<1>
    RAMB8_X1Y17.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   opll1/og/Mmem/Mram_data_array1
                                                           opll1/og/Mmem/Mram_data_array1
    -----------------------------------------------------  ---------------------------
    Total                                          0.259ns (0.134ns logic, 0.125ns route)
                                                           (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1 (RAMB8_X1Y28.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               opll1/eg/aridx_21 (FF)
  Destination:          opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.116 - 0.113)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: opll1/eg/aridx_21 to opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y58.CQ          Tcko                  0.198   opll1/eg/aridx<21>
                                                           opll1/eg/aridx_21
    RAMB8_X1Y28.ADDRBRDADDR9 net (fanout=5)        0.152   opll1/eg/aridx<21>
    RAMB8_X1Y28.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1
                                                           opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1
    -----------------------------------------------------  ---------------------------
    Total                                          0.284ns (0.132ns logic, 0.152ns route)
                                                           (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul (DSP48_X1Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               opll1/op/opout_5 (FF)
  Destination:          opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    clock_master_s rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: opll1/op/opout_5 to opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.CQ      Tcko                  0.200   opll1/op/opout<7>
                                                       opll1/op/opout_5
    DSP48_X1Y10.A5       net (fanout=1)        0.127   opll1/op/opout<5>
    DSP48_X1Y10.CLK      Tdspckd_A_A1REG(-Th)     0.037   opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul
                                                       opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.163ns logic, 0.127ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_1_clkout0 = PERIOD TIMEGRP "pll_1_clkout0" TS_clock_50M_i / 0.428571429
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Logical resource: the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK
  Location pin: RAMB8_X1Y11.CLKBRDCLK
  Clock network: clock_master_s
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Logical resource: the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clock_master_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO 
TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" TS_clock_master_s     
    DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.359ns.
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.SR), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.201ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      11.359ns (Levels of Logic = 4)
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1635.IMUX.3
    SLICE_X25Y28.C1      net (fanout=1)        4.808   keys_n_i_1_IBUF
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.326   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y19.SR       net (fanout=6)        0.833   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X6Y19.CLK      Trck                  0.244   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.359ns (2.645ns logic, 8.714ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    39.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      6.613ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.525   keyb/por_o
                                                       keyb/por_o
    SLICE_X25Y28.C5      net (fanout=2)        1.094   keyb/por_o
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.326   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y19.SR       net (fanout=6)        0.833   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X6Y19.CLK      Trck                  0.244   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.613ns logic, 5.000ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    40.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      6.022ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.326   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y19.SR       net (fanout=6)        0.833   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X6Y19.CLK      Trck                  0.244   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (1.564ns logic, 4.458ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.817ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      10.743ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1635.IMUX.3
    SLICE_X25Y28.C1      net (fanout=1)        4.808   keys_n_i_1_IBUF
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.D        Tilo                  0.254   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y19.CLK      net (fanout=7)        0.533   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                     10.743ns (2.329ns logic, 8.414ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  40.563ns (requirement - data path)
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.997ns (Levels of Logic = 3)
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.525   keyb/por_o
                                                       keyb/por_o
    SLICE_X25Y28.C5      net (fanout=2)        1.094   keyb/por_o
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.D        Tilo                  0.254   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y19.CLK      net (fanout=7)        0.533   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.297ns logic, 4.700ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  41.154ns (requirement - data path)
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.406ns (Levels of Logic = 3)
  Source Clock:         clock_master_s rising at 0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.D        Tilo                  0.254   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y19.CLK      net (fanout=7)        0.533   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (1.248ns logic, 4.158ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" TS_clock_master_s         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.200   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.D3       net (fanout=14)       1.083   the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.DMUX     Tilo                  0.191   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y19.SR       net (fanout=6)        0.404   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.094   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.485ns logic, 1.487ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_3 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_3 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.DQ      Tcko                  0.200   por_cnt_s<3>
                                                       por_cnt_s_3
    SLICE_X23Y29.C6      net (fanout=6)        0.185   por_cnt_s<3>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.191   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y19.SR       net (fanout=6)        0.404   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.094   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.641ns logic, 2.109ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_5 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_5 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.200   por_cnt_s<7>
                                                       por_cnt_s_5
    SLICE_X23Y29.C4      net (fanout=6)        0.227   por_cnt_s<5>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.191   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y19.SR       net (fanout=6)        0.404   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.094   the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.641ns logic, 2.151ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.668ns (data path)
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Data Path Delay:      1.668ns (Levels of Logic = 1)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.200   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.D3       net (fanout=14)       1.083   the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.D        Tilo                  0.156   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y19.CLK      net (fanout=7)        0.229   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (0.356ns logic, 1.312ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.446ns (data path)
  Source:               por_cnt_s_3 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_3 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.DQ      Tcko                  0.200   por_cnt_s<3>
                                                       por_cnt_s_3
    SLICE_X23Y29.C6      net (fanout=6)        0.185   por_cnt_s<3>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.D        Tilo                  0.156   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y19.CLK      net (fanout=7)        0.229   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.512ns logic, 1.934ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.488ns (data path)
  Source:               por_cnt_s_5 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (LATCH)
  Data Path Delay:      2.488ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_5 to the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.200   por_cnt_s<7>
                                                       por_cnt_s_5
    SLICE_X23Y29.C4      net (fanout=6)        0.227   por_cnt_s<5>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.D        Tilo                  0.156   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y19.CLK      net (fanout=7)        0.229   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.512ns logic, 1.976ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO 
TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" TS_clock_master_s     
    DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.141ns.
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.419ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      11.141ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1635.IMUX.3
    SLICE_X25Y28.C1      net (fanout=1)        4.808   keys_n_i_1_IBUF
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.326   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y17.CLK      net (fanout=6)        0.859   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                     11.141ns (2.401ns logic, 8.740ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  40.165ns (requirement - data path)
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      6.395ns (Levels of Logic = 3)
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.525   keyb/por_o
                                                       keyb/por_o
    SLICE_X25Y28.C5      net (fanout=2)        1.094   keyb/por_o
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.326   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y17.CLK      net (fanout=6)        0.859   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.369ns logic, 5.026ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  40.756ns (requirement - data path)
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.804ns (Levels of Logic = 3)
  Source Clock:         clock_master_s rising at 0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.326   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y17.CLK      net (fanout=6)        0.859   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (1.320ns logic, 4.484ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.SR), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.727ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      10.833ns (Levels of Logic = 4)
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1635.IMUX.3
    SLICE_X25Y28.C1      net (fanout=1)        4.808   keys_n_i_1_IBUF
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.D        Tilo                  0.254   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y17.SR       net (fanout=7)        0.379   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X6Y17.CLK      Trck                  0.244   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.833ns (2.573ns logic, 8.260ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    40.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keyb/por_o (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      6.087ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.525   keyb/por_o
                                                       keyb/por_o
    SLICE_X25Y28.C5      net (fanout=2)        1.094   keyb/por_o
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.D        Tilo                  0.254   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y17.SR       net (fanout=7)        0.379   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X6Y17.CLK      Trck                  0.244   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (1.541ns logic, 4.546ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    41.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               por_cnt_s_2 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      5.496ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: por_cnt_s_2 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.476   por_cnt_s<3>
                                                       por_cnt_s_2
    SLICE_X25Y28.C3      net (fanout=2)        0.552   por_cnt_s<2>
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       2.623   por_s
    SLICE_X6Y17.D        Tilo                  0.254   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y17.SR       net (fanout=7)        0.379   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X6Y17.CLK      Trck                  0.244   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (1.492ns logic, 4.004ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP         "TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" TS_clock_master_s         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.200   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.D3       net (fanout=14)       1.083   the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.D        Tilo                  0.156   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y17.SR       net (fanout=7)        0.164   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X6Y17.CLK      Tremck      (-Th)    -0.094   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.697ns (0.450ns logic, 1.247ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_3 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_3 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.DQ      Tcko                  0.200   por_cnt_s<3>
                                                       por_cnt_s_3
    SLICE_X23Y29.C6      net (fanout=6)        0.185   por_cnt_s<3>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.D        Tilo                  0.156   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y17.SR       net (fanout=7)        0.164   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X6Y17.CLK      Tremck      (-Th)    -0.094   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.606ns logic, 1.869ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               por_cnt_s_5 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clock_master_s rising at 0.000ns
  Destination Clock:    the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_5 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.200   por_cnt_s<7>
                                                       por_cnt_s_5
    SLICE_X23Y29.C4      net (fanout=6)        0.227   por_cnt_s<5>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.D        Tilo                  0.156   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1
    SLICE_X6Y17.SR       net (fanout=7)        0.164   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o
    SLICE_X6Y17.CLK      Tremck      (-Th)    -0.094   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.606ns logic, 1.911ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.882ns (data path)
  Source:               the_msx/swiop/ntsc_pal_q (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Source Clock:         clock_cpu_s_BUFG falling at 139.682ns

  Minimum Data Path at Fast Process Corner: the_msx/swiop/ntsc_pal_q to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.200   the_msx/swiop/ntsc_pal_q
                                                       the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.D3       net (fanout=14)       1.083   the_msx/swiop/ntsc_pal_q
    SLICE_X6Y17.DMUX     Tilo                  0.191   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y17.CLK      net (fanout=6)        0.408   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.391ns logic, 1.491ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.660ns (data path)
  Source:               por_cnt_s_3 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Data Path Delay:      2.660ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_3 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.DQ      Tcko                  0.200   por_cnt_s<3>
                                                       por_cnt_s_3
    SLICE_X23Y29.C6      net (fanout=6)        0.185   por_cnt_s<3>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.191   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y17.CLK      net (fanout=6)        0.408   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (0.547ns logic, 2.113ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.702ns (data path)
  Source:               por_cnt_s_5 (FF)
  Destination:          the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (LATCH)
  Data Path Delay:      2.702ns (Levels of Logic = 2)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: por_cnt_s_5 to the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.BQ      Tcko                  0.200   por_cnt_s<7>
                                                       por_cnt_s_5
    SLICE_X23Y29.C4      net (fanout=6)        0.227   por_cnt_s<5>
    SLICE_X23Y29.C       Tilo                  0.156   midi/tx_s
                                                       por_s
    SLICE_X6Y17.D2       net (fanout=84)       1.520   por_s
    SLICE_X6Y17.DMUX     Tilo                  0.191   the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC
                                                       the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1
    SLICE_X6Y17.CLK      net (fanout=6)        0.408   the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.547ns logic, 2.155ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP 
"TO_i2sbitcount_4_LD"         TS_clock_master_s DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.321ns.
--------------------------------------------------------------------------------

Paths for end point i2s/bitcount_4_LD (SLICE_X31Y32.CLK), 19 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  37.239ns (requirement - data path)
  Source:               keys_n_i<1> (PAD)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      9.321ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: keys_n_i<1> to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   keys_n_i<1>
                                                       keys_n_i<1>
                                                       keys_n_i_1_IBUF
                                                       ProtoComp1635.IMUX.3
    SLICE_X25Y28.C1      net (fanout=1)        4.808   keys_n_i_1_IBUF
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X31Y32.CLK     net (fanout=525)      1.342   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      9.321ns (2.334ns logic, 6.987ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  38.926ns (requirement - data path)
  Source:               keys_n_i<0> (PAD)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      7.634ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: keys_n_i<0> to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.557   keys_n_i<0>
                                                       keys_n_i<0>
                                                       keys_n_i_0_IBUF
                                                       ProtoComp1635.IMUX.2
    SLICE_X23Y29.B1      net (fanout=4)        4.476   keys_n_i_0_IBUF
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X31Y32.CLK     net (fanout=525)      1.342   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (1.816ns logic, 5.818ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  41.985ns (requirement - data path)
  Source:               keyb/por_o (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Requirement:          46.560ns
  Data Path Delay:      4.575ns (Levels of Logic = 3)
  Source Clock:         clks/clock_3m_s_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: keyb/por_o to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.525   keyb/por_o
                                                       keyb/por_o
    SLICE_X25Y28.C5      net (fanout=2)        1.094   keyb/por_o
    SLICE_X25Y28.C       Tilo                  0.259   clks/neg_cnt3_q<1>
                                                       por_s_SW0
    SLICE_X23Y29.C5      net (fanout=3)        0.450   N53
    SLICE_X23Y29.C       Tilo                  0.259   midi/tx_s
                                                       por_s
    SLICE_X23Y29.B4      net (fanout=84)       0.387   por_s
    SLICE_X23Y29.B       Tilo                  0.259   midi/tx_s
                                                       reset_s
    SLICE_X31Y32.CLK     net (fanout=525)      1.342   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.302ns logic, 3.273ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP "TO_i2sbitcount_4_LD"         TS_clock_master_s DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point i2s/bitcount_4_LD (SLICE_X31Y32.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.336ns (data path)
  Source:               soft_rst_cnt_s_0 (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Data Path Delay:      1.336ns (Levels of Logic = 1)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: soft_rst_cnt_s_0 to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.AQ      Tcko                  0.200   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_0
    SLICE_X23Y29.B6      net (fanout=6)        0.175   soft_rst_cnt_s<0>
    SLICE_X23Y29.B       Tilo                  0.156   midi/tx_s
                                                       reset_s
    SLICE_X31Y32.CLK     net (fanout=525)      0.805   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.356ns logic, 0.980ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.392ns (data path)
  Source:               soft_rst_cnt_s_1 (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: soft_rst_cnt_s_1 to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.BQ      Tcko                  0.200   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_1
    SLICE_X23Y29.B5      net (fanout=6)        0.231   soft_rst_cnt_s<1>
    SLICE_X23Y29.B       Tilo                  0.156   midi/tx_s
                                                       reset_s
    SLICE_X31Y32.CLK     net (fanout=525)      0.805   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.356ns logic, 1.036ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.579ns (data path)
  Source:               soft_rst_cnt_s_2 (FF)
  Destination:          i2s/bitcount_4_LD (LATCH)
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Source Clock:         clock_master_s rising at 0.000ns

  Minimum Data Path at Fast Process Corner: soft_rst_cnt_s_2 to i2s/bitcount_4_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.CQ      Tcko                  0.200   soft_rst_cnt_s<3>
                                                       soft_rst_cnt_s_2
    SLICE_X23Y29.B2      net (fanout=6)        0.418   soft_rst_cnt_s<2>
    SLICE_X23Y29.B       Tilo                  0.156   midi/tx_s
                                                       reset_s
    SLICE_X31Y32.CLK     net (fanout=525)      0.805   reset_s
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.356ns logic, 1.223ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock_50M_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock_50M_i                 |     20.000ns|      5.000ns| 171790.189ns|            0|          132|            0|      5827815|
| TS_pll_1_clkout1              |     11.667ns| 100210.944ns|          N/A|           88|            0|        13281|            0|
| TS_pll_1_clkout3              |    125.000ns| 626000.000ns|          N/A|           44|            0|         1491|            0|
| TS_pll_1_clkout0              |     46.667ns|     15.834ns|          N/A|            0|            0|      5813043|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clock_master_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock_master_s              |     46.560ns|      3.570ns|     11.359ns|            0|            0|            0|           63|
| TS_TO_the_msxvdphor_vert_bcnt_|     46.560ns|     11.359ns|          N/A|            0|            0|           22|            0|
| vert_q_0_LDC                  |             |             |             |             |             |             |             |
| TS_TO_the_msxvdphor_vert_bcnt_|     46.560ns|     11.141ns|          N/A|            0|            0|           22|            0|
| vert_q_6_LDC                  |             |             |             |             |             |             |             |
| TS_TO_i2sbitcount_4_LD        |     46.560ns|      9.321ns|          N/A|            0|            0|           19|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50M_i    |   15.834|         |    6.036|    8.609|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keys_n_i<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50M_i    |         |         |    6.022|         |
keys_n_i<1>    |         |         |    1.309|    1.309|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 132  Score: 801931  (Setup/Max: 801931, Hold: 0)

Constraints cover 481194114 paths, 0 nets, and 28312 connections

Design statistics:
   Minimum period: 626000.000ns{1}   (Maximum frequency:   0.002MHz)
   Maximum path delay from/to any node:  11.359ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 03 13:09:57 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4886 MB



