#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May  1 14:59:39 2023
# Process ID: 31628
# Current directory: C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.runs/synth_1
# Command line: vivado.exe -log digital_Safe.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_Safe.tcl
# Log file: C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.runs/synth_1/digital_Safe.vds
# Journal file: C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source digital_Safe.tcl -notrace
Command: synth_design -top digital_Safe -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.586 ; gain = 97.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_Safe' [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:84]
	Parameter idle bound to: 5'b00000 
	Parameter startLogin bound to: 5'b00001 
	Parameter loggedIn bound to: 5'b00010 
	Parameter startRstPW bound to: 5'b00011 
	Parameter locked bound to: 5'b00100 
	Parameter feeded1 bound to: 5'b00101 
	Parameter saved1 bound to: 5'b00110 
	Parameter backed1 bound to: 5'b00111 
	Parameter feeded2 bound to: 5'b01000 
	Parameter saved2 bound to: 5'b01001 
	Parameter backed2 bound to: 5'b01010 
	Parameter feeded3 bound to: 5'b01011 
	Parameter saved3 bound to: 5'b01100 
	Parameter backed3 bound to: 5'b01101 
	Parameter feeded4 bound to: 5'b01110 
	Parameter saved4 bound to: 5'b01111 
	Parameter backed4 bound to: 5'b10000 
	Parameter feed1 bound to: 5'b10001 
	Parameter save1 bound to: 5'b10010 
	Parameter back1 bound to: 5'b10011 
	Parameter feed2 bound to: 5'b10100 
	Parameter save2 bound to: 5'b10101 
	Parameter back2 bound to: 5'b10110 
	Parameter feed3 bound to: 5'b10111 
	Parameter save3 bound to: 5'b11000 
	Parameter back3 bound to: 5'b11001 
	Parameter feed4 bound to: 5'b11010 
	Parameter save4 bound to: 5'b11011 
	Parameter back4 bound to: 5'b11100 
INFO: [Synth 8-6157] synthesizing module 'encoder' [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:70]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (1#1) [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:65]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:151]
INFO: [Synth 8-6155] done synthesizing module 'digital_Safe' (3#1) [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.359 ; gain = 154.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.359 ; gain = 154.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.359 ; gain = 154.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/constrs_1/imports/Downloads/PYNQ_Z2v1_0.xdc]
Finished Parsing XDC File [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/constrs_1/imports/Downloads/PYNQ_Z2v1_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/constrs_1/imports/Downloads/PYNQ_Z2v1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_Safe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_Safe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/constrs_1/imports/Downloads/RPI_Addon.xdc]
Finished Parsing XDC File [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/constrs_1/imports/Downloads/RPI_Addon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/constrs_1/imports/Downloads/RPI_Addon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_Safe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_Safe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 840.125 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 840.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 840.125 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 840.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 840.125 ; gain = 507.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 840.125 ; gain = 507.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 840.125 ; gain = 507.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'digital_Safe'
INFO: [Synth 8-5546] ROM "p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rgb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'code_reg' [C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.srcs/sources_1/new/Digital_Safe.v:71]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
              startLogin |                            00001 |                            00001
                 feeded1 |                            00010 |                            00101
                  saved1 |                            00011 |                            00110
                 backed1 |                            00100 |                            00111
                 feeded2 |                            00101 |                            01000
                  saved2 |                            00110 |                            01001
                 backed2 |                            00111 |                            01010
                 feeded3 |                            01000 |                            01011
                  saved3 |                            01001 |                            01100
                 backed3 |                            01010 |                            01101
                 feeded4 |                            01011 |                            01110
                  saved4 |                            01100 |                            01111
                 backed4 |                            01101 |                            10000
                loggedIn |                            01110 |                            00010
              startRstPW |                            01111 |                            00011
                   feed1 |                            10000 |                            10001
                   save1 |                            10001 |                            10010
                   back1 |                            10010 |                            10011
                   feed2 |                            10011 |                            10100
                   save2 |                            10100 |                            10101
                   back2 |                            10101 |                            10110
                   feed3 |                            10110 |                            10111
                   save3 |                            10111 |                            11000
                   back3 |                            11000 |                            11001
                   feed4 |                            11001 |                            11010
                   save4 |                            11010 |                            11011
                   back4 |                            11011 |                            11100
                  iSTATE |                            11100 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'digital_Safe'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 840.125 ; gain = 507.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 4     
	  29 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  29 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digital_Safe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 4     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  29 Input      1 Bit        Muxes := 11    
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "E/code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 840.125 ; gain = 507.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 843.672 ; gain = 510.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 843.820 ; gain = 510.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    13|
|5     |LUT3   |     4|
|6     |LUT4   |    11|
|7     |LUT5   |    15|
|8     |LUT6   |    53|
|9     |MUXF7  |     2|
|10    |FDRE   |    70|
|11    |FDSE   |     1|
|12    |LD     |     4|
|13    |IBUF   |    16|
|14    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------+------+
|      |Instance          |Module  |Cells |
+------+------------------+--------+------+
|1     |top               |        |   219|
|2     |  E               |encoder |    13|
|3     |  nolabel_line148 |display |    43|
+------+------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 864.828 ; gain = 531.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 864.828 ; gain = 178.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 864.828 ; gain = 531.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 864.828 ; gain = 544.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/Digital_Safe/Digital_Safe.runs/synth_1/digital_Safe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_Safe_utilization_synth.rpt -pb digital_Safe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  1 15:00:14 2023...
