library ieee;
use IEEE.Std_Logic_1164.all;

component multiplexador72 is	
port (F1: in  std_logic_vector(6 downto 0);
		F2: in  std_logic_vector(6 downto 0);
		sel: in  std_logic;
		F: out  std_logic_vector(6 downto 0));
end component;

architecture mu2 of multiplexador72 is
begin
	with sel select
		F <= 	F1 when '0',
				F2 when others;
end mu2;