module lfsr( 
input clk,
input reset,
output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value; 

assign feedback_value = q[5] ^ q[3];

always @(r_reg) begin
	r_next = r_reg[4:1];
	r_next[4] = feedback_value;
end

always @(posedge clk) begin
	if (reset)
		r_reg <= 5'h0;
	else
		r_reg <= r_next;
end

assign q = r_reg[4:0];
	
endmodule