#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  2 22:25:46 2024
# Process ID: 19240
# Current directory: E:/zynq_project/axi_dma/axi_dma_sg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15692 E:\zynq_project\axi_dma\axi_dma_sg\axi_dma.xpr
# Log file: E:/zynq_project/axi_dma/axi_dma_sg/vivado.log
# Journal file: E:/zynq_project/axi_dma/axi_dma_sg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.xpr
INFO: [Project 1-313] Project file moved from 'E:/zynq_project/axi_dma/axi_dma' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 949.324 ; gain = 206.109
open_bd_design {E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.c_include_sg {1}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_sg_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_SG> at <0x0000_0000 [ 1G ]>
generate_target all [get_files  E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd]
Wrote  : <E:\zynq_project\axi_dma\axi_dma_sg\axi_dma.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file e:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file e:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1419.922 ; gain = 204.293
catch { config_ip_cache -export [get_ips -all system_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 2c5718ebc0b87139; cache size = 16.739 MB.
export_ip_user_files -of_objects [get_files E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 10 {system_axi_dma_0_0_synth_1 system_axi_smc_0_synth_1}
[Thu May  2 22:28:56 2024] Launched system_axi_dma_0_0_synth_1, system_axi_smc_0_synth_1...
Run output will be captured here:
system_axi_dma_0_0_synth_1: E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/system_axi_dma_0_0_synth_1/runme.log
system_axi_smc_0_synth_1: E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/system_axi_smc_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd] -directory E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.ip_user_files/sim_scripts -ip_user_files_dir E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.ip_user_files -ipstatic_source_dir E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/modelsim} {questa=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/questa} {riviera=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/riviera} {activehdl=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu May  2 22:29:29 2024] Launched system_axi_dma_0_0_synth_1, system_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
system_axi_dma_0_0_synth_1: E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/system_axi_dma_0_0_synth_1/runme.log
system_axi_smc_0_synth_1: E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/system_axi_smc_0_synth_1/runme.log
synth_1: E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/synth_1/runme.log
[Thu May  2 22:29:29 2024] Launched impl_1...
Run output will be captured here: E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1633.418 ; gain = 164.008
INFO: [Common 17-344] 'open_run' was cancelled
file mkdir E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk
write_hwdef -force  -file E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf
file copy -force E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/impl_1/system_wrapper.sysdef E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf

launch_sdk -workspace E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk -hwspec E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk -hwspec E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  2 22:41:24 2024...
