{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692788389615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692788389620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 18:59:49 2023 " "Processing started: Wed Aug 23 18:59:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692788389620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788389620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration " "Command: quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788389620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692788389853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692788389853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_bit_shift " "Found entity 1: iic_bit_shift" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK iic_ctrl.v(37) " "Verilog HDL Declaration information at iic_ctrl.v(37): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692788396263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl_tb " "Found entity 1: iic_ctrl_tb" {  } { { "../testbench/iic_ctrl_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/iic_ctrl_tb.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/m24lc04b.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/m24lc04b.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC04B " "Found entity 1: M24LC04B" {  } { { "../testbench/M24LC04B.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/M24LC04B.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/cail_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/cail_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param " "Found entity 1: cail_param" {  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/cail_param_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_tb " "Found entity 1: cail_param_tb" {  } { { "../testbench/cail_param_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/cail_param_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/cail_param_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_control " "Found entity 1: cail_param_control" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396271 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type cail_param_control_tb.v(10) " "Verilog HDL Declaration warning at cail_param_control_tb.v(10): \"type\" is SystemVerilog-2005 keyword" {  } { { "../testbench/cail_param_control_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1692788396272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_control_tb " "Found entity 1: cail_param_control_tb" {  } { { "../testbench/cail_param_control_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cail_param_control " "Elaborating entity \"cail_param_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692788396324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ee_wvalid_dly cail_param_control.v(39) " "Verilog HDL or VHDL warning at cail_param_control.v(39): object \"ee_wvalid_dly\" assigned a value but never read" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692788396325 "|cail_param_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ee_w_req cail_param_control.v(93) " "Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable \"ee_w_req\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692788396326 "|cail_param_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_r_addr cail_param_control.v(93) " "Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable \"ram_r_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692788396326 "|cail_param_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ee_w_num cail_param_control.v(93) " "Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable \"ee_w_num\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692788396326 "|cail_param_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ee_w_data cail_param_control.v(93) " "Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable \"ee_w_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692788396326 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[0\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[0\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396328 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[1\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[1\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396328 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[2\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[2\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396328 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[3\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[3\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396328 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[4\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[4\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[5\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[5\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[6\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[6\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_data\[7\] cail_param_control.v(93) " "Inferred latch for \"ee_w_data\[7\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[0\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[0\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[1\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[1\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[2\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[2\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[3\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[3\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[4\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[4\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[5\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[5\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[6\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[6\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[7\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[7\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[8\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[8\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[9\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[9\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[10\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[10\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[11\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[11\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[12\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[12\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[13\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[13\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[14\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[14\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_num\[15\] cail_param_control.v(93) " "Inferred latch for \"ee_w_num\[15\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[0\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[0\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396329 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[1\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[1\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[2\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[2\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[3\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[3\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[4\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[4\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[5\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[5\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[6\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[6\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[7\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[7\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[8\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[8\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_r_addr\[9\] cail_param_control.v(93) " "Inferred latch for \"ram_r_addr\[9\]\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee_w_req cail_param_control.v(93) " "Inferred latch for \"ee_w_req\" at cail_param_control.v(93)" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396330 "|cail_param_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl iic_ctrl:iic_ctrl " "Elaborating entity \"iic_ctrl\" for hierarchy \"iic_ctrl:iic_ctrl\"" {  } { { "../rtl/cail_param_control.v" "iic_ctrl" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788396339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_bit_shift iic_ctrl:iic_ctrl\|iic_bit_shift:iic_bit_shift " "Elaborating entity \"iic_bit_shift\" for hierarchy \"iic_ctrl:iic_ctrl\|iic_bit_shift:iic_bit_shift\"" {  } { { "../rtl/iic_ctrl.v" "iic_bit_shift" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788396341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(96) " "Verilog HDL assignment warning at iic_bit_shift.v(96): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(125) " "Verilog HDL assignment warning at iic_bit_shift.v(125): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(127) " "Verilog HDL assignment warning at iic_bit_shift.v(127): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(152) " "Verilog HDL assignment warning at iic_bit_shift.v(152): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(170) " "Verilog HDL assignment warning at iic_bit_shift.v(170): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(195) " "Verilog HDL assignment warning at iic_bit_shift.v(195): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(213) " "Verilog HDL assignment warning at iic_bit_shift.v(213): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(243) " "Verilog HDL assignment warning at iic_bit_shift.v(243): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692788396342 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cail_param cail_param:cail_param " "Elaborating entity \"cail_param\" for hierarchy \"cail_param:cail_param\"" {  } { { "../rtl/cail_param_control.v" "cail_param" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788396349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cail_param:cail_param\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cail_param:cail_param\|altsyncram:altsyncram_component\"" {  } { { "ip/cail_param.v" "altsyncram_component" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788396376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cail_param:cail_param\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cail_param:cail_param\|altsyncram:altsyncram_component\"" {  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788396377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cail_param:cail_param\|altsyncram:altsyncram_component " "Instantiated megafunction \"cail_param:cail_param\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692788396377 ""}  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692788396377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ln1 " "Found entity 1: altsyncram_4ln1" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788396415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788396415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ln1 cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated " "Elaborating entity \"altsyncram_4ln1\" for hierarchy \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788396415 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[0\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[1\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[2\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[3\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[4\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[5\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[6\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[7\] " "Synthesized away node \"cail_param:cail_param\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 88 0 0 } } { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788396460 "|cail_param_control|cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1692788396460 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1692788396460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 28 -1 0 } } { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692788396950 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692788396950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692788397084 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692788397484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788397514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692788397572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788397572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_req " "No output dependent on input pin \"wr_req\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_req " "No output dependent on input pin \"rd_req\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[0\] " "No output dependent on input pin \"wr_addr\[0\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[1\] " "No output dependent on input pin \"wr_addr\[1\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[2\] " "No output dependent on input pin \"wr_addr\[2\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[3\] " "No output dependent on input pin \"wr_addr\[3\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[4\] " "No output dependent on input pin \"wr_addr\[4\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[5\] " "No output dependent on input pin \"wr_addr\[5\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[6\] " "No output dependent on input pin \"wr_addr\[6\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[7\] " "No output dependent on input pin \"wr_addr\[7\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[8\] " "No output dependent on input pin \"wr_addr\[8\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[9\] " "No output dependent on input pin \"wr_addr\[9\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|wr_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[0\] " "No output dependent on input pin \"rd_addr\[0\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[1\] " "No output dependent on input pin \"rd_addr\[1\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[2\] " "No output dependent on input pin \"rd_addr\[2\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[3\] " "No output dependent on input pin \"rd_addr\[3\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[4\] " "No output dependent on input pin \"rd_addr\[4\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[5\] " "No output dependent on input pin \"rd_addr\[5\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[6\] " "No output dependent on input pin \"rd_addr\[6\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[7\] " "No output dependent on input pin \"rd_addr\[7\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[8\] " "No output dependent on input pin \"rd_addr\[8\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[9\] " "No output dependent on input pin \"rd_addr\[9\]\"" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692788397602 "|cail_param_control|rd_addr[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692788397602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692788397603 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692788397603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692788397603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692788397603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692788397603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692788397614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 18:59:57 2023 " "Processing ended: Wed Aug 23 18:59:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692788397614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692788397614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692788397614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788397614 ""}
