{"vcs1":{"timestamp_begin":1760927743.885583033, "rt":1.63, "ut":1.03, "st":0.18}}
{"vcselab":{"timestamp_begin":1760927745.579440467, "rt":0.65, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1760927746.287589663, "rt":0.23, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760927743.510293603}
{"VCS_COMP_START_TIME": 1760927743.510293603}
{"VCS_COMP_END_TIME": 1760927750.675400349}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog1 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371352}}
{"vcselab": {"peak_mem": 247084}}
