{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:58:31 2011 " "Info: Processing started: Sat Sep 10 20:58:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmatic.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file arithmatic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_process-low_level_definition " "Info: Found design unit 1: arithmetic_process-low_level_definition" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub8-low_level_definition " "Info: Found design unit 2: addsub8-low_level_definition" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 113 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_process " "Info: Found entity 1: arithmetic_process" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 addsub8 " "Info: Found entity 2: addsub8" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_flag_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file carry_flag_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag_logic-low_level_definition " "Info: Found design unit 1: carry_flag_logic-low_level_definition" {  } { { "carry_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/carry_flag_logic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag_logic " "Info: Found entity 1: carry_flag_logic" {  } { { "carry_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/carry_flag_logic.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-fun " "Info: Found design unit 1: clkdiv-fun" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip-low_level_definition " "Info: Found design unit 1: flip-low_level_definition" {  } { { "flip.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/flip.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 flip " "Info: Found entity 1: flip" {  } { { "flip.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/flip.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_capture.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file interrupt_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_capture-low_level_definition " "Info: Found design unit 1: interrupt_capture-low_level_definition" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_capture.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_capture " "Info: Found entity 1: interrupt_capture" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_capture.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file interrupt_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_logic-low_level_definition " "Info: Found design unit 1: interrupt_logic-low_level_definition" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_logic.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Info: Found entity 1: interrupt_logic" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_logic.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_strobe_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IO_strobe_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_strobe_logic-low_level_definition " "Info: Found design unit 1: IO_strobe_logic-low_level_definition" {  } { { "IO_strobe_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/IO_strobe_logic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 IO_strobe_logic " "Info: Found entity 1: IO_strobe_logic" {  } { { "IO_strobe_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/IO_strobe_logic.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_bus_processing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logical_bus_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logical_bus_processing-low_level_definition " "Info: Found design unit 1: logical_bus_processing-low_level_definition" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/logical_bus_processing.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 logical_bus_processing " "Info: Found entity 1: logical_bus_processing" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/logical_bus_processing.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAXII_PicoBlaze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MAXII_PicoBlaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAXII_PicoBlaze-Behavioral " "Info: Found design unit 1: MAXII_PicoBlaze-Behavioral" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAXII_PicoBlaze " "Info: Found entity 1: MAXII_PicoBlaze" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file picoblaze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 picoblaze-Behavioral " "Info: Found design unit 1: picoblaze-Behavioral" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 picoblaze " "Info: Found entity 1: picoblaze" {  } { { "picoblaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-low_level_definition " "Info: Found design unit 1: program_counter-low_level_definition" {  } { { "program_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/program_counter.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/program_counter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_and_flag_enable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_and_flag_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_and_flag_enable-low_level_definition " "Info: Found design unit 1: register_and_flag_enable-low_level_definition" {  } { { "register_and_flag_enable.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_and_flag_enable.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 register_and_flag_enable " "Info: Found entity 1: register_and_flag_enable" {  } { { "register_and_flag_enable.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_and_flag_enable.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-Behavioral " "Info: Found design unit 1: register_bank-Behavioral" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_Nx1-Behavioral " "Info: Found design unit 2: ram_Nx1-Behavioral" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Info: Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ram_Nx1 " "Info: Found entity 2: ram_Nx1" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_test-v1 " "Info: Found design unit 1: ROM_test-v1" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ROM_test " "Info: Found entity 1: ROM_test" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rotate-low_level_definition " "Info: Found design unit 1: shift_rotate-low_level_definition" {  } { { "shift_rotate.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/shift_rotate.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 shift_rotate " "Info: Found entity 1: shift_rotate" {  } { { "shift_rotate.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/shift_rotate.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file stack_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_counter-low_level_definition " "Info: Found design unit 1: stack_counter-low_level_definition" {  } { { "stack_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_counter.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 stack_counter " "Info: Found entity 1: stack_counter" {  } { { "stack_counter.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_counter.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file stack_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_ram-low_level_definition " "Info: Found design unit 1: stack_ram-low_level_definition" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_ram.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_x1s-Behavioral " "Info: Found design unit 2: ram_x1s-Behavioral" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_ram.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 stack_ram " "Info: Found entity 1: stack_ram" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_ram.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ram_x1s " "Info: Found entity 2: ram_x1s" {  } { { "stack_ram.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_ram.vhd" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T_state_and_Reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file T_state_and_Reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_state_and_Reset-low_level_definition " "Info: Found design unit 1: T_state_and_Reset-low_level_definition" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 T_state_and_Reset " "Info: Found entity 1: T_state_and_Reset" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zero_flag_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_flag_logic-low_level_definition " "Info: Found design unit 1: zero_flag_logic-low_level_definition" {  } { { "zero_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/zero_flag_logic.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 zero_flag_logic " "Info: Found entity 1: zero_flag_logic" {  } { { "zero_flag_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/zero_flag_logic.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAXII_PicoBlaze " "Info: Elaborating entity \"MAXII_PicoBlaze\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_strobe MAXII_PicoBlaze.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at MAXII_PicoBlaze.vhd(72): object \"read_strobe\" assigned a value but never read" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clk_div " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clk_div\"" {  } { { "MAXII_PicoBlaze.vhd" "clk_div" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze picoblaze:processor " "Info: Elaborating entity \"picoblaze\" for hierarchy \"picoblaze:processor\"" {  } { { "MAXII_PicoBlaze.vhd" "processor" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_strobe_logic picoblaze:processor\|IO_strobe_logic:IO_strobes " "Info: Elaborating entity \"IO_strobe_logic\" for hierarchy \"picoblaze:processor\|IO_strobe_logic:IO_strobes\"" {  } { { "picoblaze.vhd" "IO_strobes" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_process picoblaze:processor\|arithmetic_process:arithmetic_group " "Info: Elaborating entity \"arithmetic_process\" for hierarchy \"picoblaze:processor\|arithmetic_process:arithmetic_group\"" {  } { { "picoblaze.vhd" "arithmetic_group" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 445 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub8 picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module " "Info: Elaborating entity \"addsub8\" for hierarchy \"picoblaze:processor\|arithmetic_process:arithmetic_group\|addsub8:add_sub_module\"" {  } { { "arithmatic.vhd" "add_sub_module" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rotate picoblaze:processor\|shift_rotate:shift_group " "Info: Elaborating entity \"shift_rotate\" for hierarchy \"picoblaze:processor\|shift_rotate:shift_group\"" {  } { { "picoblaze.vhd" "shift_group" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 455 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_bus_processing picoblaze:processor\|logical_bus_processing:logical_group " "Info: Elaborating entity \"logical_bus_processing\" for hierarchy \"picoblaze:processor\|logical_bus_processing:logical_group\"" {  } { { "picoblaze.vhd" "logical_group" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 472 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel logical_bus_processing.vhd(35) " "Warning (10036): Verilog HDL or VHDL warning at logical_bus_processing.vhd(35): object \"sel\" assigned a value but never read" {  } { { "logical_bus_processing.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/logical_bus_processing.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_state_and_Reset picoblaze:processor\|T_state_and_Reset:basic_control " "Info: Elaborating entity \"T_state_and_Reset\" for hierarchy \"picoblaze:processor\|T_state_and_Reset:basic_control\"" {  } { { "picoblaze.vhd" "basic_control" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_and_flag_enable picoblaze:processor\|register_and_flag_enable:reg_and_flag_enables " "Info: Elaborating entity \"register_and_flag_enable\" for hierarchy \"picoblaze:processor\|register_and_flag_enable:reg_and_flag_enables\"" {  } { { "picoblaze.vhd" "reg_and_flag_enables" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_flag_logic picoblaze:processor\|carry_flag_logic:carry_logic " "Info: Elaborating entity \"carry_flag_logic\" for hierarchy \"picoblaze:processor\|carry_flag_logic:carry_logic\"" {  } { { "picoblaze.vhd" "carry_logic" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 502 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag_logic picoblaze:processor\|zero_flag_logic:zero_logic " "Info: Elaborating entity \"zero_flag_logic\" for hierarchy \"picoblaze:processor\|zero_flag_logic:zero_logic\"" {  } { { "picoblaze.vhd" "zero_logic" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter picoblaze:processor\|program_counter:prog_count " "Info: Elaborating entity \"program_counter\" for hierarchy \"picoblaze:processor\|program_counter:prog_count\"" {  } { { "picoblaze.vhd" "prog_count" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 527 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank picoblaze:processor\|register_bank:data_registers " "Info: Elaborating entity \"register_bank\" for hierarchy \"picoblaze:processor\|register_bank:data_registers\"" {  } { { "picoblaze.vhd" "data_registers" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 546 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_Nx1 picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit " "Info: Elaborating entity \"ram_Nx1\" for hierarchy \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\"" {  } { { "register_bank.vhd" "\\bus_width_loop:0:data_register_bit" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_ram picoblaze:processor\|stack_ram:stack_memory " "Info: Elaborating entity \"stack_ram\" for hierarchy \"picoblaze:processor\|stack_ram:stack_memory\"" {  } { { "picoblaze.vhd" "stack_memory" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 558 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_x1s picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit " "Info: Elaborating entity \"ram_x1s\" for hierarchy \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\"" {  } { { "stack_ram.vhd" "\\bus_width_loop:0:stack_ram_bit" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/stack_ram.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_counter picoblaze:processor\|stack_counter:stack_control " "Info: Elaborating entity \"stack_counter\" for hierarchy \"picoblaze:processor\|stack_counter:stack_control\"" {  } { { "picoblaze.vhd" "stack_control" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_capture picoblaze:processor\|interrupt_capture:get_interrupt " "Info: Elaborating entity \"interrupt_capture\" for hierarchy \"picoblaze:processor\|interrupt_capture:get_interrupt\"" {  } { { "picoblaze.vhd" "get_interrupt" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 583 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_logic picoblaze:processor\|interrupt_logic:interrupt_control " "Info: Elaborating entity \"interrupt_logic\" for hierarchy \"picoblaze:processor\|interrupt_logic:interrupt_control\"" {  } { { "picoblaze.vhd" "interrupt_control" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/picoblaze.vhd" 593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_test ROM_test:program " "Info: Elaborating entity \"ROM_test\" for hierarchy \"ROM_test:program\"" {  } { { "MAXII_PicoBlaze.vhd" "program" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[1\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[1\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[4\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[4\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[5\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[5\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ROM_test:program\|dout\[6\] data_in GND " "Warning (14130): Reduced register \"ROM_test:program\|dout\[6\]\" with stuck data_in port to stuck value GND" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_capture:get_interrupt\|clean_interrupt data_in GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_capture:get_interrupt\|clean_interrupt\" with stuck data_in port to stuck value GND" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_capture.vhd" 26 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_capture:get_interrupt\|active_interrupt_pulse data_in GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_capture:get_interrupt\|active_interrupt_pulse\" with stuck data_in port to stuck value GND" {  } { { "interrupt_capture.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_capture.vhd" 48 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry " "Warning (14110): No clock transition on \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry\" register due to stuck clock or clock enable" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_logic.vhd" 25 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_carry\" with stuck clock_enable port to stuck value GND" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_logic.vhd" 25 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero " "Warning (14110): No clock transition on \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero\" register due to stuck clock or clock enable" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_logic.vhd" 26 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|interrupt_logic:interrupt_control\|shaddow_zero\" with stuck clock_enable port to stuck value GND" {  } { { "interrupt_logic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/interrupt_logic.vhd" 26 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[3\] ROM_test:program\|dout\[2\] " "Info: Duplicate register \"ROM_test:program\|dout\[3\]\" merged to single register \"ROM_test:program\|dout\[2\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[9\] ROM_test:program\|dout\[8\] " "Info: Duplicate register \"ROM_test:program\|dout\[9\]\" merged to single register \"ROM_test:program\|dout\[8\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[10\] ROM_test:program\|dout\[8\] " "Info: Duplicate register \"ROM_test:program\|dout\[10\]\" merged to single register \"ROM_test:program\|dout\[8\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ROM_test:program\|dout\[14\] ROM_test:program\|dout\[12\] " "Info: Duplicate register \"ROM_test:program\|dout\[14\]\" merged to single register \"ROM_test:program\|dout\[12\]\"" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:7:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:6:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:5:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:4:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:3:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:2:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:1:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\] " "Warning (14110): No clock transition on \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\]\" register due to stuck clock or clock enable" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\] clock_enable GND " "Warning (14130): Reduced register \"picoblaze:processor\|register_bank:data_registers\|ram_Nx1:\\bus_width_loop:0:data_register_bit\|rambit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "register_bank.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/register_bank.vhd" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 43 " "Info: 43 registers lost all their fanouts during netlist optimizations. The first 43 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|interrupt_logic:interrupt_control\|interrupt_enable " "Info: Register \"picoblaze:processor\|interrupt_logic:interrupt_control\|interrupt_enable\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[4\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[5\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[6\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:1:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:4:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:5:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:6:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|Dout\[7\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|Dout\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:0:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:2:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:3:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[0\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[2\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[1\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[3\] " "Info: Register \"picoblaze:processor\|stack_ram:stack_memory\|ram_x1s:\\bus_width_loop:7:stack_ram_bit\|rambit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_counter:stack_control\|count_value\[1\] " "Info: Register \"picoblaze:processor\|stack_counter:stack_control\|count_value\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "picoblaze:processor\|stack_counter:stack_control\|count_value\[0\] " "Info: Register \"picoblaze:processor\|stack_counter:stack_control\|count_value\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Info: Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Info: Implemented 182 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:58:38 2011 " "Info: Processing ended: Sat Sep 10 20:58:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:58:39 2011 " "Info: Processing started: Sat Sep 10 20:58:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAXII_PicoBlaze EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"MAXII_PicoBlaze\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cpuclk Global clock " "Info: Automatically promoted signal \"cpuclk\" to use Global clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 79 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted signal \"clk\" to use Global clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clkdiv:clk_div\|s_clk Global clock " "Info: Automatically promoted some destinations of signal \"clkdiv:clk_div\|s_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clkdiv:clk_div\|s_clk " "Info: Destination \"clkdiv:clk_div\|s_clk\" may be non-global or may not use global clock" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpuclk " "Info: Destination \"cpuclk\" may be non-global or may not use global clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 79 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_n Global clock " "Info: Automatically promoted some destinations of signal \"reset_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 " "Info: Destination \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2\" may be non-global or may not use global clock" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 " "Info: Destination \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1\" may be non-global or may not use global clock" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset_n " "Info: Pin \"reset_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { reset_n } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 15 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.064 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[3\]~reg0 1 REG LAB_X6_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y1; Fanout = 1; REG Node = 'output\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 139 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(2.322 ns) 4.064 ns output\[3\] 2 PIN PIN_49 0 " "Info: 2: + IC(1.742 ns) + CELL(2.322 ns) = 4.064 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'output\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { output[3]~reg0 output[3] } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 57.14 % ) " "Info: Total cell delay = 2.322 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.742 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.742 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { output[3]~reg0 output[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Info: Average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.fit.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:58:42 2011 " "Info: Processing ended: Sat Sep 10 20:58:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:58:43 2011 " "Info: Processing started: Sat Sep 10 20:58:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:58:44 2011 " "Info: Processing ended: Sat Sep 10 20:58:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 20:58:45 2011 " "Info: Processing started: Sat Sep 10 20:58:45 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divclkdelay " "Info: Detected ripple clock \"divclkdelay\" as buffer" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 77 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "divclkdelay" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cpuclk " "Info: Detected gated clock \"cpuclk\" as buffer" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 79 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpuclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:clk_div\|s_clk " "Info: Detected ripple clock \"clkdiv:clk_div\|s_clk\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:clk_div\|s_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkdiv:clk_div\|\\clk_div:cnt\[13\] register clkdiv:clk_div\|\\clk_div:cnt\[19\] 80.76 MHz 12.383 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.76 MHz between source register \"clkdiv:clk_div\|\\clk_div:cnt\[13\]\" and destination register \"clkdiv:clk_div\|\\clk_div:cnt\[19\]\" (period= 12.383 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.674 ns + Longest register register " "Info: + Longest register to register delay is 11.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:clk_div\|\\clk_div:cnt\[13\] 1 REG LC_X2_Y2_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N4; Fanout = 3; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(0.978 ns) 3.570 ns clkdiv:clk_div\|Add0~343 2 COMB LC_X3_Y1_N8 2 " "Info: 2: + IC(2.592 ns) + CELL(0.978 ns) = 3.570 ns; Loc. = LC_X3_Y1_N8; Fanout = 2; COMB Node = 'clkdiv:clk_div\|Add0~343'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clkdiv:clk_div|\clk_div:cnt[13] clkdiv:clk_div|Add0~343 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.969 ns clkdiv:clk_div\|Add0~345 3 COMB LC_X3_Y1_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.399 ns) = 3.969 ns; Loc. = LC_X3_Y1_N9; Fanout = 6; COMB Node = 'clkdiv:clk_div\|Add0~345'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clkdiv:clk_div|Add0~343 clkdiv:clk_div|Add0~345 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.203 ns clkdiv:clk_div\|Add0~338 4 COMB LC_X4_Y1_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(1.234 ns) = 5.203 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; COMB Node = 'clkdiv:clk_div\|Add0~338'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { clkdiv:clk_div|Add0~345 clkdiv:clk_div|Add0~338 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.511 ns) 8.311 ns clkdiv:clk_div\|Equal0~208 5 COMB LC_X3_Y2_N3 1 " "Info: 5: + IC(2.597 ns) + CELL(0.511 ns) = 8.311 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; COMB Node = 'clkdiv:clk_div\|Equal0~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clkdiv:clk_div|Add0~338 clkdiv:clk_div|Equal0~208 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 9.239 ns clkdiv:clk_div\|Equal0~209 6 COMB LC_X3_Y2_N2 8 " "Info: 6: + IC(0.728 ns) + CELL(0.200 ns) = 9.239 ns; Loc. = LC_X3_Y2_N2; Fanout = 8; COMB Node = 'clkdiv:clk_div\|Equal0~209'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { clkdiv:clk_div|Equal0~208 clkdiv:clk_div|Equal0~209 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(1.183 ns) 11.674 ns clkdiv:clk_div\|\\clk_div:cnt\[19\] 7 REG LC_X3_Y2_N5 2 " "Info: 7: + IC(1.252 ns) + CELL(1.183 ns) = 11.674 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { clkdiv:clk_div|Equal0~209 clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 38.59 % ) " "Info: Total cell delay = 4.505 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.169 ns ( 61.41 % ) " "Info: Total interconnect delay = 7.169 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] clkdiv:clk_div|Add0~343 clkdiv:clk_div|Add0~345 clkdiv:clk_div|Add0~338 clkdiv:clk_div|Equal0~208 clkdiv:clk_div|Equal0~209 clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] {} clkdiv:clk_div|Add0~343 {} clkdiv:clk_div|Add0~345 {} clkdiv:clk_div|Add0~338 {} clkdiv:clk_div|Equal0~208 {} clkdiv:clk_div|Equal0~209 {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 2.592ns 0.000ns 0.000ns 2.597ns 0.728ns 1.252ns } { 0.000ns 0.978ns 0.399ns 1.234ns 0.511ns 0.200ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns clkdiv:clk_div\|\\clk_div:cnt\[19\] 2 REG LC_X3_Y2_N5 2 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.494 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns clkdiv:clk_div\|\\clk_div:cnt\[13\] 2 REG LC_X2_Y2_N4 3 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X2_Y2_N4; Fanout = 3; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[13] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[13] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] clkdiv:clk_div|Add0~343 clkdiv:clk_div|Add0~345 clkdiv:clk_div|Add0~338 clkdiv:clk_div|Equal0~208 clkdiv:clk_div|Equal0~209 clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] {} clkdiv:clk_div|Add0~343 {} clkdiv:clk_div|Add0~345 {} clkdiv:clk_div|Add0~338 {} clkdiv:clk_div|Equal0~208 {} clkdiv:clk_div|Equal0~209 {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 2.592ns 0.000ns 0.000ns 2.597ns 0.728ns 1.252ns } { 0.000ns 0.978ns 0.399ns 1.234ns 0.511ns 0.200ns 1.183ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[13] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM_test:program\|dout\[12\] picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out clk 1.159 ns " "Info: Found hold time violation between source  pin or register \"ROM_test:program\|dout\[12\]\" and destination pin or register \"picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out\" for clock \"clk\" (Hold time is 1.159 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.469 ns + Largest " "Info: + Largest clock skew is 4.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.960 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(1.294 ns) 12.867 ns divclkdelay 3 REG LC_X2_Y3_N3 1 " "Info: 3: + IC(4.703 ns) + CELL(1.294 ns) = 12.867 ns; Loc. = LC_X2_Y3_N3; Fanout = 1; REG Node = 'divclkdelay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { clkdiv:clk_div|s_clk divclkdelay } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 13.462 ns cpuclk 4 COMB LC_X2_Y3_N3 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 13.462 ns; Loc. = LC_X2_Y3_N3; Fanout = 58; COMB Node = 'cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { divclkdelay cpuclk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.918 ns) 16.960 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 5 REG LC_X3_Y3_N7 1 " "Info: 5: + IC(2.580 ns) + CELL(0.918 ns) = 16.960 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 30.85 % ) " "Info: Total cell delay = 5.233 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.727 ns ( 69.15 % ) " "Info: Total interconnect delay = 11.727 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 12.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(0.918 ns) 12.491 ns ROM_test:program\|dout\[12\] 3 REG LC_X6_Y3_N7 39 " "Info: 3: + IC(4.703 ns) + CELL(0.918 ns) = 12.491 ns; Loc. = LC_X6_Y3_N7; Fanout = 39; REG Node = 'ROM_test:program\|dout\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 26.77 % ) " "Info: Total cell delay = 3.344 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.147 ns ( 73.23 % ) " "Info: Total interconnect delay = 9.147 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[12] {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[12] {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.155 ns - Shortest register register " "Info: - Shortest register to register delay is 3.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM_test:program\|dout\[12\] 1 REG LC_X6_Y3_N7 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N7; Fanout = 39; REG Node = 'ROM_test:program\|dout\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_test:program|dout[12] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.094 ns) + CELL(1.061 ns) 3.155 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 2 REG LC_X3_Y3_N7 1 " "Info: 2: + IC(2.094 ns) + CELL(1.061 ns) = 3.155 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ROM_test:program|dout[12] picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 33.63 % ) " "Info: Total cell delay = 1.061 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 66.37 % ) " "Info: Total interconnect delay = 2.094 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ROM_test:program|dout[12] picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.155 ns" { ROM_test:program|dout[12] {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 2.094ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "arithmatic.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[12] {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ROM_test:program|dout[12] picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.155 ns" { ROM_test:program|dout[12] {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 2.094ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 reset_n clk -7.099 ns register " "Info: tsu for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1\" (data pin = \"reset_n\", clock pin = \"clk\") is -7.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.934 ns + Longest pin register " "Info: + Longest pin to register delay is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_n 1 PIN PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.998 ns) + CELL(0.804 ns) 6.934 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 2 REG LC_X2_Y2_N3 1 " "Info: 2: + IC(4.998 ns) + CELL(0.804 ns) = 6.934 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.802 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 27.92 % ) " "Info: Total cell delay = 1.936 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.998 ns ( 72.08 % ) " "Info: Total interconnect delay = 4.998 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.998ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.366 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 14.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.258 ns) + CELL(0.740 ns) 10.868 ns cpuclk 3 COMB LC_X2_Y3_N3 58 " "Info: 3: + IC(3.258 ns) + CELL(0.740 ns) = 10.868 ns; Loc. = LC_X2_Y3_N3; Fanout = 58; COMB Node = 'cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { clkdiv:clk_div|s_clk cpuclk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.918 ns) 14.366 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 4 REG LC_X2_Y2_N3 1 " "Info: 4: + IC(2.580 ns) + CELL(0.918 ns) = 14.366 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.084 ns ( 28.43 % ) " "Info: Total cell delay = 4.084 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.282 ns ( 71.57 % ) " "Info: Total interconnect delay = 10.282 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { clk clkdiv:clk_div|s_clk cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.444ns 3.258ns 2.580ns } { 0.000ns 1.132ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.998ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { clk clkdiv:clk_div|s_clk cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.444ns 3.258ns 2.580ns } { 0.000ns 1.132ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[5\] output\[5\]~reg0 17.182 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[5\]\" through register \"output\[5\]~reg0\" is 17.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(0.918 ns) 12.491 ns output\[5\]~reg0 3 REG LC_X6_Y1_N1 1 " "Info: 3: + IC(4.703 ns) + CELL(0.918 ns) = 12.491 ns; Loc. = LC_X6_Y1_N1; Fanout = 1; REG Node = 'output\[5\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { clkdiv:clk_div|s_clk output[5]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 139 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 26.77 % ) " "Info: Total cell delay = 3.344 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.147 ns ( 73.23 % ) " "Info: Total interconnect delay = 9.147 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk output[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[5]~reg0 {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 139 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.315 ns + Longest register pin " "Info: + Longest register to pin delay is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[5\]~reg0 1 REG LC_X6_Y1_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N1; Fanout = 1; REG Node = 'output\[5\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 139 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(2.322 ns) 4.315 ns output\[5\] 2 PIN PIN_51 0 " "Info: 2: + IC(1.993 ns) + CELL(2.322 ns) = 4.315 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { output[5]~reg0 output[5] } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 53.81 % ) " "Info: Total cell delay = 2.322 ns ( 53.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.19 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { output[5]~reg0 output[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { output[5]~reg0 {} output[5] {} } { 0.000ns 1.993ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk output[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[5]~reg0 {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { output[5]~reg0 output[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { output[5]~reg0 {} output[5] {} } { 0.000ns 1.993ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 reset_n clk 10.253 ns register " "Info: th for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2\" (data pin = \"reset_n\", clock pin = \"clk\") is 10.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.960 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/clkdiv.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(1.294 ns) 12.867 ns divclkdelay 3 REG LC_X2_Y3_N3 1 " "Info: 3: + IC(4.703 ns) + CELL(1.294 ns) = 12.867 ns; Loc. = LC_X2_Y3_N3; Fanout = 1; REG Node = 'divclkdelay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { clkdiv:clk_div|s_clk divclkdelay } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 13.462 ns cpuclk 4 COMB LC_X2_Y3_N3 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 13.462 ns; Loc. = LC_X2_Y3_N3; Fanout = 58; COMB Node = 'cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { divclkdelay cpuclk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.918 ns) 16.960 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 5 REG LC_X2_Y2_N8 13 " "Info: 5: + IC(2.580 ns) + CELL(0.918 ns) = 16.960 ns; Loc. = LC_X2_Y2_N8; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 30.85 % ) " "Info: Total cell delay = 5.233 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.727 ns ( 69.15 % ) " "Info: Total interconnect delay = 11.727 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.928 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_n 1 PIN PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/MAXII_PicoBlaze.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.992 ns) + CELL(0.804 ns) 6.928 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 2 REG LC_X2_Y2_N8 13 " "Info: 2: + IC(4.992 ns) + CELL(0.804 ns) = 6.928 ns; Loc. = LC_X2_Y2_N8; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "C:/altera/work/MAXII240T100C5N/Coolrunner II version of Picoblaze/exsample/MAXII_PicoBlaze_OK1/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 27.94 % ) " "Info: Total cell delay = 1.936 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.992 ns ( 72.06 % ) " "Info: Total interconnect delay = 4.992 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.992ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.992ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 20:58:47 2011 " "Info: Processing ended: Sat Sep 10 20:58:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Info: Quartus II Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
