// Seed: 1850833521
module module_0 #(
    parameter id_10 = 32'd18,
    parameter id_14 = 32'd28
) (
    input  wire id_0,
    output wor  id_1,
    output wor  id_2,
    output tri1 module_0,
    input  tri0 id_4,
    output tri  id_5,
    input  wand id_6,
    output wand id_7
);
  uwire id_9;
  assign id_9 = 1;
  logic _id_10;
  localparam id_11 = 1;
  wire [1 : id_10] id_12;
  logic [7:0] id_13;
  tri0 _id_14, id_15;
  assign id_15 = 1;
  wire id_16, id_17;
  assign id_13['d0==id_14] = id_16;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    output uwire id_8,
    output logic id_9
);
  assign id_8 = 1;
  xnor primCall (id_9, id_0, id_4, id_3);
  initial id_9 <= id_2;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_8,
      id_7,
      id_5,
      id_8,
      id_1,
      id_8
  );
endmodule
