library ieee;
	use ieee.std_logic_1164.all;
	use ieee.std_logic_arith.all;
	use ieee.std_logic_unsigned.all;

entity ALU is
   port(
      OP : in std_logic_vector(1 downto 0);
      A  : in std_logic_vector(7 downto 0);
      B  : in std_logic_vector(7 downto 0);
      Q  : in std_logic_vector(7 downto 0)
   );
end ALU;

architecture BEH of ALU is
begin
  Q <= A  +  B when (OP = 0) else
       A  -  B when (OP = 1) else
       A and B when (OP = 2) else
       A or  B when (OP = 3) else
       (others => '0');
       
end BEH;
