

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Dec 19 08:56:05 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  6.030 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       68|  51.000 ns|  0.578 us|    6|   68|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_14_1  |        4|       66|         3|          2|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_94_p2      |         +|   0|  0|  14|           6|           1|
    |ap_condition_204       |       and|   0|  0|   2|           1|           1|
    |ap_condition_208       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1068_fu_106_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln14_fu_88_p2     |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  59|          79|          76|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_72_p4     |   9|          2|    1|          2|
    |ap_return                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1              |  14|          3|    6|         18|
    |x_fu_38                           |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  91|         20|   19|         45|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln14_reg_127                  |  6|   0|    6|          0|
    |ap_CS_fsm                         |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_return_preg                    |  1|   0|    1|          0|
    |icmp_ln1068_reg_142               |  1|   0|    1|          0|
    |icmp_ln14_reg_123                 |  1|   0|    1|          0|
    |merge_reg_68                      |  1|   0|    1|          0|
    |x_fu_38                           |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 22|   0|   22|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_return                       |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|modulus_digits_data_V_address0  |  out|    5|   ap_memory|         modulus_digits_data_V|         array|
|modulus_digits_data_V_ce0       |  out|    1|   ap_memory|         modulus_digits_data_V|         array|
|modulus_digits_data_V_q0        |   in|   64|   ap_memory|         modulus_digits_data_V|         array|
|result_digits_data_V_address0   |  out|    5|   ap_memory|          result_digits_data_V|         array|
|result_digits_data_V_ce0        |  out|    1|   ap_memory|          result_digits_data_V|         array|
|result_digits_data_V_q0         |   in|   64|   ap_memory|          result_digits_data_V|         array|
+--------------------------------+-----+-----+------------+------------------------------+--------------+

