// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_loop_14 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_6_address0,
        x_6_ce0,
        x_6_we0,
        x_6_d0,
        x_4_address0,
        x_4_ce0,
        x_4_we0,
        x_4_d0,
        x_2_address0,
        x_2_ce0,
        x_2_we0,
        x_2_d0,
        x_address0,
        x_ce0,
        x_we0,
        x_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] x_6_address0;
output   x_6_ce0;
output   x_6_we0;
output  [31:0] x_6_d0;
output  [7:0] x_4_address0;
output   x_4_ce0;
output   x_4_we0;
output  [31:0] x_4_d0;
output  [7:0] x_2_address0;
output   x_2_ce0;
output   x_2_we0;
output  [31:0] x_2_d0;
output  [7:0] x_address0;
output   x_ce0;
output   x_we0;
output  [31:0] x_d0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0;
output  [6:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0;

reg ap_idle;
reg x_6_ce0;
reg x_6_we0;
reg x_4_ce0;
reg x_4_we0;
reg x_2_ce0;
reg x_2_we0;
reg x_ce0;
reg x_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln147_fu_238_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [10:0] i_reg_346;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln150_fu_272_p1;
reg   [1:0] trunc_ln150_reg_395;
wire   [63:0] zext_ln149_fu_260_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln150_fu_331_p1;
reg   [10:0] i_7_fu_70;
wire   [10:0] add_ln147_fu_244_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i;
wire   [31:0] bitcast_ln150_fu_314_p1;
wire   [6:0] lshr_ln149_2_fu_250_p4;
wire   [2:0] tmp_3_fu_284_p9;
wire   [15:0] tmp_3_fu_284_p10;
wire   [31:0] x_f32_fu_306_p3;
wire   [7:0] lshr_ln150_2_fu_322_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_83_16_1_1_U157(
    .din0(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0),
    .din1(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0),
    .din2(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0),
    .din3(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0),
    .din4(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0),
    .din5(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0),
    .din6(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0),
    .din7(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0),
    .din8(tmp_3_fu_284_p9),
    .dout(tmp_3_fu_284_p10)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln147_fu_238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_7_fu_70 <= add_ln147_fu_244_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_7_fu_70 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_346 <= ap_sig_allocacmp_i;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln150_reg_395 <= trunc_ln150_fu_272_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_fu_238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 11'd0;
    end else begin
        ap_sig_allocacmp_i = i_7_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln150_reg_395 == 2'd1))) begin
        x_2_we0 = 1'b1;
    end else begin
        x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln150_reg_395 == 2'd2))) begin
        x_4_we0 = 1'b1;
    end else begin
        x_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln150_reg_395 == 2'd3))) begin
        x_6_we0 = 1'b1;
    end else begin
        x_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln150_reg_395 == 2'd0))) begin
        x_we0 = 1'b1;
    end else begin
        x_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 = zext_ln149_fu_260_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 = zext_ln149_fu_260_p1;

assign add_ln147_fu_244_p2 = (ap_sig_allocacmp_i + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln150_fu_314_p1 = x_f32_fu_306_p3;

assign icmp_ln147_fu_238_p2 = ((ap_sig_allocacmp_i == 11'd1024) ? 1'b1 : 1'b0);

assign lshr_ln149_2_fu_250_p4 = {{ap_sig_allocacmp_i[9:3]}};

assign lshr_ln150_2_fu_322_p4 = {{i_reg_346[9:2]}};

assign tmp_3_fu_284_p9 = i_reg_346[2:0];

assign trunc_ln150_fu_272_p1 = ap_sig_allocacmp_i[1:0];

assign x_2_address0 = zext_ln150_fu_331_p1;

assign x_2_d0 = bitcast_ln150_fu_314_p1;

assign x_4_address0 = zext_ln150_fu_331_p1;

assign x_4_d0 = bitcast_ln150_fu_314_p1;

assign x_6_address0 = zext_ln150_fu_331_p1;

assign x_6_d0 = bitcast_ln150_fu_314_p1;

assign x_address0 = zext_ln150_fu_331_p1;

assign x_d0 = bitcast_ln150_fu_314_p1;

assign x_f32_fu_306_p3 = {{tmp_3_fu_284_p10}, {16'd0}};

assign zext_ln149_fu_260_p1 = lshr_ln149_2_fu_250_p4;

assign zext_ln150_fu_331_p1 = lshr_ln150_2_fu_322_p4;

endmodule //activation_accelerator_activation_accelerator_Pipeline_loop_14
