{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@geiione " "Can't contact license server \"1718@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828249680 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@geiione " "Can't contact license server \"1717@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828251934 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@geiione " "Can't contact license server \"1800@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828254186 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@192.168.89.8 " "Can't contact license server \"1718@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828264190 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@192.168.89.8 " "Can't contact license server \"1717@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828274192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465828274225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465828274259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 16:30:47 2016 " "Processing started: Mon Jun 13 16:30:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465828274259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465828274259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_cyclone3 -c de0_cyclone3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_cyclone3 -c de0_cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465828274259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1465828275051 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828275189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:19 Progress: Loading nios/nios.qsys " "2016.06.13.16:31:19 Progress: Loading nios/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828279712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Reading input file " "2016.06.13.16:31:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Adding clk \[clock_source 13.0\] " "2016.06.13.16:31:20 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Parameterizing module clk " "2016.06.13.16:31:20 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Adding data_ctr \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.13.16:31:20 Progress: Adding data_ctr \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Parameterizing module data_ctr " "2016.06.13.16:31:20 Progress: Parameterizing module data_ctr" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Adding data_ch1 \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.13.16:31:20 Progress: Adding data_ch1 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Parameterizing module data_ch1 " "2016.06.13.16:31:20 Progress: Parameterizing module data_ch1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Adding data_ch9 \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.13.16:31:20 Progress: Adding data_ch9 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Parameterizing module data_ch9 " "2016.06.13.16:31:20 Progress: Parameterizing module data_ch9" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:20 Progress: Adding CPU \[altera_nios2_qsys 13.0\] " "2016.06.13.16:31:20 Progress: Adding CPU \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828280576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Parameterizing module CPU " "2016.06.13.16:31:21 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Adding data_clk \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.13.16:31:21 Progress: Adding data_clk \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Parameterizing module data_clk " "2016.06.13.16:31:21 Progress: Parameterizing module data_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2016.06.13.16:31:21 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Parameterizing module onchip_memory " "2016.06.13.16:31:21 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2016.06.13.16:31:21 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Parameterizing module jtag_uart " "2016.06.13.16:31:21 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:21 Progress: Adding uart \[altera_avalon_uart 13.0.1.99.2\] " "2016.06.13.16:31:21 Progress: Adding uart \[altera_avalon_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828281962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Parameterizing module uart " "2016.06.13.16:31:22 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 13.0.1.99.2\] " "2016.06.13.16:31:22 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Parameterizing module sdram_controller " "2016.06.13.16:31:22 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Adding spi \[altera_avalon_spi 13.0.1.99.2\] " "2016.06.13.16:31:22 Progress: Adding spi \[altera_avalon_spi 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Parameterizing module spi " "2016.06.13.16:31:22 Progress: Parameterizing module spi" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Adding cmv_transmit_data \[altera_avalon_pio 13.0.1.99.2\] " "2016.06.13.16:31:22 Progress: Adding cmv_transmit_data \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Parameterizing module cmv_transmit_data " "2016.06.13.16:31:22 Progress: Parameterizing module cmv_transmit_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Building connections " "2016.06.13.16:31:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Parameterizing connections " "2016.06.13.16:31:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:22 Progress: Validating " "2016.06.13.16:31:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828282805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.13.16:31:23 Progress: Done reading input file " "2016.06.13.16:31:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828283819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828285756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 12 modules, 52 connections " "Pipeline_bridge_swap_transform: After transform: 12 modules, 52 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828286127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828286135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 25 modules, 101 connections " "Merlin_translator_transform: After transform: 25 modules, 101 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828287065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 51 modules, 260 connections " "Merlin_domain_transform: After transform: 51 modules, 260 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828288154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 64 modules, 309 connections " "Merlin_router_transform: After transform: 64 modules, 309 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828288541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 65 modules, 312 connections " "Merlin_burst_transform: After transform: 65 modules, 312 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828288685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 67 modules, 261 connections " "Reset_adaptation_transform: After transform: 67 modules, 261 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828288791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 92 modules, 323 connections " "Merlin_network_to_switch_transform: After transform: 92 modules, 323 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828289160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 94 modules, 329 connections " "Merlin_width_transform: After transform: 94 modules, 329 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828289346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 94 modules, 329 connections " "Merlin_mm_transform: After transform: 94 modules, 329 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828289453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 95 modules, 332 connections " "Merlin_interrupt_mapper_transform: After transform: 95 modules, 332 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828289530 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for uart:s1:dataavailable (dataavailable)\" " "Nios: \"No matching role found for uart:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290618 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for uart:s1:readyfordata (readyfordata)\" " "Nios: \"No matching role found for uart:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290619 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290637 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290637 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290637 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290638 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290638 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290638 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290638 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290639 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290639 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290639 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290639 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290641 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290641 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290642 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290642 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290642 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290643 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290643 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290644 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290644 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290644 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290645 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290645 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290645 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290646 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290646 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290646 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290646 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290646 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290647 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290647 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290647 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290656 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290656 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290657 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290658 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290659 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290659 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1465828290667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr: Starting RTL generation for module 'nios_data_ctr' " "Data_ctr: Starting RTL generation for module 'nios_data_ctr'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828291191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  \] " "Data_ctr:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828291206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr: Done RTL generation for module 'nios_data_ctr' " "Data_ctr: Done RTL generation for module 'nios_data_ctr'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828291705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_ctr: \"nios\" instantiated altera_avalon_pio \"data_ctr\" " "Data_ctr: \"nios\" instantiated altera_avalon_pio \"data_ctr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828291711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Starting RTL generation for module 'nios_CPU' " "CPU: Starting RTL generation for module 'nios_CPU'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828291803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "CPU:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828291803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:31:32 (*) Starting Nios II generation " "CPU: # 2016.06.13 16:31:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:31:32 (*)   Checking for plaintext license. " "CPU: # 2016.06.13 16:31:32 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:06 (*)   Plaintext license not found. " "CPU: # 2016.06.13 16:32:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:06 (*)   No license required to generate encrypted Nios II/e. " "CPU: # 2016.06.13 16:32:06 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:06 (*)   Elaborating CPU configuration settings " "CPU: # 2016.06.13 16:32:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:07 (*)   Creating all objects for CPU " "CPU: # 2016.06.13 16:32:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:09 (*)   Generating RTL from CPU objects " "CPU: # 2016.06.13 16:32:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:09 (*)   Creating plain-text RTL " "CPU: # 2016.06.13 16:32:09 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2016.06.13 16:32:13 (*) Done Nios II generation " "CPU: # 2016.06.13 16:32:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Done RTL generation for module 'nios_CPU' " "CPU: Done RTL generation for module 'nios_CPU'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"nios\" instantiated altera_nios2_qsys \"CPU\" " "CPU: \"nios\" instantiated altera_nios2_qsys \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk: Starting RTL generation for module 'nios_data_clk' " "Data_clk: Starting RTL generation for module 'nios_data_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  \] " "Data_clk:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk: Done RTL generation for module 'nios_data_clk' " "Data_clk: Done RTL generation for module 'nios_data_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_clk: \"nios\" instantiated altera_avalon_pio \"data_clk\" " "Data_clk: \"nios\" instantiated altera_avalon_pio \"data_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828333797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios_uart' " "Uart: Starting RTL generation for module 'nios_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828334899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios_uart' " "Uart: Done RTL generation for module 'nios_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828335681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828335685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'nios_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'nios_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828335767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828335770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'nios_sdram_controller' " "Sdram_controller: Done RTL generation for module 'nios_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828336632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"nios\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"nios\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828336638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: Starting RTL generation for module 'nios_spi' " "Spi: Starting RTL generation for module 'nios_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828336699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  \] " "Spi:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828336700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: Done RTL generation for module 'nios_spi' " "Spi: Done RTL generation for module 'nios_spi'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi: \"nios\" instantiated altera_avalon_spi \"spi\" " "Spi: \"nios\" instantiated altera_avalon_spi \"spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmv_transmit_data: Starting RTL generation for module 'nios_cmv_transmit_data' " "Cmv_transmit_data: Starting RTL generation for module 'nios_cmv_transmit_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmv_transmit_data:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cmv_transmit_data --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0009_cmv_transmit_data_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0009_cmv_transmit_data_gen//nios_cmv_transmit_data_component_configuration.pl  --do_build_sim=0  \] " "Cmv_transmit_data:   Generation command is \[exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cmv_transmit_data --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0009_cmv_transmit_data_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_4081203836449843827.dir/0009_cmv_transmit_data_gen//nios_cmv_transmit_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmv_transmit_data: Done RTL generation for module 'nios_cmv_transmit_data' " "Cmv_transmit_data: Done RTL generation for module 'nios_cmv_transmit_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmv_transmit_data: \"nios\" instantiated altera_avalon_pio \"cmv_transmit_data\" " "Cmv_transmit_data: \"nios\" instantiated altera_avalon_pio \"cmv_transmit_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_instruction_master_translator: \"nios\" instantiated altera_merlin_master_translator \"CPU_instruction_master_translator\" " "CPU_instruction_master_translator: \"nios\" instantiated altera_merlin_master_translator \"CPU_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator: \"nios\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\" " "Onchip_memory_s1_translator: \"nios\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_instruction_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"CPU_instruction_master_translator_avalon_universal_master_0_agent\" " "CPU_instruction_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"CPU_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_translator_avalon_universal_slave_0_agent\" " "Onchip_memory_s1_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_007: \"nios\" instantiated altera_merlin_router \"id_router_007\" " "Id_router_007: \"nios\" instantiated altera_merlin_router \"id_router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"nios\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"nios\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828337930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_007: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_007\" " "Rsp_xbar_demux_007: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"nios\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"nios\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828338983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828339044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done nios\" with 31 modules, 127 files, 2530269 bytes " "Nios: Done nios\" with 31 modules, 127 files, 2530269 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1465828339053 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828340118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cyclone3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de0_cyclone3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 de0_cyclone3 " "Found entity 1: de0_cyclone3" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828340297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828340297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmv_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmv_controller " "Found entity 1: cmv_controller" {  } { { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828340309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828340309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_decoder " "Found entity 1: lvds_decoder" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828340333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828340333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tb_lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lvds_decoder " "Found entity 1: tb_lvds_decoder" {  } { { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/tb_lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828340362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828340362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/reverse_bit_order_vector.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/reverse_bit_order_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_bit_order_vector " "Found design unit 1: reverse_bit_order_vector" {  } { { "../src/design/reverse_bit_order_vector.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/reverse_bit_order_vector.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342373 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reverse_bit_order_vector-body " "Found design unit 2: reverse_bit_order_vector-body" {  } { { "../src/design/reverse_bit_order_vector.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/reverse_bit_order_vector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_out_map-lvds_out_map_a " "Found design unit 1: lvds_out_map-lvds_out_map_a" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342394 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_out_map " "Found entity 1: lvds_out_map" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_in_map-lvds_in_map_a " "Found design unit 1: lvds_in_map-lvds_in_map_a" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342403 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_in_map " "Found entity 1: lvds_in_map" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342422 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altlvds_rx0/altlvds_rx0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altlvds_rx0/altlvds_rx0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altlvds_rx0-SYN " "Found design unit 1: altlvds_rx0-SYN" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342430 ""} { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0 " "Found entity 1: altlvds_rx0" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342541 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_register_bank_a_module " "Found entity 1: nios_CPU_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_CPU_register_bank_b_module " "Found entity 2: nios_CPU_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_CPU_nios2_oci_debug " "Found entity 3: nios_CPU_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_CPU_ociram_sp_ram_module " "Found entity 4: nios_CPU_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_CPU_nios2_ocimem " "Found entity 5: nios_CPU_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_CPU_nios2_avalon_reg " "Found entity 6: nios_CPU_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_CPU_nios2_oci_break " "Found entity 7: nios_CPU_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_CPU_nios2_oci_xbrk " "Found entity 8: nios_CPU_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_CPU_nios2_oci_dbrk " "Found entity 9: nios_CPU_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_CPU_nios2_oci_itrace " "Found entity 10: nios_CPU_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_CPU_nios2_oci_td_mode " "Found entity 11: nios_CPU_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_CPU_nios2_oci_dtrace " "Found entity 12: nios_CPU_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_CPU_nios2_oci_compute_tm_count " "Found entity 13: nios_CPU_nios2_oci_compute_tm_count" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_CPU_nios2_oci_fifowp_inc " "Found entity 14: nios_CPU_nios2_oci_fifowp_inc" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_CPU_nios2_oci_fifocount_inc " "Found entity 15: nios_CPU_nios2_oci_fifocount_inc" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_CPU_nios2_oci_fifo " "Found entity 16: nios_CPU_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_CPU_nios2_oci_pib " "Found entity 17: nios_CPU_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_CPU_nios2_oci_im " "Found entity 18: nios_CPU_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_CPU_nios2_performance_monitors " "Found entity 19: nios_CPU_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_CPU_nios2_oci " "Found entity 20: nios_CPU_nios2_oci" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_CPU " "Found entity 21: nios_CPU" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_sysclk " "Found entity 1: nios_CPU_jtag_debug_module_sysclk" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_tck " "Found entity 1: nios_CPU_jtag_debug_module_tck" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_jtag_debug_module_wrapper " "Found entity 1: nios_CPU_jtag_debug_module_wrapper" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_oci_test_bench " "Found entity 1: nios_CPU_oci_test_bench" {  } { { "db/ip/nios/submodules/nios_CPU_oci_test_bench.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_CPU_test_bench " "Found entity 1: nios_CPU_test_bench" {  } { { "db/ip/nios/submodules/nios_CPU_test_bench.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342701 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342707 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_mux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmv_transmit_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmv_transmit_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmv_transmit_data " "Found entity 1: nios_cmv_transmit_data" {  } { { "db/ip/nios/submodules/nios_cmv_transmit_data.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_cmv_transmit_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_data_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_data_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_clk " "Found entity 1: nios_data_clk" {  } { { "db/ip/nios/submodules/nios_data_clk.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_data_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_data_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_data_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_data_ctr " "Found entity 1: nios_data_ctr" {  } { { "db/ip/nios/submodules/nios_data_ctr.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_data_ctr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342743 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342752 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_007.sv(48) " "Verilog HDL Declaration information at nios_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_007.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_007.sv(49) " "Verilog HDL Declaration information at nios_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_007.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465828342758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_007_default_decode " "Found entity 1: nios_id_router_007_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_007.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342760 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_007 " "Found entity 2: nios_id_router_007" {  } { { "db/ip/nios/submodules/nios_id_router_007.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_sim_scfifo_w " "Found entity 1: nios_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342776 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_scfifo_w " "Found entity 2: nios_jtag_uart_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342776 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_sim_scfifo_r " "Found entity 3: nios_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342776 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_scfifo_r " "Found entity 4: nios_jtag_uart_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342776 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart " "Found entity 5: nios_jtag_uart" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory " "Found entity 1: nios_onchip_memory" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux " "Found entity 1: nios_rsp_xbar_demux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_demux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_007 " "Found entity 1: nios_rsp_xbar_demux_007" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_demux_007.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_input_efifo_module " "Found entity 1: nios_sdram_controller_input_efifo_module" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342814 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sdram_controller " "Found entity 2: nios_sdram_controller" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342814 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_sdram_controller_test_component.v(234) " "Verilog HDL warning at nios_sdram_controller_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1465828342819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_sdram_controller_test_component.v(235) " "Verilog HDL warning at nios_sdram_controller_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1465828342820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sdram_controller_test_component_ram_module " "Found entity 1: nios_sdram_controller_test_component_ram_module" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342821 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sdram_controller_test_component " "Found entity 2: nios_sdram_controller_test_component" {  } { { "db/ip/nios/submodules/nios_sdram_controller_test_component.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_spi " "Found entity 1: nios_spi" {  } { { "db/ip/nios/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_tx " "Found entity 1: nios_uart_tx" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342836 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_uart_rx_stimulus_source " "Found entity 2: nios_uart_rx_stimulus_source" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342836 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_uart_rx " "Found entity 3: nios_uart_rx" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342836 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_uart_regs " "Found entity 4: nios_uart_regs" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342836 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_uart " "Found entity 5: nios_uart" {  } { { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828342836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828342836 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(1567) " "Verilog HDL or VHDL warning at nios_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(1569) " "Verilog HDL or VHDL warning at nios_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(1725) " "Verilog HDL or VHDL warning at nios_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342858 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_CPU.v(2553) " "Verilog HDL or VHDL warning at nios_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342865 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(316) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342874 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(326) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342874 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(336) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342874 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sdram_controller.v(680) " "Verilog HDL or VHDL warning at nios_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_spi.v(401) " "Verilog HDL or VHDL warning at nios_spi.v(401): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_spi.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1465828342879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_cyclone3 " "Elaborating entity \"de0_cyclone3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465828343139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmv_controller cmv_controller:cmv_controller_inst " "Elaborating entity \"cmv_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\"" {  } { { "de0_cyclone3.bdf" "cmv_controller_inst" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828343306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios cmv_controller:cmv_controller_inst\|nios:inst3 " "Elaborating entity \"nios\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\"" {  } { { "cmv_controller.bdf" "inst3" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { -72 872 1288 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828343332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_data_ctr cmv_controller:cmv_controller_inst\|nios:inst3\|nios_data_ctr:data_ctr " "Elaborating entity \"nios_data_ctr\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_data_ctr:data_ctr\"" {  } { { "db/ip/nios/nios.v" "data_ctr" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828344584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu " "Elaborating entity \"nios_CPU\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\"" {  } { { "db/ip/nios/nios.v" "cpu" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828344685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_test_bench cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_test_bench:the_nios_CPU_test_bench " "Elaborating entity \"nios_CPU_test_bench\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_test_bench:the_nios_CPU_test_bench\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_test_bench" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828344924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_register_bank_a_module cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a " "Elaborating entity \"nios_CPU_register_bank_a_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_register_bank_a" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828344974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828345671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345691 ""}  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828345691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqf1 " "Found entity 1: altsyncram_hqf1" {  } { { "db/altsyncram_hqf1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_hqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828345958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828345958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqf1 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hqf1:auto_generated " "Elaborating entity \"altsyncram_hqf1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828345961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_register_bank_b_module cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b " "Elaborating entity \"nios_CPU_register_bank_b_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_register_bank_b" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346609 ""}  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828346609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqf1 " "Found entity 1: altsyncram_iqf1" {  } { { "db/altsyncram_iqf1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_iqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828346733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828346733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqf1 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iqf1:auto_generated " "Elaborating entity \"altsyncram_iqf1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci " "Elaborating entity \"nios_CPU_nios2_oci\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828346953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_debug cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug " "Elaborating entity \"nios_CPU_nios2_oci_debug\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_debug" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828347146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347146 ""}  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828347146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_ocimem cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem " "Elaborating entity \"nios_CPU_nios2_ocimem\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_ocimem" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_ociram_sp_ram_module cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram " "Elaborating entity \"nios_CPU_ociram_sp_ram_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_ociram_sp_ram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347599 ""}  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828347599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l771 " "Found entity 1: altsyncram_l771" {  } { { "db/altsyncram_l771.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_l771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828347719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828347719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l771 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l771:auto_generated " "Elaborating entity \"altsyncram_l771\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem\|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l771:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_avalon_reg cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg " "Elaborating entity \"nios_CPU_nios2_avalon_reg\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_avalon_reg:the_nios_CPU_nios2_avalon_reg\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_avalon_reg" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_break cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_break:the_nios_CPU_nios2_oci_break " "Elaborating entity \"nios_CPU_nios2_oci_break\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_break:the_nios_CPU_nios2_oci_break\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_break" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828347985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_xbrk cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_xbrk:the_nios_CPU_nios2_oci_xbrk " "Elaborating entity \"nios_CPU_nios2_oci_xbrk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_xbrk:the_nios_CPU_nios2_oci_xbrk\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_xbrk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_dbrk cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dbrk:the_nios_CPU_nios2_oci_dbrk " "Elaborating entity \"nios_CPU_nios2_oci_dbrk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dbrk:the_nios_CPU_nios2_oci_dbrk\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_dbrk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_itrace cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_itrace:the_nios_CPU_nios2_oci_itrace " "Elaborating entity \"nios_CPU_nios2_oci_itrace\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_itrace:the_nios_CPU_nios2_oci_itrace\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_itrace" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_dtrace cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace " "Elaborating entity \"nios_CPU_nios2_oci_dtrace\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_dtrace" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_td_mode cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace\|nios_CPU_nios2_oci_td_mode:nios_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_CPU_nios2_oci_td_mode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_dtrace:the_nios_CPU_nios2_oci_dtrace\|nios_CPU_nios2_oci_td_mode:nios_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_fifo cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo " "Elaborating entity \"nios_CPU_nios2_oci_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_compute_tm_count cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_compute_tm_count:nios_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_CPU_nios2_oci_compute_tm_count\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_compute_tm_count:nios_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_fifowp_inc cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifowp_inc:nios_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_CPU_nios2_oci_fifowp_inc\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifowp_inc:nios_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_fifocount_inc cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifocount_inc:nios_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_CPU_nios2_oci_fifocount_inc\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_nios2_oci_fifocount_inc:nios_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "nios_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_oci_test_bench cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_oci_test_bench:the_nios_CPU_oci_test_bench " "Elaborating entity \"nios_CPU_oci_test_bench\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_fifo:the_nios_CPU_nios2_oci_fifo\|nios_CPU_oci_test_bench:the_nios_CPU_oci_test_bench\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_oci_test_bench" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348728 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_CPU_oci_test_bench " "Entity \"nios_CPU_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_oci_test_bench" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1465828348730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_pib cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_pib:the_nios_CPU_nios2_oci_pib " "Elaborating entity \"nios_CPU_nios2_oci_pib\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_pib:the_nios_CPU_nios2_oci_pib\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_pib" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_nios2_oci_im cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_im:the_nios_CPU_nios2_oci_im " "Elaborating entity \"nios_CPU_nios2_oci_im\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_im:the_nios_CPU_nios2_oci_im\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_nios2_oci_im" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_jtag_debug_module_wrapper cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper " "Elaborating entity \"nios_CPU_jtag_debug_module_wrapper\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\"" {  } { { "db/ip/nios/submodules/nios_CPU.v" "the_nios_CPU_jtag_debug_module_wrapper" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_jtag_debug_module_tck cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck " "Elaborating entity \"nios_CPU_jtag_debug_module_tck\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_tck:the_nios_CPU_jtag_debug_module_tck\"" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "the_nios_CPU_jtag_debug_module_tck" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_CPU_jtag_debug_module_sysclk cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk " "Elaborating entity \"nios_CPU_jtag_debug_module_sysclk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|nios_CPU_jtag_debug_module_sysclk:the_nios_CPU_jtag_debug_module_sysclk\"" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "the_nios_CPU_jtag_debug_module_sysclk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828348947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\"" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "nios_CPU_jtag_debug_module_phy" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\"" {  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349059 ""}  } { { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828349059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_jtag_debug_module_wrapper:the_nios_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_data_clk cmv_controller:cmv_controller_inst\|nios:inst3\|nios_data_clk:data_clk " "Elaborating entity \"nios_data_clk\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_data_clk:data_clk\"" {  } { { "db/ip/nios/nios.v" "data_clk" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory " "Elaborating entity \"nios_onchip_memory\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\"" {  } { { "db/ip/nios/nios.v" "onchip_memory" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "the_altsyncram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory.hex " "Parameter \"init_file\" = \"nios_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349383 ""}  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828349383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhc1 " "Found entity 1: altsyncram_fhc1" {  } { { "db/altsyncram_fhc1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_fhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828349503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828349503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhc1 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_fhc1:auto_generated " "Elaborating entity \"altsyncram_fhc1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_fhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart " "Elaborating entity \"nios_jtag_uart\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\"" {  } { { "db/ip/nios/nios.v" "jtag_uart" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_scfifo_w cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w " "Elaborating entity \"nios_jtag_uart_scfifo_w\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "the_nios_jtag_uart_scfifo_w" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828349831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "wfifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350222 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828350222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828350396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828350396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828350455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828350455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828350540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828350540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828350774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828350774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828350981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828350981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828350985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828351120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828351120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828351265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828351265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_scfifo_r cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r " "Elaborating entity \"nios_jtag_uart_scfifo_r\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "the_nios_jtag_uart_scfifo_r" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "nios_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828351673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351673 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828351673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart " "Elaborating entity \"nios_uart\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\"" {  } { { "db/ip/nios/nios.v" "uart" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_tx cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_tx:the_nios_uart_tx " "Elaborating entity \"nios_uart_tx\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_tx:the_nios_uart_tx\"" {  } { { "db/ip/nios/submodules/nios_uart.v" "the_nios_uart_tx" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx " "Elaborating entity \"nios_uart_rx\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\"" {  } { { "db/ip/nios/submodules/nios_uart.v" "the_nios_uart_rx" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx_stimulus_source cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source " "Elaborating entity \"nios_uart_rx_stimulus_source\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source\"" {  } { { "db/ip/nios/submodules/nios_uart.v" "the_nios_uart_rx_stimulus_source" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_regs cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_regs:the_nios_uart_regs " "Elaborating entity \"nios_uart_regs\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_uart:uart\|nios_uart_regs:the_nios_uart_regs\"" {  } { { "db/ip/nios/submodules/nios_uart.v" "the_nios_uart_regs" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller " "Elaborating entity \"nios_sdram_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\"" {  } { { "db/ip/nios/nios.v" "sdram_controller" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828351942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sdram_controller_input_efifo_module cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module " "Elaborating entity \"nios_sdram_controller_input_efifo_module\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|nios_sdram_controller_input_efifo_module:the_nios_sdram_controller_input_efifo_module\"" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "the_nios_sdram_controller_input_efifo_module" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_spi cmv_controller:cmv_controller_inst\|nios:inst3\|nios_spi:spi " "Elaborating entity \"nios_spi\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_spi:spi\"" {  } { { "db/ip/nios/nios.v" "spi" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmv_transmit_data cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmv_transmit_data:cmv_transmit_data " "Elaborating entity \"nios_cmv_transmit_data\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmv_transmit_data:cmv_transmit_data\"" {  } { { "db/ip/nios/nios.v" "cmv_transmit_data" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nios/nios.v" "cpu_instruction_master_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nios/nios.v" "cpu_data_master_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/nios/nios.v" "onchip_memory_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/nios/nios.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/nios/nios.v" "sdram_controller_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:data_clk_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:data_clk_s1_translator\"" {  } { { "db/ip/nios/nios.v" "data_clk_s1_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "db/ip/nios/nios.v" "spi_spi_control_port_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios/nios.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/nios/nios.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828352941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/nios/nios.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/nios/nios.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/nios/nios.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/nios/nios.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/nios/nios.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/nios/nios.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router:addr_router " "Elaborating entity \"nios_addr_router\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router:addr_router\"" {  } { { "db/ip/nios/nios.v" "addr_router" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_default_decode cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router_001:addr_router_001 " "Elaborating entity \"nios_addr_router_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router_001:addr_router_001\"" {  } { { "db/ip/nios/nios.v" "addr_router_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828353983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001_default_decode cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_001_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router:id_router " "Elaborating entity \"nios_id_router\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router:id_router\"" {  } { { "db/ip/nios/nios.v" "id_router" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_default_decode cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_002:id_router_002 " "Elaborating entity \"nios_id_router_002\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_002:id_router_002\"" {  } { { "db/ip/nios/nios.v" "id_router_002" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002_default_decode cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_002_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_007 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_007:id_router_007 " "Elaborating entity \"nios_id_router_007\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_007:id_router_007\"" {  } { { "db/ip/nios/nios.v" "id_router_007" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_007_default_decode cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_007:id_router_007\|nios_id_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_007_default_decode\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_id_router_007:id_router_007\|nios_id_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_id_router_007.sv" "the_default_decode" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "db/ip/nios/nios.v" "burst_adapter" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/nios.v" "rst_controller" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios/nios.v" "rst_controller_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_cmd_xbar_demux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/nios/nios.v" "cmd_xbar_demux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux_001 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_cmd_xbar_demux_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "db/ip/nios/nios.v" "cmd_xbar_demux_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_mux cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_cmd_xbar_mux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/nios/nios.v" "cmd_xbar_mux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 3844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_mux.sv" "arb" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828354938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_rsp_xbar_demux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "db/ip/nios/nios.v" "rsp_xbar_demux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux_007 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"nios_rsp_xbar_demux_007\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "db/ip/nios/nios.v" "rsp_xbar_demux_007" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_rsp_xbar_mux\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/nios/nios.v" "rsp_xbar_mux" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux.sv" "arb" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_rsp_xbar_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux_001 cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_rsp_xbar_mux_001\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "db/ip/nios/nios.v" "rsp_xbar_mux_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_width_adapter:width_adapter\"" {  } { { "db/ip/nios/nios.v" "width_adapter" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "db/ip/nios/nios.v" "width_adapter_001" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355706 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1465828355723 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst3|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465828355725 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst3|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465828355725 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst3|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1465828355751 "|de0_cyclone3|cmv_controller:cmv_controller_inst|nios:inst3|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper cmv_controller:cmv_controller_inst\|nios:inst3\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"cmv_controller:cmv_controller_inst\|nios:inst3\|nios_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios/nios.v" "irq_mapper" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/nios.v" 4467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 cmv_controller:cmv_controller_inst\|altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"cmv_controller:cmv_controller_inst\|altpll0:inst\"" {  } { { "cmv_controller.bdf" "inst" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { -168 296 544 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828355851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0/altpll0.vhd" "altpll_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828356374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -139 " "Parameter \"clk1_phase_shift\" = \"-139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356375 ""}  } { { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828356375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll1 " "Found entity 1: altpll0_altpll1" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828356552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828356552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll1 cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated " "Elaborating entity \"altpll0_altpll1\" for hierarchy \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_decoder cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder " "Elaborating entity \"lvds_decoder\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\"" {  } { { "cmv_controller.bdf" "inst_lvds_decoder" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0 cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0 " "Elaborating entity \"altlvds_rx0\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\"" {  } { { "lvds_decoder.bdf" "inst_altlvds_rx0" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828356785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "ALTLVDS_RX_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 10000 " "Parameter \"inclock_period\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 200 " "Parameter \"input_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altlvds_rx0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altlvds_rx0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 17 " "Parameter \"number_of_channels\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode SOURCE_SYNCHRONOUS " "Parameter \"pll_operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift OFF " "Parameter \"use_no_phase_shift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357336 ""}  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465828357336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altlvds_rx0_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/altlvds_rx0_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in " "Found entity 1: altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""} { "Info" "ISGN_ENTITY_NAME" "2 altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe " "Found entity 2: altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""} { "Info" "ISGN_ENTITY_NAME" "3 altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr " "Found entity 3: altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""} { "Info" "ISGN_ENTITY_NAME" "4 altlvds_rx0_lvds_rx1_altlvds_rx0_cntr " "Found entity 4: altlvds_rx0_lvds_rx1_altlvds_rx0_cntr" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""} { "Info" "ISGN_ENTITY_NAME" "5 altlvds_rx0_lvds_rx1_altlvds_rx0_mux " "Found entity 5: altlvds_rx0_lvds_rx1_altlvds_rx0_mux" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""} { "Info" "ISGN_ENTITY_NAME" "6 altlvds_rx0_lvds_rx1 " "Found entity 6: altlvds_rx0_lvds_rx1" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465828357523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1 cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated " "Elaborating entity \"altlvds_rx0_lvds_rx1\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_lvds_ddio_in:ddio_in\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "ddio_in" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe:h_dffpipe " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_dffpipe:h_dffpipe\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "h_dffpipe" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_cntr cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_cntr\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "bitslip_cntr" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr\|altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr:cmpr105 " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_cntr:bitslip_cntr\|altlvds_rx0_lvds_rx1_altlvds_rx0_cmpr:cmpr105\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "cmpr105" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx1_altlvds_rx0_mux cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_mux:h_mux101a " "Elaborating entity \"altlvds_rx0_lvds_rx1_altlvds_rx0_mux\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|altlvds_rx0_lvds_rx1_altlvds_rx0_mux:h_mux101a\"" {  } { { "db/altlvds_rx0_lvds_rx1.v" "h_mux101a" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828357943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_out_map cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_out_map:inst_out_map " "Elaborating entity \"lvds_out_map\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_out_map:inst_out_map\"" {  } { { "lvds_decoder.bdf" "inst_out_map" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { 0 976 1232 336 "inst_out_map" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828358186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_in_map cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_in_map:inst_lvds_in_map " "Elaborating entity \"lvds_in_map\" for hierarchy \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|lvds_in_map:inst_lvds_in_map\"" {  } { { "lvds_decoder.bdf" "inst_lvds_in_map" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { 64 280 536 144 "inst_lvds_in_map" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828358366 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"cmv_controller:cmv_controller_inst\|nios:inst3\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465828367953 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1465828367953 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465828375422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 440 -1 0 } } { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 44 -1 0 } } { "db/ip/nios/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_spi.v" 242 -1 0 } } { "db/ip/nios/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_spi.v" 131 -1 0 } } { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 60 -1 0 } } { "db/ip/nios/submodules/nios_spi.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_spi.v" 252 -1 0 } } { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3167 -1 0 } } { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 4133 -1 0 } } { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 304 -1 0 } } { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3740 -1 0 } } { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_jtag_uart.v" 393 -1 0 } } { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 42 -1 0 } } { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 599 -1 0 } } { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/nios/submodules/nios_uart.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_uart.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1465828376060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1465828376061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 208 568 744 224 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465828379537 "|de0_cyclone3|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465828379537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828380365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "285 " "285 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465828384364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1465828384757 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1465828384758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465828384882 "|de0_cyclone3|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465828384882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828385127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.map.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465828386056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465828387987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465828387987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3847 " "Implemented 3847 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465828390083 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465828390083 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1465828390083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3640 " "Implemented 3640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465828390083 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465828390083 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1465828390083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465828390083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465828390251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 16:33:10 2016 " "Processing ended: Mon Jun 13 16:33:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465828390251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465828390251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465828390251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465828390251 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@geiione " "Can't contact license server \"1718@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828393851 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@geiione " "Can't contact license server \"1717@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828396106 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@geiione " "Can't contact license server \"1800@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828398362 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@192.168.89.8 " "Can't contact license server \"1718@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828408366 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@192.168.89.8 " "Can't contact license server \"1717@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1465828418368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465828418921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465828418933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 16:33:11 2016 " "Processing started: Mon Jun 13 16:33:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465828418933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465828418933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_cyclone3 -c de0_cyclone3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_cyclone3 -c de0_cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465828418933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465828419127 ""}
{ "Info" "0" "" "Project  = de0_cyclone3" {  } {  } 0 0 "Project  = de0_cyclone3" 0 0 "Fitter" 0 0 1465828419128 ""}
{ "Info" "0" "" "Revision = de0_cyclone3" {  } {  } 0 0 "Revision = de0_cyclone3" 0 0 "Fitter" 0 0 1465828419128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465828419505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_cyclone3 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"de0_cyclone3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465828419648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465828419815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465828419815 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465828420361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 1 -3 -192 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-192 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465828420361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465828420361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465828420361 ""}  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465828420361 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 168 -184 32 184 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465828420364 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCTR " "Input \"CMV_LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 120 -96 120 136 "CMV_LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465828420364 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 184 -184 32 200 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465828420364 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 168 -184 32 184 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465828420364 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCTR " "Input \"CMV_LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 120 -96 120 136 "CMV_LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465828420364 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 184 -184 32 200 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465828420364 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1465828420364 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone III PLL " "Implemented PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock 1 1 -90 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2500 ps) for cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465828420374 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 5 -18 -2500 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of -18 degrees (-2500 ps) for cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 569 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465828420374 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465828420374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465828421954 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465828423239 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465828423239 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465828423239 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465828423239 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9901 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465828423390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9903 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465828423390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465828423390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9907 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465828423390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9909 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465828423390 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465828423390 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465828423435 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465828423481 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "5 " "Following 5 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_CLK CMV_LVDS_CLK(n) " "Pin \"CMV_LVDS_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_CLK(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_CLK } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_CLK" } { 0 "CMV_LVDS_CLK(n)" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 568 748 96 "CMV_LVDS_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 313 9224 9983 0} { 0 { 0 ""} 0 362 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_CLK(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_CLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828425733 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCLK CMV_LVDS_OUTCLK(n) " "Pin \"CMV_LVDS_OUTCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCLK(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCLK } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCLK" } { 0 "CMV_LVDS_OUTCLK(n)" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 -112 96 96 "CMV_LVDS_OUTCLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 294 9224 9983 0} { 0 { 0 ""} 0 364 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCLK(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828425733 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCH01 CMV_LVDS_OUTCH01(n) " "Pin \"CMV_LVDS_OUTCH01\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCH01(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH01 } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCH01" } { 0 "CMV_LVDS_OUTCH01(n)" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 168 -184 32 184 "CMV_LVDS_OUTCH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 298 9224 9983 0} { 0 { 0 ""} 0 363 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH01(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH01(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828425733 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCTR CMV_LVDS_OUTCTR(n) " "Pin \"CMV_LVDS_OUTCTR\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCTR(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCTR } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCTR" } { 0 "CMV_LVDS_OUTCTR(n)" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 120 -96 120 136 "CMV_LVDS_OUTCTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 295 9224 9983 0} { 0 { 0 ""} 0 365 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCTR(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCTR(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828425733 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CMV_LVDS_OUTCH09 CMV_LVDS_OUTCH09(n) " "Pin \"CMV_LVDS_OUTCH09\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CMV_LVDS_OUTCH09(n)\"" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH09 } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMV_LVDS_OUTCH09" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 184 -184 32 200 "CMV_LVDS_OUTCH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH09 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 299 9224 9983 0} { 0 { 0 ""} 0 9914 9224 9983 0}  }  } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH09(n) } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH09(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465828425733 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1465828425733 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1 0 Pin_G21 " "PLL \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } } { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 80 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1465828426305 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll 0 Pin_AA12 " "PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_AA12\"" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1303 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1465828426305 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465828427826 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1465828427826 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_cyclone3.sdc " "Synopsys Design Constraints File file not found: 'de0_cyclone3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1465828427906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465828427924 "|de0_cyclone3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMV_LVDS_OUTCLK " "Node: CMV_LVDS_OUTCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465828427924 "|de0_cyclone3|CMV_LVDS_OUTCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428032 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428032 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428032 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428032 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428032 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428032 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1465828428032 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828428053 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828428053 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828428053 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1465828428053 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465828428054 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465828428055 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465828428055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428576 ""}  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 80 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428576 ""}  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 80 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428577 ""}  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 80 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_4) " "Automatically promoted node cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428577 ""}  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 80 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428577 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1303 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428577 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 1303 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst_lvds_decoder|altlvds_rx0:inst_altlvds_rx0|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428578 ""}  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 4521 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 5219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|W_rf_wren " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|W_rf_wren" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_CPU.v" 3700 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 3871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 7374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465828428578 ""}  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 213 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 5073 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 210 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 5091 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 1562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 1560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node cmv_controller:cmv_controller_inst\|nios:inst3\|nios_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|nios_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 1561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465828428580 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465828428580 ""}  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 4169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cmv_controller:cmv_controller_inst\|nios:inst3\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465828428581 ""}  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/ip/nios/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst3|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 7016 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465828428581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465828430115 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465828430132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465828430133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465828430153 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465828431229 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465828431230 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1465828431230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465828431232 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465828431263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465828431263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465828431278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465828432460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1465828432476 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1465828432476 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1465828432476 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1465828432476 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465828432476 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 159 0 0 } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { -168 296 544 24 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 568 744 160 "DRAM_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1465828432669 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1 clk\[2\] CMV_CLK_IN~output " "PLL \"cmv_controller:cmv_controller_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CMV_CLK_IN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altpll0_altpll1.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0/altpll0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altpll0/altpll0.vhd" 159 0 0 } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { -168 296 544 24 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 64 568 744 80 "CMV_CLK_IN" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1465828432670 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[9\] " "Node \"LEDG\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465828432839 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1465828432839 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465828432852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465828435323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465828437343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465828437462 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465828439229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465828439230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465828440988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465828444354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465828444354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465828445637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465828445644 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1465828445644 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465828445644 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.56 " "Total time spent on timing analysis during the Fitter is 1.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465828445943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465828446024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465828447310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465828447375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465828448621 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465828450409 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll 0 " "PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst_lvds_decoder\|altlvds_rx0:inst_altlvds_rx0\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx1.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst_altlvds_rx0" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst_lvds_decoder" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 392 "cmv_controller_inst" "" } } } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1465828452440 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465828452531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.fit.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465828453455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 170 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465828456110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 16:34:16 2016 " "Processing ended: Mon Jun 13 16:34:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465828456110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465828456110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465828456110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465828456110 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@geiione " "Can't contact license server \"1718@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1465828461038 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@geiione " "Can't contact license server \"1717@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1465828463292 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@geiione " "Can't contact license server \"1800@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1465828465544 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@192.168.89.8 " "Can't contact license server \"1718@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1465828475548 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@192.168.89.8 " "Can't contact license server \"1717@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1465828485549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465828485556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465828485568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 16:34:18 2016 " "Processing started: Mon Jun 13 16:34:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465828485568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465828485568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_cyclone3 -c de0_cyclone3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_cyclone3 -c de0_cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465828485568 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1465828486051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465828486399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 16:34:46 2016 " "Processing ended: Mon Jun 13 16:34:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465828486399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465828486399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465828486399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465828486399 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465828487150 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@geiione " "Can't contact license server \"1718@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1465828489965 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@geiione " "Can't contact license server \"1717@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1465828492218 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@geiione " "Can't contact license server \"1800@geiione\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1465828494471 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1718@192.168.89.8 " "Can't contact license server \"1718@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1465828504475 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@192.168.89.8 " "Can't contact license server \"1717@192.168.89.8\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1465828514476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465828515050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465828515061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 16:34:47 2016 " "Processing started: Mon Jun 13 16:34:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465828515061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465828515061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_cyclone3 -c de0_cyclone3 " "Command: quartus_sta de0_cyclone3 -c de0_cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465828515061 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1465828515245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1465828515668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465828515776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465828515776 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465828516688 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1465828516688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_cyclone3.sdc " "Synopsys Design Constraints File file not found: 'de0_cyclone3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1465828516752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1465828516770 "|de0_cyclone3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMV_LVDS_OUTCLK " "Node: CMV_LVDS_OUTCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1465828516771 "|de0_cyclone3|CMV_LVDS_OUTCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517005 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828517006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828517006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828517006 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1465828517006 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465828517008 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1465828517060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.040 " "Worst-case setup slack is 47.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.040         0.000 altera_reserved_tck  " "   47.040         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828517107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828517123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.092 " "Worst-case recovery slack is 48.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.092         0.000 altera_reserved_tck  " "   48.092         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828517136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.074 " "Worst-case removal slack is 1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074         0.000 altera_reserved_tck  " "    1.074         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828517167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.626 " "Worst-case minimum pulse width slack is 49.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626         0.000 altera_reserved_tck  " "   49.626         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828517177 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.562 ns " "Worst Case Available Settling Time: 197.562 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828517427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1465828517457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465828517570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465828518936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1465828519390 "|de0_cyclone3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMV_LVDS_OUTCLK " "Node: CMV_LVDS_OUTCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1465828519390 "|de0_cyclone3|CMV_LVDS_OUTCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519404 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828519405 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828519405 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828519405 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1465828519405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.376 " "Worst-case setup slack is 47.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.376         0.000 altera_reserved_tck  " "   47.376         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828519436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828519450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.351 " "Worst-case recovery slack is 48.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.351         0.000 altera_reserved_tck  " "   48.351         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828519463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.975 " "Worst-case removal slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975         0.000 altera_reserved_tck  " "    0.975         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828519475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575         0.000 altera_reserved_tck  " "   49.575         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828519482 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.821 ns " "Worst Case Available Settling Time: 197.821 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828519664 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1465828519682 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1465828520080 "|de0_cyclone3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMV_LVDS_OUTCLK " "Node: CMV_LVDS_OUTCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1465828520080 "|de0_cyclone3|CMV_LVDS_OUTCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst_lvds_decoder\|inst_altlvds_rx0\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520094 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828520095 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828520095 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465828520095 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1465828520095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.527 " "Worst-case setup slack is 48.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.527         0.000 altera_reserved_tck  " "   48.527         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828520112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "    0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828520128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.090 " "Worst-case recovery slack is 49.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.090         0.000 altera_reserved_tck  " "   49.090         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828520147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.583 " "Worst-case removal slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583         0.000 altera_reserved_tck  " "    0.583         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828520166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.479 " "Worst-case minimum pulse width slack is 49.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479         0.000 altera_reserved_tck  " "   49.479         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465828520182 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.675 ns " "Worst Case Available Settling Time: 198.675 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1465828520382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465828520778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465828520779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465828521103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 16:35:21 2016 " "Processing ended: Mon Jun 13 16:35:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465828521103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465828521103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465828521103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465828521103 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 304 s " "Quartus II Full Compilation was successful. 0 errors, 304 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465828522009 ""}
