-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    w1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w1_ce0 : OUT STD_LOGIC;
    w1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w1_ce1 : OUT STD_LOGIC;
    w1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    w2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w2_ce0 : OUT STD_LOGIC;
    w2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w2_ce1 : OUT STD_LOGIC;
    w2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bias_1_ce0 : OUT STD_LOGIC;
    bias_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bias_2_ce0 : OUT STD_LOGIC;
    bias_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    training : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (255 downto 0) );
end;


architecture behav of accelerator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "accelerator_accelerator,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.816500,HLS_SYN_LAT=20014,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3983,HLS_SYN_LUT=4539,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_1F4 : STD_LOGIC_VECTOR (8 downto 0) := "111110100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal cmp_i_i116_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i116_reg_1442 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln65_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_676_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_2_reg_1507 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_1512 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln69_12_fu_874_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln69_13_fu_881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_14_fu_888_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_15_fu_895_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce1 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce1 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out_ap_vld : STD_LOGIC;
    signal bias_2_local_1_5_reg_314 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_fu_778_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_0_5_reg_324 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_1_fu_786_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_1_5_reg_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_2_fu_794_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_0_5_reg_344 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_3_fu_802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_1_5_reg_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_4_fu_810_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_0_5_reg_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_5_fu_818_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_1_5_reg_374 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_6_fu_826_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_0_5_reg_384 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_7_fu_834_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_1_5_reg_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_8_fu_842_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_0_5_reg_404 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_9_fu_850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_0_1_5_reg_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_10_fu_858_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_0_0_5_reg_424 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_11_fu_866_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_3_7_reg_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_2_7_reg_444 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_1_7_reg_454 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_0_7_reg_464 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg : STD_LOGIC := '0';
    signal bias_2_local_1_2_fu_128 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_0_2_fu_124 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_1_2_fu_120 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_0_2_fu_116 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_1_2_fu_112 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_0_2_fu_108 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_1_2_fu_104 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_0_2_fu_100 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_1_2_fu_96 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_0_2_fu_92 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_0_1_2_fu_88 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_0_0_2_fu_84 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg : STD_LOGIC := '0';
    signal bias_2_local_1_3_loc_fu_304 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_0_3_loc_fu_300 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_1_3_loc_fu_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_0_3_loc_fu_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_1_3_loc_fu_288 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_0_3_loc_fu_284 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_1_3_loc_fu_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_0_3_loc_fu_276 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_1_3_loc_fu_272 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_0_3_loc_fu_268 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_0_1_3_loc_fu_264 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_0_0_3_loc_fu_260 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_3_1_loc_fu_256 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_2_1_loc_fu_252 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_1_1_loc_fu_248 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_0_1_loc_fu_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_1_loc_fu_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_3_loc_fu_236 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_5_loc_fu_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_7_loc_fu_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_0_0_loc_fu_224 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_0_1_loc_fu_220 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_1_0_loc_fu_216 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_1_1_loc_fu_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_bias_change_0_loc_fu_208 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_bias_change_1_loc_fu_204 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_0_0_loc_fu_200 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_0_1_loc_fu_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_1_0_loc_fu_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_1_1_loc_fu_188 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_bias_change_0_loc_fu_184 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_bias_change_1_loc_fu_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal i_fu_64 : STD_LOGIC_VECTOR (8 downto 0);
    signal output_array_inference_0_0_fu_68 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_1_0_fu_72 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_2_0_fu_76 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_array_inference_3_0_fu_80 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w1_ce0 : OUT STD_LOGIC;
        w1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w1_ce1 : OUT STD_LOGIC;
        w1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w2_ce0 : OUT STD_LOGIC;
        w2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w2_ce1 : OUT STD_LOGIC;
        w2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bias_1_ce0 : OUT STD_LOGIC;
        bias_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bias_2_ce0 : OUT STD_LOGIC;
        bias_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_0_out_o_ap_vld : OUT STD_LOGIC;
        bias_2_local_0_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_0_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_0_0_out_o_ap_vld : OUT STD_LOGIC;
        bias_1_local_1_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_0_out_o_ap_vld : OUT STD_LOGIC;
        bias_1_local_0_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_0_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_0_0_out_o_ap_vld : OUT STD_LOGIC;
        w2_local_1_1_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_0_out_o_ap_vld : OUT STD_LOGIC;
        w2_local_1_0_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0_0_out_o_ap_vld : OUT STD_LOGIC;
        w2_local_0_1_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_1_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_1_0_out_o_ap_vld : OUT STD_LOGIC;
        w2_local_0_0_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_0_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_0_0_out_o_ap_vld : OUT STD_LOGIC;
        w1_local_1_1_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_0_out_o_ap_vld : OUT STD_LOGIC;
        w1_local_1_0_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0_0_out_o_ap_vld : OUT STD_LOGIC;
        w1_local_0_1_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_1_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_1_0_out_o_ap_vld : OUT STD_LOGIC;
        w1_local_0_0_0_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_0_0_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_0_0_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_2_local_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp_i_i116 : IN STD_LOGIC_VECTOR (0 downto 0);
        bias_2_local_1_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_3_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_0_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_0_3_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_1_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_3_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_0_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_0_3_out_ap_vld : OUT STD_LOGIC;
        w2_local_1_1_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_3_out_ap_vld : OUT STD_LOGIC;
        w2_local_1_0_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0_3_out_ap_vld : OUT STD_LOGIC;
        w2_local_0_1_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_1_3_out_ap_vld : OUT STD_LOGIC;
        w2_local_0_0_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_0_3_out_ap_vld : OUT STD_LOGIC;
        w1_local_1_1_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_3_out_ap_vld : OUT STD_LOGIC;
        w1_local_1_0_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0_3_out_ap_vld : OUT STD_LOGIC;
        w1_local_0_1_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_1_3_out_ap_vld : OUT STD_LOGIC;
        w1_local_0_0_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_0_3_out_ap_vld : OUT STD_LOGIC;
        output_array_inference_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_3_1_out_ap_vld : OUT STD_LOGIC;
        output_array_inference_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_2_1_out_ap_vld : OUT STD_LOGIC;
        output_array_inference_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_1_1_out_ap_vld : OUT STD_LOGIC;
        output_array_inference_0_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_inference_0_1_out_ap_vld : OUT STD_LOGIC;
        select_ln96_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln96_1_out_ap_vld : OUT STD_LOGIC;
        select_ln96_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln96_3_out_ap_vld : OUT STD_LOGIC;
        select_ln96_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln96_5_out_ap_vld : OUT STD_LOGIC;
        select_ln96_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln96_7_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_0_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_0_0_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_0_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_0_1_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_1_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_1_0_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_1_1_out_ap_vld : OUT STD_LOGIC;
        array_back2_bias_change_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_bias_change_0_out_ap_vld : OUT STD_LOGIC;
        array_back2_bias_change_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_bias_change_1_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_0_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_0_0_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_0_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_0_1_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_1_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_1_0_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_1_1_out_ap_vld : OUT STD_LOGIC;
        array_back1_bias_change_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_bias_change_0_out_ap_vld : OUT STD_LOGIC;
        array_back1_bias_change_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_bias_change_1_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accelerator_accelerator_Pipeline_VITIS_LOOP_160_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_1_local_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_b2_1_0459_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_b2_1_0459_out_ap_vld : OUT STD_LOGIC;
        output_array_new_b2_0_0458_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_b2_0_0458_out_ap_vld : OUT STD_LOGIC;
        output_array_new_b1_1_0457_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_b1_1_0457_out_ap_vld : OUT STD_LOGIC;
        output_array_new_b1_0_0456_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_b1_0_0456_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w2_1_1_0455_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w2_1_1_0455_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w2_1_0_0454_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w2_1_0_0454_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w2_0_1_0453_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w2_0_1_0453_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w2_0_0_0452_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w2_0_0_0452_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w1_1_1_0451_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w1_1_1_0451_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w1_1_0_0450_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w1_1_0_0450_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w1_0_1_0449_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w1_0_1_0449_out_ap_vld : OUT STD_LOGIC;
        output_array_new_w1_0_0_0448_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_array_new_w1_0_0_0448_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474 : component accelerator_accelerator_Pipeline_VITIS_LOOP_47_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_ready,
        w1_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address0,
        w1_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce0,
        w1_q0 => w1_q0,
        w1_address1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address1,
        w1_ce1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce1,
        w1_q1 => w1_q1,
        w2_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address0,
        w2_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce0,
        w2_q0 => w2_q0,
        w2_address1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address1,
        w2_ce1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce1,
        w2_q1 => w2_q1,
        bias_1_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_address0,
        bias_1_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_ce0,
        bias_1_q0 => bias_1_q0,
        bias_2_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_address0,
        bias_2_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_ce0,
        bias_2_q0 => bias_2_q0,
        bias_2_local_1_0_out_i => bias_2_local_1_2_fu_128,
        bias_2_local_1_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o,
        bias_2_local_1_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o_ap_vld,
        bias_2_local_0_0_out_i => bias_2_local_0_2_fu_124,
        bias_2_local_0_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o,
        bias_2_local_0_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o_ap_vld,
        bias_1_local_1_0_out_i => bias_1_local_1_2_fu_120,
        bias_1_local_1_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o,
        bias_1_local_1_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o_ap_vld,
        bias_1_local_0_0_out_i => bias_1_local_0_2_fu_116,
        bias_1_local_0_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o,
        bias_1_local_0_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o_ap_vld,
        w2_local_1_1_0_out_i => w2_local_1_1_2_fu_112,
        w2_local_1_1_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o,
        w2_local_1_1_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o_ap_vld,
        w2_local_1_0_0_out_i => w2_local_1_0_2_fu_108,
        w2_local_1_0_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o,
        w2_local_1_0_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o_ap_vld,
        w2_local_0_1_0_out_i => w2_local_0_1_2_fu_104,
        w2_local_0_1_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o,
        w2_local_0_1_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o_ap_vld,
        w2_local_0_0_0_out_i => w2_local_0_0_2_fu_100,
        w2_local_0_0_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o,
        w2_local_0_0_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o_ap_vld,
        w1_local_1_1_0_out_i => w1_local_1_1_2_fu_96,
        w1_local_1_1_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o,
        w1_local_1_1_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o_ap_vld,
        w1_local_1_0_0_out_i => w1_local_1_0_2_fu_92,
        w1_local_1_0_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o,
        w1_local_1_0_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o_ap_vld,
        w1_local_0_1_0_out_i => w1_local_0_1_2_fu_88,
        w1_local_0_1_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o,
        w1_local_0_1_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o_ap_vld,
        w1_local_0_0_0_out_i => w1_local_0_0_2_fu_84,
        w1_local_0_0_0_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o,
        w1_local_0_0_0_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o_ap_vld);

    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498 : component accelerator_accelerator_Pipeline_VITIS_LOOP_69_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_ready,
        bias_2_local_1_2 => bias_2_local_1_2_fu_128,
        bias_2_local_0_2 => bias_2_local_0_2_fu_124,
        bias_1_local_1_2 => bias_1_local_1_2_fu_120,
        bias_1_local_0_2 => bias_1_local_0_2_fu_116,
        w2_local_1_1_2 => w2_local_1_1_2_fu_112,
        w2_local_1_0_2 => w2_local_1_0_2_fu_108,
        w2_local_0_1_2 => w2_local_0_1_2_fu_104,
        w2_local_0_0_2 => w2_local_0_0_2_fu_100,
        w1_local_1_1_2 => w1_local_1_1_2_fu_96,
        w1_local_1_0_2 => w1_local_1_0_2_fu_92,
        w1_local_0_1_2 => w1_local_0_1_2_fu_88,
        w1_local_0_0_2 => w1_local_0_0_2_fu_84,
        output_array_inference_3_0 => output_array_inference_3_0_fu_80,
        output_array_inference_2_0 => output_array_inference_2_0_fu_76,
        output_array_inference_1_0 => output_array_inference_1_0_fu_72,
        output_array_inference_0_0 => output_array_inference_0_0_fu_68,
        training => training,
        cmp_i_i116 => cmp_i_i116_reg_1442,
        bias_2_local_1_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out,
        bias_2_local_1_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out_ap_vld,
        bias_2_local_0_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out,
        bias_2_local_0_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out_ap_vld,
        bias_1_local_1_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out,
        bias_1_local_1_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out_ap_vld,
        bias_1_local_0_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out,
        bias_1_local_0_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out_ap_vld,
        w2_local_1_1_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out,
        w2_local_1_1_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out_ap_vld,
        w2_local_1_0_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out,
        w2_local_1_0_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out_ap_vld,
        w2_local_0_1_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out,
        w2_local_0_1_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out_ap_vld,
        w2_local_0_0_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out,
        w2_local_0_0_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out_ap_vld,
        w1_local_1_1_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out,
        w1_local_1_1_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out_ap_vld,
        w1_local_1_0_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out,
        w1_local_1_0_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out_ap_vld,
        w1_local_0_1_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out,
        w1_local_0_1_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out_ap_vld,
        w1_local_0_0_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out,
        w1_local_0_0_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out_ap_vld,
        output_array_inference_3_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out,
        output_array_inference_3_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out_ap_vld,
        output_array_inference_2_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out,
        output_array_inference_2_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out_ap_vld,
        output_array_inference_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out,
        output_array_inference_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out_ap_vld,
        output_array_inference_0_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out,
        output_array_inference_0_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out_ap_vld,
        select_ln96_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out,
        select_ln96_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out_ap_vld,
        select_ln96_3_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out,
        select_ln96_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out_ap_vld,
        select_ln96_5_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out,
        select_ln96_5_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out_ap_vld,
        select_ln96_7_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out,
        select_ln96_7_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out_ap_vld,
        array_back2_weight_changes_0_0_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out,
        array_back2_weight_changes_0_0_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out_ap_vld,
        array_back2_weight_changes_0_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out,
        array_back2_weight_changes_0_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out_ap_vld,
        array_back2_weight_changes_1_0_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out,
        array_back2_weight_changes_1_0_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out_ap_vld,
        array_back2_weight_changes_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out,
        array_back2_weight_changes_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out_ap_vld,
        array_back2_bias_change_0_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out,
        array_back2_bias_change_0_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out_ap_vld,
        array_back2_bias_change_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out,
        array_back2_bias_change_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out_ap_vld,
        array_back1_weight_changes_0_0_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out,
        array_back1_weight_changes_0_0_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out_ap_vld,
        array_back1_weight_changes_0_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out,
        array_back1_weight_changes_0_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out_ap_vld,
        array_back1_weight_changes_1_0_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out,
        array_back1_weight_changes_1_0_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out_ap_vld,
        array_back1_weight_changes_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out,
        array_back1_weight_changes_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out_ap_vld,
        array_back1_bias_change_0_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out,
        array_back1_bias_change_0_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out_ap_vld,
        array_back1_bias_change_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out,
        array_back1_bias_change_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out_ap_vld,
        ap_return => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_return);

    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552 : component accelerator_accelerator_Pipeline_VITIS_LOOP_160_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_ready,
        bias_1_local_1_5 => bias_1_local_1_5_reg_334,
        bias_1_local_0_5 => bias_1_local_0_5_reg_344,
        bias_2_local_1_5 => bias_2_local_1_5_reg_314,
        bias_2_local_0_5 => bias_2_local_0_5_reg_324,
        w1_local_0_1_5 => w1_local_0_1_5_reg_414,
        w1_local_0_0_5 => w1_local_0_0_5_reg_424,
        w2_local_0_1_5 => w2_local_0_1_5_reg_374,
        w2_local_0_0_5 => w2_local_0_0_5_reg_384,
        w1_local_1_1_5 => w1_local_1_1_5_reg_394,
        w1_local_1_0_5 => w1_local_1_0_5_reg_404,
        w2_local_1_1_5 => w2_local_1_1_5_reg_354,
        w2_local_1_0_5 => w2_local_1_0_5_reg_364,
        output_array_new_b2_1_0459_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out,
        output_array_new_b2_1_0459_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out_ap_vld,
        output_array_new_b2_0_0458_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out,
        output_array_new_b2_0_0458_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out_ap_vld,
        output_array_new_b1_1_0457_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out,
        output_array_new_b1_1_0457_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out_ap_vld,
        output_array_new_b1_0_0456_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out,
        output_array_new_b1_0_0456_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out_ap_vld,
        output_array_new_w2_1_1_0455_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out,
        output_array_new_w2_1_1_0455_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out_ap_vld,
        output_array_new_w2_1_0_0454_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out,
        output_array_new_w2_1_0_0454_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out_ap_vld,
        output_array_new_w2_0_1_0453_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out,
        output_array_new_w2_0_1_0453_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out_ap_vld,
        output_array_new_w2_0_0_0452_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out,
        output_array_new_w2_0_0_0452_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out_ap_vld,
        output_array_new_w1_1_1_0451_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out,
        output_array_new_w1_1_1_0451_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out_ap_vld,
        output_array_new_w1_1_0_0450_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out,
        output_array_new_w1_1_0_0450_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out_ap_vld,
        output_array_new_w1_0_1_0449_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out,
        output_array_new_w1_0_1_0449_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out_ap_vld,
        output_array_new_w1_0_0_0448_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out,
        output_array_new_w1_0_0_0448_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln65_reg_1503 = ap_const_lv1_1) or (cmp_i_i116_reg_1442 = ap_const_lv1_1)))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln65_fu_670_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bias_1_local_0_2_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_1_local_0_2_fu_116 <= select_ln69_3_fu_802_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o_ap_vld = ap_const_logic_1))) then 
                bias_1_local_0_2_fu_116 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o;
            end if; 
        end if;
    end process;

    bias_1_local_0_5_reg_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_1_local_0_5_reg_344 <= select_ln69_3_fu_802_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                bias_1_local_0_5_reg_344 <= bias_1_local_0_2_fu_116;
            end if; 
        end if;
    end process;

    bias_1_local_1_2_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_1_local_1_2_fu_120 <= select_ln69_2_fu_794_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o_ap_vld = ap_const_logic_1))) then 
                bias_1_local_1_2_fu_120 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o;
            end if; 
        end if;
    end process;

    bias_1_local_1_5_reg_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_1_local_1_5_reg_334 <= select_ln69_2_fu_794_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                bias_1_local_1_5_reg_334 <= bias_1_local_1_2_fu_120;
            end if; 
        end if;
    end process;

    bias_2_local_0_2_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_2_local_0_2_fu_124 <= select_ln69_1_fu_786_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o_ap_vld = ap_const_logic_1))) then 
                bias_2_local_0_2_fu_124 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o;
            end if; 
        end if;
    end process;

    bias_2_local_0_5_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_2_local_0_5_reg_324 <= select_ln69_1_fu_786_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                bias_2_local_0_5_reg_324 <= bias_2_local_0_2_fu_124;
            end if; 
        end if;
    end process;

    bias_2_local_1_2_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_2_local_1_2_fu_128 <= select_ln69_fu_778_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o_ap_vld = ap_const_logic_1))) then 
                bias_2_local_1_2_fu_128 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o;
            end if; 
        end if;
    end process;

    bias_2_local_1_5_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                bias_2_local_1_5_reg_314 <= select_ln69_fu_778_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                bias_2_local_1_5_reg_314 <= bias_2_local_1_2_fu_128;
            end if; 
        end if;
    end process;

    i_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_64 <= ap_const_lv9_0;
            elsif (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_64 <= i_2_reg_1507;
            end if; 
        end if;
    end process;

    output_array_inference_0_7_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                output_array_inference_0_7_reg_464 <= select_ln69_15_fu_895_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                output_array_inference_0_7_reg_464 <= output_array_inference_0_0_fu_68;
            end if; 
        end if;
    end process;

    output_array_inference_1_7_reg_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                output_array_inference_1_7_reg_454 <= select_ln69_14_fu_888_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                output_array_inference_1_7_reg_454 <= output_array_inference_1_0_fu_72;
            end if; 
        end if;
    end process;

    output_array_inference_2_7_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                output_array_inference_2_7_reg_444 <= select_ln69_13_fu_881_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                output_array_inference_2_7_reg_444 <= output_array_inference_2_0_fu_76;
            end if; 
        end if;
    end process;

    output_array_inference_3_7_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                output_array_inference_3_7_reg_434 <= select_ln69_12_fu_874_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                output_array_inference_3_7_reg_434 <= output_array_inference_3_0_fu_80;
            end if; 
        end if;
    end process;

    w1_local_0_0_2_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_0_0_2_fu_84 <= select_ln69_11_fu_866_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o_ap_vld = ap_const_logic_1))) then 
                w1_local_0_0_2_fu_84 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o;
            end if; 
        end if;
    end process;

    w1_local_0_0_5_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_0_0_5_reg_424 <= select_ln69_11_fu_866_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w1_local_0_0_5_reg_424 <= w1_local_0_0_2_fu_84;
            end if; 
        end if;
    end process;

    w1_local_0_1_2_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_0_1_2_fu_88 <= select_ln69_10_fu_858_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o_ap_vld = ap_const_logic_1))) then 
                w1_local_0_1_2_fu_88 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o;
            end if; 
        end if;
    end process;

    w1_local_0_1_5_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_0_1_5_reg_414 <= select_ln69_10_fu_858_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w1_local_0_1_5_reg_414 <= w1_local_0_1_2_fu_88;
            end if; 
        end if;
    end process;

    w1_local_1_0_2_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_1_0_2_fu_92 <= select_ln69_9_fu_850_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o_ap_vld = ap_const_logic_1))) then 
                w1_local_1_0_2_fu_92 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o;
            end if; 
        end if;
    end process;

    w1_local_1_0_5_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_1_0_5_reg_404 <= select_ln69_9_fu_850_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w1_local_1_0_5_reg_404 <= w1_local_1_0_2_fu_92;
            end if; 
        end if;
    end process;

    w1_local_1_1_2_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_1_1_2_fu_96 <= select_ln69_8_fu_842_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o_ap_vld = ap_const_logic_1))) then 
                w1_local_1_1_2_fu_96 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o;
            end if; 
        end if;
    end process;

    w1_local_1_1_5_reg_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w1_local_1_1_5_reg_394 <= select_ln69_8_fu_842_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w1_local_1_1_5_reg_394 <= w1_local_1_1_2_fu_96;
            end if; 
        end if;
    end process;

    w2_local_0_0_2_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_0_0_2_fu_100 <= select_ln69_7_fu_834_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o_ap_vld = ap_const_logic_1))) then 
                w2_local_0_0_2_fu_100 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o;
            end if; 
        end if;
    end process;

    w2_local_0_0_5_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_0_0_5_reg_384 <= select_ln69_7_fu_834_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w2_local_0_0_5_reg_384 <= w2_local_0_0_2_fu_100;
            end if; 
        end if;
    end process;

    w2_local_0_1_2_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_0_1_2_fu_104 <= select_ln69_6_fu_826_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o_ap_vld = ap_const_logic_1))) then 
                w2_local_0_1_2_fu_104 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o;
            end if; 
        end if;
    end process;

    w2_local_0_1_5_reg_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_0_1_5_reg_374 <= select_ln69_6_fu_826_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w2_local_0_1_5_reg_374 <= w2_local_0_1_2_fu_104;
            end if; 
        end if;
    end process;

    w2_local_1_0_2_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_1_0_2_fu_108 <= select_ln69_5_fu_818_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o_ap_vld = ap_const_logic_1))) then 
                w2_local_1_0_2_fu_108 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o;
            end if; 
        end if;
    end process;

    w2_local_1_0_5_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_1_0_5_reg_364 <= select_ln69_5_fu_818_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w2_local_1_0_5_reg_364 <= w2_local_1_0_2_fu_108;
            end if; 
        end if;
    end process;

    w2_local_1_1_2_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_1_1_2_fu_112 <= select_ln69_4_fu_810_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o_ap_vld = ap_const_logic_1))) then 
                w2_local_1_1_2_fu_112 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o;
            end if; 
        end if;
    end process;

    w2_local_1_1_5_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w2_local_1_1_5_reg_354 <= select_ln69_4_fu_810_p3;
            elsif (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                w2_local_1_1_5_reg_354 <= w2_local_1_1_2_fu_112;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back1_bias_change_0_loc_fu_184 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back1_bias_change_1_loc_fu_180 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back1_weight_changes_0_0_loc_fu_200 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back1_weight_changes_0_1_loc_fu_196 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back1_weight_changes_1_0_loc_fu_192 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back1_weight_changes_1_1_loc_fu_188 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back2_bias_change_0_loc_fu_208 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back2_bias_change_1_loc_fu_204 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back2_weight_changes_0_0_loc_fu_224 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back2_weight_changes_0_1_loc_fu_220 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back2_weight_changes_1_0_loc_fu_216 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                array_back2_weight_changes_1_1_loc_fu_212 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out_ap_vld = ap_const_logic_1))) then
                bias_1_local_0_3_loc_fu_292 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out_ap_vld = ap_const_logic_1))) then
                bias_1_local_1_3_loc_fu_296 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out_ap_vld = ap_const_logic_1))) then
                bias_2_local_0_3_loc_fu_300 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out_ap_vld = ap_const_logic_1))) then
                bias_2_local_1_3_loc_fu_304 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp_i_i116_reg_1442 <= cmp_i_i116_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_2_reg_1507 <= i_2_fu_676_p2;
                icmp_ln65_reg_1503 <= icmp_ln65_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                output_array_inference_0_0_fu_68 <= select_ln69_15_fu_895_p3;
                output_array_inference_1_0_fu_72 <= select_ln69_14_fu_888_p3;
                output_array_inference_2_0_fu_76 <= select_ln69_13_fu_881_p3;
                output_array_inference_3_0_fu_80 <= select_ln69_12_fu_874_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                output_array_inference_0_1_loc_fu_244 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                output_array_inference_1_1_loc_fu_248 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                output_array_inference_2_1_loc_fu_252 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                output_array_inference_3_1_loc_fu_256 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                select_ln96_1_loc_fu_240 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                select_ln96_3_loc_fu_236 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                select_ln96_5_loc_fu_232 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                select_ln96_7_loc_fu_228 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                targetBlock_reg_1512 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w1_local_0_0_3_loc_fu_260 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w1_local_0_1_3_loc_fu_264 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w1_local_1_0_3_loc_fu_268 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w1_local_1_1_3_loc_fu_272 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w2_local_0_0_3_loc_fu_276 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w2_local_0_1_3_loc_fu_280 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w2_local_1_0_3_loc_fu_284 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                w2_local_1_1_3_loc_fu_288 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, cmp_i_i116_reg_1442, ap_CS_fsm_state3, icmp_ln65_fu_670_p2, icmp_ln65_reg_1503, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done, grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done, grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln65_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln65_reg_1503 = ap_const_lv1_0) and (cmp_i_i116_reg_1442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((((((((((((((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out) & 
    output_array_inference_3_7_reg_434) & output_array_inference_2_7_reg_444) & output_array_inference_1_7_reg_454) & output_array_inference_0_7_reg_464);
    bias_1_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_address0;
    bias_1_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_ce0;
    bias_2_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_address0;
    bias_2_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_ce0;
    cmp_i_i116_fu_597_p2 <= "1" when (training = ap_const_lv16_0) else "0";
    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg;
    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg;
    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg;
    i_2_fu_676_p2 <= std_logic_vector(unsigned(i_fu_64) + unsigned(ap_const_lv9_1));
    icmp_ln65_fu_670_p2 <= "1" when (i_fu_64 = ap_const_lv9_1F4) else "0";
    select_ln69_10_fu_858_p3 <= 
        w1_local_0_1_3_loc_fu_264 when (targetBlock_reg_1512(0) = '1') else 
        array_back1_weight_changes_1_0_loc_fu_192;
    select_ln69_11_fu_866_p3 <= 
        w1_local_0_0_3_loc_fu_260 when (targetBlock_reg_1512(0) = '1') else 
        array_back1_weight_changes_0_0_loc_fu_200;
    select_ln69_12_fu_874_p3 <= 
        output_array_inference_3_1_loc_fu_256 when (targetBlock_reg_1512(0) = '1') else 
        select_ln96_1_loc_fu_240;
    select_ln69_13_fu_881_p3 <= 
        output_array_inference_2_1_loc_fu_252 when (targetBlock_reg_1512(0) = '1') else 
        select_ln96_3_loc_fu_236;
    select_ln69_14_fu_888_p3 <= 
        output_array_inference_1_1_loc_fu_248 when (targetBlock_reg_1512(0) = '1') else 
        select_ln96_5_loc_fu_232;
    select_ln69_15_fu_895_p3 <= 
        output_array_inference_0_1_loc_fu_244 when (targetBlock_reg_1512(0) = '1') else 
        select_ln96_7_loc_fu_228;
    select_ln69_1_fu_786_p3 <= 
        bias_2_local_0_3_loc_fu_300 when (targetBlock_reg_1512(0) = '1') else 
        array_back2_bias_change_0_loc_fu_208;
    select_ln69_2_fu_794_p3 <= 
        bias_1_local_1_3_loc_fu_296 when (targetBlock_reg_1512(0) = '1') else 
        array_back1_bias_change_1_loc_fu_180;
    select_ln69_3_fu_802_p3 <= 
        bias_1_local_0_3_loc_fu_292 when (targetBlock_reg_1512(0) = '1') else 
        array_back1_bias_change_0_loc_fu_184;
    select_ln69_4_fu_810_p3 <= 
        w2_local_1_1_3_loc_fu_288 when (targetBlock_reg_1512(0) = '1') else 
        array_back2_weight_changes_1_1_loc_fu_212;
    select_ln69_5_fu_818_p3 <= 
        w2_local_1_0_3_loc_fu_284 when (targetBlock_reg_1512(0) = '1') else 
        array_back2_weight_changes_0_1_loc_fu_220;
    select_ln69_6_fu_826_p3 <= 
        w2_local_0_1_3_loc_fu_280 when (targetBlock_reg_1512(0) = '1') else 
        array_back2_weight_changes_1_0_loc_fu_216;
    select_ln69_7_fu_834_p3 <= 
        w2_local_0_0_3_loc_fu_276 when (targetBlock_reg_1512(0) = '1') else 
        array_back2_weight_changes_0_0_loc_fu_224;
    select_ln69_8_fu_842_p3 <= 
        w1_local_1_1_3_loc_fu_272 when (targetBlock_reg_1512(0) = '1') else 
        array_back1_weight_changes_1_1_loc_fu_188;
    select_ln69_9_fu_850_p3 <= 
        w1_local_1_0_3_loc_fu_268 when (targetBlock_reg_1512(0) = '1') else 
        array_back1_weight_changes_0_1_loc_fu_196;
    select_ln69_fu_778_p3 <= 
        bias_2_local_1_3_loc_fu_304 when (targetBlock_reg_1512(0) = '1') else 
        array_back2_bias_change_1_loc_fu_204;
    w1_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address0;
    w1_address1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address1;
    w1_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce0;
    w1_ce1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce1;
    w2_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address0;
    w2_address1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address1;
    w2_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce0;
    w2_ce1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce1;
end behav;
