{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716845768913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716845768913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:36:08 2024 " "Processing started: Mon May 27 16:36:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716845768913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716845768913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716845768913 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716845769156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behavioral " "Found design unit 1: control_unit-Behavioral" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716845769423 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716845769423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716845769423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716845769454 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(44) " "VHDL Process Statement warning at control_unit.vhd(44): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRANCH_6 control_unit.vhd(44) " "Inferred latch for \"next_state.S_BRANCH_6\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRANCH_5 control_unit.vhd(44) " "Inferred latch for \"next_state.S_BRANCH_5\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRANCH_4 control_unit.vhd(44) " "Inferred latch for \"next_state.S_BRANCH_4\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DATA_MAN_4 control_unit.vhd(44) " "Inferred latch for \"next_state.S_DATA_MAN_4\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_7 control_unit.vhd(44) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_7\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_6 control_unit.vhd(44) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_6\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_5 control_unit.vhd(44) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_5\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LOAD_AND_STORE_4 control_unit.vhd(44) " "Inferred latch for \"next_state.S_LOAD_AND_STORE_4\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(44) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(44) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(44) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(44) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(44)" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716845769454 "|control_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_FETCH_0_906 " "Latch next_state.S_FETCH_0_906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_LOAD_AND_STORE_7 " "Ports D and ENA on the latch are fed by the same signal current_state.S_LOAD_AND_STORE_7" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716845769784 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716845769784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_BRANCH_4_663 " "Latch next_state.S_BRANCH_4_663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716845769784 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716845769784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_LOAD_AND_STORE_4_798 " "Latch next_state.S_LOAD_AND_STORE_4_798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716845769784 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716845769784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_DATA_MAN_4_690 " "Latch next_state.S_DATA_MAN_4_690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716845769784 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716845769784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S_LOAD_AND_STORE_7_717 " "Latch next_state.S_LOAD_AND_STORE_7_717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_LOAD_AND_STORE_6 " "Ports D and ENA on the latch are fed by the same signal current_state.S_LOAD_AND_STORE_6" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1716845769784 ""}  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/microcontrol/control_unit/control_unit.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1716845769784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716845769894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716845770115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716845770115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716845770145 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716845770145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716845770145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716845770145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716845770161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:36:10 2024 " "Processing ended: Mon May 27 16:36:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716845770161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716845770161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716845770161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716845770161 ""}
