peter@peter-Nitro-AN515-55:~/AIU/AIU_CS800_Chisel/600_UCB_Chisel/011_Run_All_Solutions/chisel-tutorial-release$ ./011_Run_All_Solution.scr 
[info] Loading project definition from /home/peter/AIU/AIU_CS800_Chisel/600_UCB_Chisel/011_Run_All_Solutions/chisel-tutorial-release/project
[info] Loading settings for project chisel-tutorial-release from build.sbt ...
[info] Set current project to chisel-tutorial (in build file:/home/peter/AIU/AIU_CS800_Chisel/600_UCB_Chisel/011_Run_All_Solutions/chisel-tutorial-release/)
[info] Compiling 56 Scala sources to /home/peter/AIU/AIU_CS800_Chisel/600_UCB_Chisel/011_Run_All_Solutions/chisel-tutorial-release/target/scala-2.12/classes ...
[info] Compiling 63 Scala sources to /home/peter/AIU/AIU_CS800_Chisel/600_UCB_Chisel/011_Run_All_Solutions/chisel-tutorial-release/target/scala-2.12/test-classes ...
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] running solutions.Launcher all
Starting tutorial Mux4
[info] [0.002] Elaborating design...
[info] [0.775] Done elaborating.
Computed transform order in: 258.8 ms
Total FIRRTL Compile Time: 507.1 ms
file loaded in 0.052033079 seconds, 33 symbols, 23 statements
[info] [0.001] SEED 1734671434071
test Mux4 Success: 64 tests passed in 69 cycles in 0.023190 seconds 2975.40 Hz
[info] [0.014] RAN 64 CYCLES PASSED
Starting tutorial Accumulator
[info] [0.000] Elaborating design...
[info] [0.008] Done elaborating.
Computed transform order in: 143.6 ms
Total FIRRTL Compile Time: 70.8 ms
file loaded in 0.006917514 seconds, 10 symbols, 7 statements
[info] [0.000] SEED 1734671434071
test Accumulator Success: 16 tests passed in 21 cycles in 0.002814 seconds 7463.72 Hz
[info] [0.002] RAN 16 CYCLES PASSED
Starting tutorial DynamicMemorySearch
[info] [0.000] Elaborating design...
[info] [0.011] Done elaborating.
Computed transform order in: 92.8 ms
Total FIRRTL Compile Time: 91.4 ms
file loaded in 0.018200753 seconds, 42 symbols, 33 statements
[info] [0.000] SEED 1734671434071
test DynamicMemorySearch Success: 0 tests passed in 94 cycles in 0.008219 seconds 11436.85 Hz
[info] [0.007] RAN 89 CYCLES PASSED
Starting tutorial MaxN
[info] [0.000] Elaborating design...
[info] [0.009] Done elaborating.
Computed transform order in: 132.8 ms
Total FIRRTL Compile Time: 62.6 ms
file loaded in 0.001878675 seconds, 25 symbols, 15 statements
[info] [0.000] SEED 1734671434071
test MaxN Success: 10 tests passed in 15 cycles in 0.003577 seconds 4193.43 Hz
[info] [0.002] RAN 10 CYCLES PASSED
Starting tutorial VecShiftRegisterSimple
[info] [0.000] Elaborating design...
[info] [0.007] Done elaborating.
Computed transform order in: 92.5 ms
Total FIRRTL Compile Time: 46.7 ms
file loaded in 0.001053226 seconds, 13 symbols, 10 statements
[info] [0.000] SEED 1734671434071
test VecShiftRegisterSimple Success: 16 tests passed in 21 cycles in 0.002245 seconds 9355.33 Hz
[info] [0.002] RAN 16 CYCLES PASSED
Starting tutorial Max2
[info] [0.000] Elaborating design...
[info] [0.002] Done elaborating.
Computed transform order in: 128.5 ms
Total FIRRTL Compile Time: 43.0 ms
file loaded in 5.62028E-4 seconds, 7 symbols, 3 statements
[info] [0.000] SEED 1734671434071
test Max2 Success: 10 tests passed in 15 cycles in 0.001597 seconds 9394.45 Hz
[info] [0.002] RAN 10 CYCLES PASSED
Starting tutorial VendingMachineSwitch
[info] [0.000] Elaborating design...
[info] [0.009] Done elaborating.
Computed transform order in: 87.1 ms
Total FIRRTL Compile Time: 53.0 ms
file loaded in 0.001424832 seconds, 26 symbols, 22 statements
[info] [0.000] SEED 1734671434071
test VendingMachineSwitch Success: 20 tests passed in 25 cycles in 0.002311 seconds 10818.32 Hz
[info] [0.001] RAN 20 CYCLES PASSED
Starting tutorial Mul
[info] [0.000] Elaborating design...
[info] [0.011] Done elaborating.
Computed transform order in: 124.0 ms
Total FIRRTL Compile Time: 265.5 ms
file loaded in 0.0168151 seconds, 249 symbols, 245 statements
[info] [0.000] SEED 1734671434071
test Mul Success: 10 tests passed in 15 cycles in 0.002932 seconds 5115.63 Hz
[info] [0.002] RAN 10 CYCLES PASSED
Starting tutorial LFSR16
[info] [0.000] Elaborating design...
[info] [0.006] Done elaborating.
Computed transform order in: 97.8 ms
Total FIRRTL Compile Time: 110.9 ms
file loaded in 0.003591173 seconds, 17 symbols, 14 statements
[info] [0.000] SEED 1734671434071
test LFSR16 Success: 16 tests passed in 21 cycles in 0.002521 seconds 8330.65 Hz
[info] [0.002] RAN 16 CYCLES PASSED
Starting tutorial VecShiftRegister
[info] [0.000] Elaborating design...
[info] [0.005] Done elaborating.
Computed transform order in: 91.5 ms
Total FIRRTL Compile Time: 49.6 ms
file loaded in 0.001123098 seconds, 22 symbols, 14 statements
[info] [0.000] SEED 1734671434071
test VecShiftRegister Success: 16 tests passed in 22 cycles in 0.003825 seconds 5751.31 Hz
[info] [0.004] RAN 17 CYCLES PASSED
Starting tutorial RealGCD
[info] [0.000] Elaborating design...
[info] [0.014] Done elaborating.
Computed transform order in: 97.1 ms
Total FIRRTL Compile Time: 97.6 ms
file loaded in 0.002342835 seconds, 27 symbols, 22 statements
[info] [0.001] SEED 1734671434071
test RealGCD Success: 3 tests passed in 33 cycles in 0.002584 seconds 12773.35 Hz
[info] [0.003] RAN 28 CYCLES PASSED
Starting tutorial VendingMachine
[info] [0.000] Elaborating design...
[info] [0.008] Done elaborating.
Computed transform order in: 88.5 ms
Total FIRRTL Compile Time: 48.1 ms
file loaded in 0.001478764 seconds, 26 symbols, 22 statements
[info] [0.000] SEED 1734671434071
test VendingMachine Success: 20 tests passed in 25 cycles in 0.002052 seconds 12181.89 Hz
[info] [0.002] RAN 20 CYCLES PASSED
Starting tutorial Memo
[info] [0.000] Elaborating design...
[info] [0.004] Done elaborating.
Computed transform order in: 80.6 ms
Total FIRRTL Compile Time: 42.8 ms
file loaded in 0.001892762 seconds, 29 symbols, 20 statements
[info] [0.000] SEED 1734671434071
test Memo Success: 2 tests passed in 9 cycles in 0.001023 seconds 8799.51 Hz
[info] [0.001] RAN 4 CYCLES PASSED
Starting tutorial VecShiftRegisterParam
[info] [0.000] Elaborating design...
[info] [0.004] Done elaborating.
Computed transform order in: 124.0 ms
Total FIRRTL Compile Time: 41.5F ms
file loaded in 0.001302278 seconds, 21 symbols, 18 statements
[info] [0.000] SEED 1734671434071
test VecShiftRegisterParam Success: 16 tests passed in 21 cycles in 0.002301 seconds 9125.10 Hz
[info] [0.002] RAN 16 CYCLES PASSED
Starting tutorial Counter
[info] [0.000] Elaborating design...
[info] [0.004] Done elaborating.
Computed transform order in: 93.6 ms
Total FIRRTL Compile Time: 39.3 ms
file loaded in 8.34244E-4 seconds, 12 symbols, 8 statements
[info] [0.000] SEED 1734671434071
test Counter Success: 10 tests passed in 20 cycles in 0.001947 seconds 10273.59 Hz
[info] [0.001] RAN 15 CYCLES PASSED
Starting tutorial SingleEvenFilter
[info] [0.000] Elaborating design...
[info] [0.013] Done elaborating.
Computed transform order in: 134.5 ms
Total FIRRTL Compile Time: 62.4 ms
file loaded in 0.001999568 seconds, 19 symbols, 13 statements
[info] [0.000] SEED 1734671434071
test SingleEvenFilter Success: 20 tests passed in 15 cycles in 0.002130 seconds 7041.60 Hz
[info] [0.002] RAN 10 CYCLES PASSED
Starting tutorial Adder
[info] [0.000] Elaborating design...
[info] [0.003] Done elaborating.
Computed transform order in: 94.9 ms
Total FIRRTL Compile Time: 37.8 ms
file loaded in 4.22803E-4 seconds, 7 symbols, 3 statements
[info] [0.000] SEED 1734671434071
test Adder Success: 10 tests passed in 15 cycles in 0.001374 seconds 10917.44 Hz
[info] [0.001] RAN 10 CYCLES PASSED
Tutorials passing: 17
[success] Total time: 17 s, completed Dec 19, 2024 9:10:39 PM
