Drill report for panel_4_3.kicad_pcb
Created on Mon May 22 20:20:29 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'panel_4_3.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (312 holes)
    T2  0.500mm  0.0197"  (240 holes)
    T3  0.650mm  0.0256"  (72 holes)

    Total plated holes count 624


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
