$date
  Sun Jun 23 13:58:57 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register_sync_16bit_tb $end
$var reg 16 ! data_in[15:0] $end
$var reg 1 " enable $end
$var reg 1 # mr $end
$var reg 1 $ clk $end
$var reg 16 % data_out[15:0] $end
$scope module reg $end
$var reg 16 & data_in[15:0] $end
$var reg 1 ' enable $end
$var reg 1 ( mr $end
$var reg 1 ) clk $end
$var reg 16 * data_out[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1010101010101010 !
0"
1#
0$
bUUUUUUUUUUUUUUUU %
b1010101010101010 &
0'
1(
0)
bUUUUUUUUUUUUUUUU *
#2000000
1$
1)
#3000000
b0001001000110100 !
1"
b0001001000110100 &
1'
#4000000
0$
b0001001000110100 %
0)
b0001001000110100 *
#6000000
b0101011001111000 !
1$
b0101011001111000 &
1)
#8000000
0$
b0101011001111000 %
0)
b0101011001111000 *
#9000000
b1001101010111100 !
0"
b1001101010111100 &
0'
#10000000
1$
1)
#12000000
0#
0$
b0000000000000000 %
0(
0)
b0000000000000000 *
#14000000
1$
1)
#15000000
1#
1(
#16000000
0$
0)
#18000000
1$
1)
#20000000
