\ DAS GEHT NOCH NICHT !!!
\ THAT FILE doesn't work yet !!!
 
$40023C00 constant Flash_ACR \ Flash Access Control Register
$40004408 constant USART2_BRR

\ f (VCO clock) = f (PLL clock input) * (PLLN/PLLM)
\ f (PLL general clock output) = F (VCO clock) / PLLP
\ f (USB, RNG und andere) = f (VCO clock) / PLLQ
$40023800      constant RCC_Base

RCC_Base $00 +  constant RCC_CR
    1           constant HSION
    1  1 lshift constant HSIRDY
  $1F  3 lshift constant HSITRIM
  $FF  8 lshift constant HSICAL
    1 16 lshift constant HSEON
    1 17 lshift constant HSERDY
    1 18 lshift constant HSEBYP
    1 19 lshift constant CSSON
    1 24 lshift constant PLLON
    1 25 lshift constant PLLRDY
    1 26 lshift constant PLLI2SON
    1 27 lshift constant PLLI2SRDY
  

RCC_Base $04 +    constant RCC_PLLCFGR
    $3F           constant PLLM    \ pll input predivider after pll source mux 1..2MHz
   $1FF  6 lshift constant PLLN    \ pll multiplier after PLLM 100...432MHz
      3 16 lshift constant PLLP    \ divider after PLLN 0:/2 1:/4 2:/6 3:/8 <100MHz
      1 16 lshift constant PLLP0
      1 17 lshift constant PLLP1
      1 22 lshift constant PLLSRC  \ PLLCLK source for PLL and PLLI2S 0-HSI 1-HSE
     $F 24 lshift constant PLLQ    \ pll divider for USB otg(48MHz), SDIO(<=48MHz), RNG(<=48MHZ) after PLLN 
      1 24 lshift constant PLLQ0   \ pll divider for USB otg(48MHz), SDIO(<=48MHz), RNG(<=48MHZ) after PLLN 
      1 25 lshift constant PLLQ1   \ valid values 2..15
      1 26 lshift constant PLLQ2
      1 27 lshift constant PLLQ3


RCC_Base $08 + constant RCC_CFGR

: HSE_BYPASS ;
: HSE_XTAL ;

: 100Mhz

: 120MHz ( -- )

  \ Set Flash waitstates !
  $103 Flash_ACR !   \ 3 Waitstates for 120 MHz with more than 2.7 V Vcc, Prefetch buffer enabled.

  PLLSRC          \ HSE clock as 8 MHz source

  8  0 lshift or  \ PLLM Division factor for main PLL and audio PLL input clock 
                  \ 8 MHz / 8 =  1 MHz. Divider before VCO. Frequency entering VCO to be between 1 and 2 MHz.

240  6 lshift or  \ PLLN Main PLL multiplication factor for VCO - between 192 and 432 MHz
                  \ 1 MHz * 240 = 240 MHz

  8 24 lshift or  \ PLLQ = 8, 240 MHz / 8 = 30 MHz

  0 16 lshift or  \ PLLP Division factor for main system clock
                  \ 0: /2  1: /4  2: /6  3: /8
                  \ 240 MHz / 2 = 120 MHz 
  RCC_PLLCFGR !

  PLLON RCC_CR bis!
    \ Wait for PLL to lock:
    begin PLLRDY RCC_CR bit@ until

  2                 \ Set PLL as clock source
  %101 10 lshift or \ APB  Low speed prescaler (APB1) - Max 42 MHz ! Here 120/4 MHz = 30 MHz.
  %101 13 lshift or \ APB High speed prescaler (APB2) - Max 84 MHz ! Here 120/4 MHz = 30 MHz.
  RCC_CFGR !

  $104 USART2_BRR ! \ Set Baud rate divider for 115200 Baud at 30 MHz.
;
