;redcode
;assert 1
	SPL 0, 205
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN -1, @-20
	SUB 16, @310
	SUB 12, @10
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 103
	SUB @121, 106
	SLT 210, 31
	SUB <0, @2
	SUB <0, @2
	JMZ 12, #10
	SUB #12, @200
	CMP 12, @10
	CMP @121, 103
	CMP @121, 103
	CMP 12, @10
	SUB @121, 106
	SLT <163, <0
	SUB 16, @310
	SUB 16, @310
	SUB @-127, 100
	SUB @-127, 100
	SUB <0, @2
	SLT 12, @10
	SUB @121, 100
	CMP #12, @200
	SUB -207, <-120
	SUB -207, <-120
	SUB #12, @200
	MOV -7, <-20
	MOV -7, <-20
	DJN -821, @-20
	SUB #123, @100
	ADD #270, <1
	SUB #123, @100
	ADD #270, <1
	ADD #270, <1
	CMP 12, @10
	ADD #270, <1
	SPL 0, 205
	ADD 270, 60
	SPL 0, 205
	CMP -207, <-120
	MOV -1, <-20
