
*** Running vivado
    with args -log design_1_2c_2h_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_2c_2h_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_2c_2h_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_2c_2h_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_axi_bram_ctrl_0_0/design_1_2c_2h_axi_bram_ctrl_0_0.dcp' for cell 'design_1_2c_2h_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_axi_bram_ctrl_0_1/design_1_2c_2h_axi_bram_ctrl_0_1.dcp' for cell 'design_1_2c_2h_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_blk_mem_gen_0_0/design_1_2c_2h_blk_mem_gen_0_0.dcp' for cell 'design_1_2c_2h_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_blk_mem_gen_0_1/design_1_2c_2h_blk_mem_gen_0_1.dcp' for cell 'design_1_2c_2h_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_multihart_ip_0_26/design_1_2c_2h_multihart_ip_0_26.dcp' for cell 'design_1_2c_2h_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_multihart_ip_0_27/design_1_2c_2h_multihart_ip_0_27.dcp' for cell 'design_1_2c_2h_i/multihart_ip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_processing_system7_0_0/design_1_2c_2h_processing_system7_0_0.dcp' for cell 'design_1_2c_2h_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_rst_ps7_0_100M_0/design_1_2c_2h_rst_ps7_0_100M_0.dcp' for cell 'design_1_2c_2h_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_xbar_1/design_1_2c_2h_xbar_1.dcp' for cell 'design_1_2c_2h_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_auto_pc_0/design_1_2c_2h_auto_pc_0.dcp' for cell 'design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_auto_pc_1/design_1_2c_2h_auto_pc_1.dcp' for cell 'design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_auto_pc_2/design_1_2c_2h_auto_pc_2.dcp' for cell 'design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2910.895 ; gain = 0.000 ; free physical = 6342 ; free virtual = 13510
INFO: [Netlist 29-17] Analyzing 1152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_processing_system7_0_0/design_1_2c_2h_processing_system7_0_0.xdc] for cell 'design_1_2c_2h_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_processing_system7_0_0/design_1_2c_2h_processing_system7_0_0.xdc] for cell 'design_1_2c_2h_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_rst_ps7_0_100M_0/design_1_2c_2h_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_2c_2h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_rst_ps7_0_100M_0/design_1_2c_2h_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_2c_2h_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_rst_ps7_0_100M_0/design_1_2c_2h_rst_ps7_0_100M_0.xdc] for cell 'design_1_2c_2h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.gen/sources_1/bd/design_1_2c_2h/ip/design_1_2c_2h_rst_ps7_0_100M_0/design_1_2c_2h_rst_ps7_0_100M_0.xdc] for cell 'design_1_2c_2h_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_2c_2h_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.008 ; gain = 0.000 ; free physical = 6207 ; free virtual = 13378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3143.008 ; gain = 232.113 ; free physical = 6207 ; free virtual = 13378
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3143.008 ; gain = 0.000 ; free physical = 6196 ; free virtual = 13367

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1855c28d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3155.766 ; gain = 12.758 ; free physical = 5795 ; free virtual = 12966

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/executing_hart_V_reg_18173[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_hart_V_fu_506[0]_i_3, which resulted in an inversion of 88 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_to_d_is_valid_V_reg_18396[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_is_full_0_6_reg_18408[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17660[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17660[0]_i_2, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2, which resulted in an inversion of 121 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700[0]_i_2 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700[0]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17655[0]_i_2 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17655[0]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_is_valid_V_reg_18567[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/and_ln947_11_reg_18591[0]_i_3, which resulted in an inversion of 57 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[10]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[26]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[11]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[27]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[12]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[28]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[14]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[30]_INST_0_i_10, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[16]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[16]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[17]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[17]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[18]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[18]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[19]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[19]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[20]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[20]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[21]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[21]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[22]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[22]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[23]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[23]_INST_0_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[7]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[7]_INST_0_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[9]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[25]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[16]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[16]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[17]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[17]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[18]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[18]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[19]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[19]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[20]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[20]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[21]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[21]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[22]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[22]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[23]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[23]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[24]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[24]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[25]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[25]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[26]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[26]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[27]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[27]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[28]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[28]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[29]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[29]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[30]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[30]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[7]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[7]_INST_0_i_4, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/executing_hart_V_reg_18173[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_hart_V_fu_506[0]_i_3, which resulted in an inversion of 88 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_to_d_is_valid_V_reg_18396[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_is_full_0_6_reg_18408[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17660[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17660[0]_i_2, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2, which resulted in an inversion of 121 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700[0]_i_2 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700[0]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17655[0]_i_2 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_reg_17655[0]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_is_valid_V_reg_18567[0]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/and_ln947_11_reg_18591[0]_i_3, which resulted in an inversion of 57 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[10]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[26]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[11]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[27]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[12]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[28]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[14]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[30]_INST_0_i_10, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[16]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[16]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[17]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[17]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[18]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[18]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[19]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[19]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[20]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[20]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[21]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[21]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[22]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[22]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[23]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[23]_INST_0_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[7]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[7]_INST_0_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_1_reg_18773[9]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[25]_INST_0_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[16]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[16]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[17]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[17]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[18]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[18]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[19]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[19]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[20]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[20]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[21]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[21]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[22]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[22]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[23]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_18_fu_986[23]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[24]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[24]_INST_0_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[25]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[25]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[26]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[26]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[27]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[27]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[28]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[28]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[29]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[29]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[30]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[30]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv2_2_reg_18778[7]_i_1 into driver instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ip_data_ram_Din_A[7]_INST_0_i_4, which resulted in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c71e6978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3408.812 ; gain = 0.000 ; free physical = 5549 ; free virtual = 12742
INFO: [Opt 31-389] Phase Retarget created 140 cells and removed 269 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 13a930f98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3408.812 ; gain = 0.000 ; free physical = 5546 ; free virtual = 12740
INFO: [Opt 31-389] Phase Constant propagation created 191 cells and removed 430 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d0e469b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3408.812 ; gain = 0.000 ; free physical = 5543 ; free virtual = 12735
INFO: [Opt 31-389] Phase Sweep created 34 cells and removed 512 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d0e469b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3440.828 ; gain = 32.016 ; free physical = 5542 ; free virtual = 12734
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d0e469b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3440.828 ; gain = 32.016 ; free physical = 5542 ; free virtual = 12734
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d0e469b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3440.828 ; gain = 32.016 ; free physical = 5542 ; free virtual = 12734
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             140  |             269  |                                              0  |
|  Constant propagation         |             191  |             430  |                                              0  |
|  Sweep                        |              34  |             512  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3440.828 ; gain = 0.000 ; free physical = 5542 ; free virtual = 12733
Ending Logic Optimization Task | Checksum: 19c6a1424

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3440.828 ; gain = 32.016 ; free physical = 5542 ; free virtual = 12733

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 132 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 264
Ending PowerOpt Patch Enables Task | Checksum: 16b312277

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3882.758 ; gain = 0.000 ; free physical = 5474 ; free virtual = 12633
Ending Power Optimization Task | Checksum: 16b312277

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3882.758 ; gain = 441.930 ; free physical = 5512 ; free virtual = 12671

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16b312277

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3882.758 ; gain = 0.000 ; free physical = 5512 ; free virtual = 12671

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3882.758 ; gain = 0.000 ; free physical = 5512 ; free virtual = 12671
Ending Netlist Obfuscation Task | Checksum: 201847250

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3882.758 ; gain = 0.000 ; free physical = 5512 ; free virtual = 12671
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3882.758 ; gain = 739.750 ; free physical = 5512 ; free virtual = 12671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3890.758 ; gain = 0.000 ; free physical = 5506 ; free virtual = 12668
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_2c_2h_wrapper_drc_opted.rpt -pb design_1_2c_2h_wrapper_drc_opted.pb -rpx design_1_2c_2h_wrapper_drc_opted.rpx
Command: report_drc -file design_1_2c_2h_wrapper_drc_opted.rpt -pb design_1_2c_2h_wrapper_drc_opted.pb -rpx design_1_2c_2h_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5392 ; free virtual = 12559
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12fcc7b10

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5392 ; free virtual = 12559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5392 ; free virtual = 12559

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15e9e39d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12602

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 63e5cf82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5419 ; free virtual = 12586

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 63e5cf82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5419 ; free virtual = 12586
Phase 1 Placer Initialization | Checksum: 63e5cf82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5419 ; free virtual = 12586

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ea50afc2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5359 ; free virtual = 12526

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 57829c31

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5360 ; free virtual = 12527

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 0ccfe147

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5360 ; free virtual = 12527

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 188 LUTNM shape to break, 1271 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 95, two critical 93, total 188, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 713 nets or LUTs. Breaked 188 LUTs, combined 525 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5346 ; free virtual = 12512
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5346 ; free virtual = 12512

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          188  |            525  |                   713  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          188  |            525  |                   713  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e4bfc2ae

Time (s): cpu = 00:01:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5335 ; free virtual = 12501
Phase 2.4 Global Placement Core | Checksum: 19be7c909

Time (s): cpu = 00:01:38 ; elapsed = 00:00:29 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5333 ; free virtual = 12500
Phase 2 Global Placement | Checksum: 19be7c909

Time (s): cpu = 00:01:38 ; elapsed = 00:00:29 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5345 ; free virtual = 12512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 108a5dfb8

Time (s): cpu = 00:01:44 ; elapsed = 00:00:30 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5352 ; free virtual = 12518

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f7fb93dc

Time (s): cpu = 00:01:54 ; elapsed = 00:00:32 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5349 ; free virtual = 12516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d5678a4f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:33 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5349 ; free virtual = 12515

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 187a69dd4

Time (s): cpu = 00:01:55 ; elapsed = 00:00:33 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5349 ; free virtual = 12515

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b93365f8

Time (s): cpu = 00:02:12 ; elapsed = 00:00:41 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5302 ; free virtual = 12506

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 142332d60

Time (s): cpu = 00:02:23 ; elapsed = 00:00:50 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5302 ; free virtual = 12478

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11866aeed

Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5312 ; free virtual = 12492

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11debf4e6

Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5312 ; free virtual = 12492

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f2e59f4c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5288 ; free virtual = 12484
Phase 3 Detail Placement | Checksum: f2e59f4c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5288 ; free virtual = 12484

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1782ad5bf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.402 | TNS=-56071.520 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ca1bc853

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5306 ; free virtual = 12499
INFO: [Place 46-33] Processed net design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e9f278d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5305 ; free virtual = 12498
Phase 4.1.1.1 BUFG Insertion | Checksum: 1782ad5bf

Time (s): cpu = 00:03:01 ; elapsed = 00:01:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5305 ; free virtual = 12498

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.405. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b9cca627

Time (s): cpu = 00:03:45 ; elapsed = 00:01:27 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478

Time (s): cpu = 00:03:45 ; elapsed = 00:01:27 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478
Phase 4.1 Post Commit Optimization | Checksum: 1b9cca627

Time (s): cpu = 00:03:46 ; elapsed = 00:01:27 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b9cca627

Time (s): cpu = 00:03:46 ; elapsed = 00:01:27 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b9cca627

Time (s): cpu = 00:03:46 ; elapsed = 00:01:27 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478
Phase 4.3 Placer Reporting | Checksum: 1b9cca627

Time (s): cpu = 00:03:47 ; elapsed = 00:01:28 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478

Time (s): cpu = 00:03:47 ; elapsed = 00:01:28 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16a91d4e6

Time (s): cpu = 00:03:47 ; elapsed = 00:01:28 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478
Ending Placer Task | Checksum: 7b91526d

Time (s): cpu = 00:03:47 ; elapsed = 00:01:28 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5283 ; free virtual = 12478
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5329 ; free virtual = 12523
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5262 ; free virtual = 12511
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_2c_2h_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5316 ; free virtual = 12515
INFO: [runtcl-4] Executing : report_utilization -file design_1_2c_2h_wrapper_utilization_placed.rpt -pb design_1_2c_2h_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_2c_2h_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5320 ; free virtual = 12519
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 12.08s |  WALL: 3.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5294 ; free virtual = 12493

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.405 | TNS=-42610.041 |
Phase 1 Physical Synthesis Initialization | Checksum: 14799b525

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5279 ; free virtual = 12478
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.405 | TNS=-42610.041 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14799b525

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5279 ; free virtual = 12478

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.405 | TNS=-42610.041 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.402 | TNS=-42608.281 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.377 | TNS=-42604.272 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.325 | TNS=-42602.533 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.298 | TNS=-42601.187 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[15]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.289 | TNS=-42596.388 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.286 | TNS=-42596.112 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[14].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[14]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.267 | TNS=-42578.667 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.266 | TNS=-42578.366 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[12].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[12]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.260 | TNS=-42570.304 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[13].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[13]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.253 | TNS=-42566.891 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.251 | TNS=-42566.604 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.247 | TNS=-42563.563 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[13].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387_reg[13]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.247 | TNS=-42563.028 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_6_reg_2387[31]_i_3_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_6_reg_2387[31]_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_6_reg_2387[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.238 | TNS=-42553.460 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.231 | TNS=-42552.299 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.229 | TNS=-42551.110 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.226 | TNS=-42557.007 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[13].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[13]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.221 | TNS=-42556.603 |
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.217 | TNS=-42553.544 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.213 | TNS=-42557.662 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[58].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[58]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.209 | TNS=-42557.371 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.198 | TNS=-42554.988 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-42553.842 |
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.192 | TNS=-42553.918 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[23].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397_reg[23]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.192 | TNS=-42552.627 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]_i_3_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.184 | TNS=-42544.369 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[9].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[9]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.181 | TNS=-42543.688 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[15]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.179 | TNS=-42544.103 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[55].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[55]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.173 | TNS=-42543.739 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_V_fu_3689_p4.  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_V_reg_17672[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_V_fu_3689_p4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.172 | TNS=-42543.557 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.171 | TNS=-42542.903 |
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_3__0_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_3__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.166 | TNS=-42541.589 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.165 | TNS=-42541.022 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[54].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[54]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.161 | TNS=-42540.807 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.157 | TNS=-42540.025 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_load_reg_17626[13]_i_1_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_load_reg_17626[13]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_load_reg_17626[13]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.153 | TNS=-42535.059 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[57].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[57]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.150 | TNS=-42534.735 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[31].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397_reg[31]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.147 | TNS=-42534.411 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_2__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.146 | TNS=-42533.127 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.145 | TNS=-42532.629 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[60].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[60]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.142 | TNS=-42532.520 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[23].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387_reg[23]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.142 | TNS=-42531.028 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[28].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387_reg[28]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.142 | TNS=-42530.031 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[31].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387_reg[31]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_6_reg_2387[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.136 | TNS=-42529.060 |
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.135 | TNS=-42528.798 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[52].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[52]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.135 | TNS=-42528.463 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_to_m_address_V_1_fu_9398_p3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[14].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[14]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.128 | TNS=-42447.373 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-42229.567 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_load_reg_17626[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_to_m_address_V_1_fu_9398_p3[10].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[10]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_to_m_address_V_1_fu_9398_p3[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-42228.792 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.120 | TNS=-42216.318 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[3].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[3]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.115 | TNS=-42172.520 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[11].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[11]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.115 | TNS=-42168.893 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/tmp_20_fu_13023_p34[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-42118.463 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/tmp_21_fu_13092_p34[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_3_3__8[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_14__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.100 | TNS=-42061.474 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_15__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_44_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_44
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.095 | TNS=-42029.395 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/tmp_20_fu_13023_p34[16].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[16]_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/tmp_20_fu_13023_p34[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.094 | TNS=-41804.873 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_to_m_address_V_1_fu_9398_p3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/tmp_20_fu_13023_p34[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.079 | TNS=-41708.034 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/tmp_20_fu_13023_p34[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_3__7[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_15[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.075 | TNS=-41706.171 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.064 | TNS=-41706.291 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.060 | TNS=-41705.302 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_enable_reg_pp0_iter3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.060 | TNS=-41705.302 |
Phase 3 Critical Path Optimization | Checksum: 14799b525

Time (s): cpu = 00:01:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5256 ; free virtual = 12473

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.060 | TNS=-41705.302 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.055 | TNS=-41702.999 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.054 | TNS=-41706.211 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][55]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][51]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][47]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][43]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][39]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][35]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][31]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][27]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][23]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][19]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][11]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][7]_srl4_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.049 | TNS=-41705.553 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[51].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[51]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.044 | TNS=-41705.182 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_3.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.044 | TNS=-41711.730 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.041 | TNS=-41711.479 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][3]_srl4_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[2].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[2]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.039 | TNS=-41709.925 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[10].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397_reg[10]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.039 | TNS=-41709.747 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[11].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397_reg[11]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.039 | TNS=-41709.569 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[13].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397_reg[13]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.039 | TNS=-41709.391 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[9].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397_reg[9]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.037 | TNS=-41709.212 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter3_w_7_reg_2397[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]_i_3_n_0.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter3_w_7_reg_2397[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.037 | TNS=-41701.023 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[50].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[50]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.035 | TNS=-41700.972 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg[3][15]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_V_fu_3689_p4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_V_fu_3689_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_42_fu_3361_p3.  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_load_reg_17626[16]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_42_fu_3361_p3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.032 | TNS=-41699.430 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_to_m_address_V_1_fu_9398_p3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/tmp_21_fu_13092_p34[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_3_3__8[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_14__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-41667.354 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[1].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[1]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.026 | TNS=-41651.278 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[15].  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[15]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_sig_allocacmp_e_from_i_rv1_load[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.025 | TNS=-41644.744 |
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[53].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717_reg[53]
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.025 | TNS=-41644.569 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_15__0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_3.  Re-placed instance design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_5_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.021 | TNS=-41644.227 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_18717[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[15]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-41643.874 |
INFO: [Physopt 32-702] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/gmem_addr_4_reg_18745[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[14].  Re-placed instance design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/a_reg_17720[14]_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_address_0_0882_fu_978_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-41644.838 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-41644.838 |
Phase 4 Critical Path Optimization | Checksum: 14799b525

Time (s): cpu = 00:01:49 ; elapsed = 00:00:29 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5227 ; free virtual = 12433
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5227 ; free virtual = 12433
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.020 | TNS=-41644.838 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.385  |        965.203  |            0  |              0  |                    81  |           0  |           2  |  00:00:27  |
|  Total          |          0.385  |        965.203  |            0  |              0  |                    81  |           0  |           3  |  00:00:27  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5227 ; free virtual = 12433
Ending Physical Synthesis Task | Checksum: 1c90faa94

Time (s): cpu = 00:01:49 ; elapsed = 00:00:30 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5218 ; free virtual = 12423
INFO: [Common 17-83] Releasing license: Implementation
591 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5234 ; free virtual = 12439
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5183 ; free virtual = 12443
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 344d8363 ConstDB: 0 ShapeSum: fbe7062c RouteDB: 0
Post Restoration Checksum: NetGraph: 8190e790 NumContArr: 1a3987e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8334800e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5038 ; free virtual = 12268

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8334800e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5006 ; free virtual = 12236

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8334800e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 5006 ; free virtual = 12236
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11560da99

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4957 ; free virtual = 12205
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.760 | TNS=-35848.061| WHS=-0.195 | THS=-148.924|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33024
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33024
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 89124d3a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4957 ; free virtual = 12201

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 89124d3a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4957 ; free virtual = 12201
Phase 3 Initial Routing | Checksum: 663b1bd4

Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4961 ; free virtual = 12197
INFO: [Route 35-580] Design has 203 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                              |
+====================+===================+==================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/is_reg_computed_1_25_0_fu_1262_reg[0]/D                   |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/is_reg_computed_1_19_0_fu_1238_reg[0]/D                   |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter1_d_state_d_i_type_V_reg_2265_reg[2]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/is_reg_computed_0_9_0_fu_1070_reg[0]/D                    |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_phi_reg_pp0_iter1_d_state_d_i_type_V_reg_2265_reg[0]/D |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10760
 Number of Nodes with overlaps = 2939
 Number of Nodes with overlaps = 1301
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.488 | TNS=-60516.089| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e089565d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:51 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4952 ; free virtual = 12187

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3944
 Number of Nodes with overlaps = 1446
 Number of Nodes with overlaps = 651
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.348 | TNS=-59442.904| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2598d2eab

Time (s): cpu = 00:05:26 ; elapsed = 00:02:58 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4771 ; free virtual = 12079

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3317
Phase 4.3 Global Iteration 2 | Checksum: abf1a69b

Time (s): cpu = 00:05:30 ; elapsed = 00:03:02 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4775 ; free virtual = 12084
Phase 4 Rip-up And Reroute | Checksum: abf1a69b

Time (s): cpu = 00:05:30 ; elapsed = 00:03:02 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4775 ; free virtual = 12084

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16734fc34

Time (s): cpu = 00:05:34 ; elapsed = 00:03:03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4794 ; free virtual = 12087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.334 | TNS=-58015.856| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20c046ba1

Time (s): cpu = 00:05:35 ; elapsed = 00:03:03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4787 ; free virtual = 12084

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20c046ba1

Time (s): cpu = 00:05:35 ; elapsed = 00:03:03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4786 ; free virtual = 12084
Phase 5 Delay and Skew Optimization | Checksum: 20c046ba1

Time (s): cpu = 00:05:35 ; elapsed = 00:03:03 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4786 ; free virtual = 12084

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bef1c943

Time (s): cpu = 00:05:40 ; elapsed = 00:03:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4785 ; free virtual = 12087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.334 | TNS=-58014.921| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25786c410

Time (s): cpu = 00:05:40 ; elapsed = 00:03:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4785 ; free virtual = 12087
Phase 6 Post Hold Fix | Checksum: 25786c410

Time (s): cpu = 00:05:40 ; elapsed = 00:03:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4785 ; free virtual = 12087

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.979 %
  Global Horizontal Routing Utilization  = 17.6227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X57Y74 -> INT_R_X57Y74
   INT_R_X57Y73 -> INT_R_X57Y73
   INT_L_X58Y72 -> INT_L_X58Y72
   INT_L_X56Y69 -> INT_L_X56Y69
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y78 -> INT_L_X58Y78
   INT_L_X52Y77 -> INT_L_X52Y77
   INT_L_X42Y73 -> INT_L_X42Y73
   INT_L_X48Y19 -> INT_L_X48Y19
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y80 -> INT_L_X52Y80
   INT_R_X57Y80 -> INT_R_X57Y80
   INT_R_X53Y79 -> INT_R_X53Y79
   INT_R_X41Y78 -> INT_R_X41Y78
   INT_R_X51Y78 -> INT_R_X51Y78
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X55Y77 -> INT_R_X55Y77
   INT_L_X58Y74 -> INT_L_X58Y74
   INT_R_X57Y73 -> INT_R_X57Y73
   INT_R_X57Y72 -> INT_R_X57Y72
   INT_L_X58Y72 -> INT_L_X58Y72

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.8125
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1cdebc26c

Time (s): cpu = 00:05:41 ; elapsed = 00:03:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4785 ; free virtual = 12089

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cdebc26c

Time (s): cpu = 00:05:41 ; elapsed = 00:03:06 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4788 ; free virtual = 12088

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14f30647f

Time (s): cpu = 00:05:44 ; elapsed = 00:03:08 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4784 ; free virtual = 12086

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.334 | TNS=-58014.921| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14f30647f

Time (s): cpu = 00:05:48 ; elapsed = 00:03:09 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4784 ; free virtual = 12085
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:48 ; elapsed = 00:03:09 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4845 ; free virtual = 12147

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
610 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:05 ; elapsed = 00:03:14 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4845 ; free virtual = 12147
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4794 ; free virtual = 12145
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4823 ; free virtual = 12136
INFO: [runtcl-4] Executing : report_drc -file design_1_2c_2h_wrapper_drc_routed.rpt -pb design_1_2c_2h_wrapper_drc_routed.pb -rpx design_1_2c_2h_wrapper_drc_routed.rpx
Command: report_drc -file design_1_2c_2h_wrapper_drc_routed.rpt -pb design_1_2c_2h_wrapper_drc_routed.pb -rpx design_1_2c_2h_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4002.812 ; gain = 0.000 ; free physical = 4799 ; free virtual = 12110
INFO: [runtcl-4] Executing : report_methodology -file design_1_2c_2h_wrapper_methodology_drc_routed.rpt -pb design_1_2c_2h_wrapper_methodology_drc_routed.pb -rpx design_1_2c_2h_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_2c_2h_wrapper_methodology_drc_routed.rpt -pb design_1_2c_2h_wrapper_methodology_drc_routed.pb -rpx design_1_2c_2h_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_2h_ip.runs/impl_1/design_1_2c_2h_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_2c_2h_wrapper_power_routed.rpt -pb design_1_2c_2h_wrapper_power_summary_routed.pb -rpx design_1_2c_2h_wrapper_power_routed.rpx
Command: report_power -file design_1_2c_2h_wrapper_power_routed.rpt -pb design_1_2c_2h_wrapper_power_summary_routed.pb -rpx design_1_2c_2h_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
622 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4037.125 ; gain = 34.312 ; free physical = 4715 ; free virtual = 12090
INFO: [runtcl-4] Executing : report_route_status -file design_1_2c_2h_wrapper_route_status.rpt -pb design_1_2c_2h_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_2c_2h_wrapper_timing_summary_routed.rpt -pb design_1_2c_2h_wrapper_timing_summary_routed.pb -rpx design_1_2c_2h_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_2c_2h_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_2c_2h_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_2c_2h_wrapper_bus_skew_routed.rpt -pb design_1_2c_2h_wrapper_bus_skew_routed.pb -rpx design_1_2c_2h_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_2c_2h_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_2c_2h_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4330.910 ; gain = 293.785 ; free physical = 4667 ; free virtual = 12017
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 17:17:23 2022...
