// Seed: 2633343006
module module_0 (
    input wand id_0,
    input wire id_1,
    input supply1 id_2,
    output wand id_3
);
  wire id_5;
  generate
    assign id_3 = 1'b0;
  endgenerate
  wire id_6;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  wor  id_4
);
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.type_7 = 0;
  wire id_8;
  assign id_6[1'h0 : ""!=?1] = 1;
  id_9 :
  assert property (@(id_7) 1'b0)
  else begin : LABEL_0
    #1;
  end
endmodule
