Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 14 14:14:32 2018
| Host         : PONIAK running 64-bit major release  (build 9200)
| Command      : report_methodology -file arty_ntp_client_methodology_drc_routed.rpt -pb arty_ntp_client_methodology_drc_routed.pb -rpx arty_ntp_client_methodology_drc_routed.rpx
| Design       : arty_ntp_client
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 7          |
| TIMING-7  | Warning  | No common node between related clocks              | 7          |
| TIMING-18 | Warning  | Missing input or output delay                      | 10         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_wiz_0_i1/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and eth_tx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out2_clk_wiz_0 and eth_tx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_clk_wiz_0] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks eth_rx_clk and clk_out2_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_rx_clk] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks eth_tx_clk and clk_out2_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_tx_clk] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and clk_out2_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and eth_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks eth_rx_clk]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and eth_tx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_0 and eth_tx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out2_clk_wiz_0 and eth_tx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_clk_wiz_0] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks eth_rx_clk and clk_out2_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_rx_clk] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks eth_tx_clk and clk_out2_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_tx_clk] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks sys_clk_pin and clk_out2_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-7#6 Warning
No common node between related clocks  
The clocks sys_clk_pin and eth_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks eth_rx_clk]
Related violations: <none>

TIMING-7#7 Warning
No common node between related clocks  
The clocks sys_clk_pin and eth_tx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on eth_rx_d[0] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on eth_rx_d[1] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on eth_rx_d[2] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on eth_rx_d[3] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on eth_rx_dv relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on eth_tx_d[0] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on eth_tx_d[1] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on eth_tx_d[2] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on eth_tx_d[3] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on eth_tx_en relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_wiz_0_i1/inst/clk_in1 is created on an inappropriate internal pin clk_wiz_0_i1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


