// Seed: 1995659075
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = 1'b0;
  always @(1) begin
    if (1) begin
      id_1 <= (id_0);
    end
  end
  logic id_2;
endmodule
module module_1 ();
  assign id_1 = id_0;
  assign id_1 = 1;
  logic id_2 = id_2, id_3;
endmodule
