0.6
2017.4
Dec 15 2017
21:07:18
C:/application/verilog/8_bits_cpu/8_bits_cpu.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sim_1/new/cpu_test.v,1715957131,verilog,,,,cpu_test,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/accumulator.v,1715613056,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/alu.v,,accumulator,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/alu.v,1715950117,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/controller.v,,alu,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/controller.v,1715957482,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/cpu.v,,controller,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/cpu.v,1715957252,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/instruction_register.v,,cpu,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/instruction_register.v,1715613067,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/program_counter.v,,instruction_register,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/program_counter.v,1715955062,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/ram.v,,program_counter,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/ram.v,1715604616,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/regs.v,,ram,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/regs.v,1715613015,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/rom.v,,regs,,,,,,,,
C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sources_1/new/rom.v,1715958323,verilog,,C:/application/verilog/8_bits_cpu/8_bits_cpu.srcs/sim_1/new/cpu_test.v,,rom,,,,,,,,
