// Seed: 796220827
module module_0 ();
  assign module_1.id_1 = 0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri id_2
);
  assign id_1 = -1;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(posedge id_4 * id_4) 1) @(posedge id_2) id_1 = 1;
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    input wor id_2,
    output tri id_3,
    output logic id_4,
    output uwire id_5,
    input tri id_6,
    input logic id_7,
    output supply0 id_8,
    output wand id_9,
    output uwire id_10,
    input wand id_11,
    output wand id_12,
    output tri id_13
);
  always id_4 <= id_7;
  tri1 id_15 = 1;
  wire id_16, id_17, id_18, id_19;
  module_0 modCall_1 ();
endmodule
