LUT Design Description : 

1.Ripple carry adder with flags
2.LUT
3.Latches
4.MUX
5.Serial Adder (with diff shift reg)
6.Binary adder subtractor
7.2-bit comparator
8.4 input priority encoder


11.LFSR
12.Async mod-10 counter
13.4-bit up-down counter
14.Ring counter
15.Johnson counter

16.Memory with address decoding
17.Edge detector
18.ALU
19.Odd_Even counter
20.Binary to one-hot encoding
21 B2G & G2B enc
22.Counter with load
23.Parallel to serial shift reg
24.Detecting a sequence without FSM
25.Different MUXes implementations
26.Moore machine
27.Mealey machine
28.FSM examples
29.FIFO
30.Priority arbitor
31.Round robin arbiter
32.APB master interface
33.APB slave interface
34.APB interface
35.Memory interface



9.Flip-Flops
10.4-bit parallel in, serial out shift register
