
*** Running vivado
    with args -log GameControl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GameControl.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source GameControl.tcl -notrace
Command: synth_design -top GameControl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 283.566 ; gain = 73.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GameControl' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:7]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:25]
INFO: [Synth 8-638] synthesizing module 'GameClock' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameClock.sv:6]
INFO: [Synth 8-256] done synthesizing module 'GameClock' (1#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameClock.sv:6]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:27]
INFO: [Synth 8-638] synthesizing module 'ButtonSync' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/ButtonSync.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/ButtonSync.sv:31]
INFO: [Synth 8-256] done synthesizing module 'ButtonSync' (2#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/ButtonSync.sv:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:28]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:29]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:30]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:32]
INFO: [Synth 8-638] synthesizing module 'GameLogic' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameLogic.sv:6]
INFO: [Synth 8-638] synthesizing module 'PosCalc' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/PosCalc.sv:3]
INFO: [Synth 8-256] done synthesizing module 'PosCalc' (3#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/PosCalc.sv:3]
INFO: [Synth 8-638] synthesizing module 'GenerateBlock' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GenerateBlock.sv:3]
	Parameter I_BLOCK bound to: 0 - type: integer 
	Parameter O_BLOCK bound to: 1 - type: integer 
	Parameter L_BLOCK bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GenerateBlock.sv:50]
INFO: [Synth 8-256] done synthesizing module 'GenerateBlock' (4#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GenerateBlock.sv:3]
INFO: [Synth 8-638] synthesizing module 'TranslateToDisplay' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:3]
INFO: [Synth 8-256] done synthesizing module 'TranslateToDisplay' (5#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameLogic.sv:57]
INFO: [Synth 8-638] synthesizing module 'RowChecker' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RowChecker.sv:3]
INFO: [Synth 8-256] done synthesizing module 'RowChecker' (6#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RowChecker.sv:3]
INFO: [Synth 8-638] synthesizing module 'Randomizer' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/Randomizer.sv:6]
INFO: [Synth 8-256] done synthesizing module 'Randomizer' (7#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/Randomizer.sv:6]
INFO: [Synth 8-256] done synthesizing module 'GameLogic' (8#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameLogic.sv:6]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:34]
INFO: [Synth 8-638] synthesizing module 'RGBControl' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RGBControl.sv:6]
WARNING: [Synth 8-87] always_comb on 'KATOT_reg' did not result in combinational logic [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RGBControl.sv:86]
INFO: [Synth 8-256] done synthesizing module 'RGBControl' (9#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RGBControl.sv:6]
WARNING: [Synth 8-387] label required on module instance [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:36]
INFO: [Synth 8-638] synthesizing module 'ScoreCalculator' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/ScoreCalculator.sv:6]
INFO: [Synth 8-256] done synthesizing module 'ScoreCalculator' (10#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/ScoreCalculator.sv:6]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/SevenSegmentDisplay.sv:17]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay' (11#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/SevenSegmentDisplay.sv:17]
WARNING: [Synth 8-3848] Net clk_end in module/entity GameControl does not have driver. [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:36]
INFO: [Synth 8-256] done synthesizing module 'GameControl' (12#1) [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:7]
WARNING: [Synth 8-3331] design RowChecker has unconnected port clk
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][7]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][6]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][5]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][4]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][3]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][2]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][1]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[2][0]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][7]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][6]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][5]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][4]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][3]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][2]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][1]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[3][0]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][7]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][6]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][5]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][4]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][3]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][2]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][1]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[4][0]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][7]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][6]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][5]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][4]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][3]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][2]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][1]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[5][0]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][7]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][6]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][5]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][4]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][3]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][2]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][1]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[6][0]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][7]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][6]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][5]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][4]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][3]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][2]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][1]
WARNING: [Synth 8-3331] design GenerateBlock has unconnected port fallenBlocks[7][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port clk
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][6]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][5]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][4]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][3]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][2]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][1]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[0][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][6]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][5]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][4]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][3]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][2]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][1]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[1][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][6]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][5]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][4]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][3]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][2]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][1]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[2][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][6]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][5]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][4]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][3]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][2]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][1]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[3][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][6]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][5]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][4]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][3]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][2]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][1]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[4][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][6]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][5]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][4]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][3]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][2]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][1]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[5][0]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[6][7]
WARNING: [Synth 8-3331] design PosCalc has unconnected port fallenBlocks[6][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 326.715 ; gain = 117.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line36:clk_en to constant 0 [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameControl.sv:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 326.715 ; gain = 117.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GameControl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GameControl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 631.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 631.574 ; gain = 421.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 631.574 ; gain = 421.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 631.574 ; gain = 421.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_en" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ButtonSync'
INFO: [Synth 8-5544] ROM "clk_pulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[1][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[2][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[3][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[4][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[5][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[6][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-4471] merging register 'blockMatrix_reg[7][7:0]' into 'blockMatrix_reg[0][7:0]' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv:46]
INFO: [Synth 8-5546] ROM "rowCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lastIndex" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lastIndex" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "checkedMatrix11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowCount" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lastIndex" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "checkedMatrix2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ButtonSync'
WARNING: [Synth 8-327] inferring latch for variable 'collision_reg' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RowChecker.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'lastIndex_reg' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RowChecker.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'scoreRows_reg' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RowChecker.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'KATOT_reg' [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RGBControl.sv:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 631.574 ; gain = 421.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 21    
	   2 Input      2 Bit       Adders := 1     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     29 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 454   
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 22    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GameClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ButtonSync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   5 Input     21 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module PosCalc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
Module GenerateBlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
Module TranslateToDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 10    
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 96    
	   2 Input      3 Bit        Muxes := 8     
Module RowChecker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 7     
	   8 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 352   
	   2 Input      3 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module Randomizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module GameLogic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module RGBControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ScoreCalculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 4     
Module SevenSegmentDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'nolabel_line32/piece_reg' and it is trimmed from '4' to '3' bits. [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GameLogic.sv:55]
INFO: [Synth 8-5545] ROM "nolabel_line25/clk_en" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design GameControl has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line36/i_0/\score_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][7]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][4]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][5]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][6]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][1]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][2]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/ttd/blockMatrix_reg[0][3]' (FDRE) to 'nolabel_line32/ttd/blockMatrix_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line32/ttd /\blockMatrix_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line32/nolabel_line57 /collision_reg)
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_2_reg[8]' (FDE) to 'nolabel_line32/gb/blk_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_2_reg[9]' (FDE) to 'nolabel_line32/gb/blk_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_3_reg[8]' (FDE) to 'nolabel_line32/gb/blk_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_3_reg[9]' (FDE) to 'nolabel_line32/gb/blk_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[7]' (FDE) to 'nolabel_line32/gb/blk_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[8]' (FDE) to 'nolabel_line32/gb/blk_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[9]' (FDE) to 'nolabel_line32/gb/blk_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[10]' (FDE) to 'nolabel_line32/gb/blk_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[11]' (FDE) to 'nolabel_line32/gb/blk_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[12]' (FDE) to 'nolabel_line32/gb/blk_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[13]' (FDE) to 'nolabel_line32/gb/blk_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[14]' (FDE) to 'nolabel_line32/gb/blk_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[15]' (FDE) to 'nolabel_line32/gb/blk_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[16]' (FDE) to 'nolabel_line32/gb/blk_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[17]' (FDE) to 'nolabel_line32/gb/blk_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[18]' (FDE) to 'nolabel_line32/gb/blk_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[19]' (FDE) to 'nolabel_line32/gb/blk_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[20]' (FDE) to 'nolabel_line32/gb/blk_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[21]' (FDE) to 'nolabel_line32/gb/blk_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[22]' (FDE) to 'nolabel_line32/gb/blk_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[23]' (FDE) to 'nolabel_line32/gb/blk_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[24]' (FDE) to 'nolabel_line32/gb/blk_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[25]' (FDE) to 'nolabel_line32/gb/blk_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[26]' (FDE) to 'nolabel_line32/gb/blk_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[27]' (FDE) to 'nolabel_line32/gb/blk_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[28]' (FDE) to 'nolabel_line32/gb/blk_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[29]' (FDE) to 'nolabel_line32/gb/blk_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[30]' (FDE) to 'nolabel_line32/gb/blk_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_1_reg[31]' (FDE) to 'nolabel_line32/gb/blk_4_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_4_reg[8]' (FDE) to 'nolabel_line32/gb/blk_4_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line32/gb/blk_4_reg[9] )
WARNING: [Synth 8-3332] Sequential element (blockMatrix_reg[0][0]) is unused and will be removed from module TranslateToDisplay.
WARNING: [Synth 8-3332] Sequential element (collision_reg) is unused and will be removed from module RowChecker.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[7]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[6]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[5]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[4]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[2]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line34/KATOT_reg[0]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (score_reg[0]) is unused and will be removed from module ScoreCalculator.
WARNING: [Synth 8-3332] Sequential element (nolabel_line32/ran/randomNum_reg[3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line32/gb/blk_4_reg[9]) is unused and will be removed from module GameControl.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line36/\digits_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (digits_reg[0][0]) is unused and will be removed from module ScoreCalculator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 662.449 ; gain = 452.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 665.664 ; gain = 455.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 879.949 ; gain = 670.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[0][3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[0][2]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[0][1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[1][3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[1][2]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[1][1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[1][0]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[2][3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[2][2]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[2][1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[2][0]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[3][3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[3][2]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[3][1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/digits_reg[3][0]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[2]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[3]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[4]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[5]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[6]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[7]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[8]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[9]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[10]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[11]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[12]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/score_reg[13]) is unused and will be removed from module GameControl.
INFO: [Synth 8-3886] merging instance 'nolabel_line32/gb/blk_2_reg[7]' (FDE) to 'nolabel_line32/gb/blk_4_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line32/gb/blk_4_reg[7] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line32/gb/blk_4_reg[7]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line32/nolabel_line57/scoreRows_reg[1]) is unused and will be removed from module GameControl.
WARNING: [Synth 8-3332] Sequential element (nolabel_line32/nolabel_line57/scoreRows_reg[0]) is unused and will be removed from module GameControl.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line32/gb/blk_1_reg[6] is being inverted and renamed to nolabel_line32/gb/blk_1_reg[6]_inv.
INFO: [Synth 8-5365] Flop nolabel_line32/gb/blk_2_reg[6] is being inverted and renamed to nolabel_line32/gb/blk_2_reg[6]_inv.
INFO: [Synth 8-5365] Flop nolabel_line32/gb/blk_4_reg[6] is being inverted and renamed to nolabel_line32/gb/blk_4_reg[6]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |   136|
|4     |LUT2   |   101|
|5     |LUT3   |   194|
|6     |LUT4   |    95|
|7     |LUT5   |   328|
|8     |LUT6   |   735|
|9     |MUXF7  |    46|
|10    |MUXF8  |     1|
|11    |FDRE   |   277|
|12    |FDSE   |    60|
|13    |LD     |     3|
|14    |IBUF   |     5|
|15    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |  2049|
|2     |  nolabel_line25   |GameClock           |    77|
|3     |  nolabel_line27   |ButtonSync          |    60|
|4     |  nolabel_line28   |ButtonSync_0        |    61|
|5     |  nolabel_line29   |ButtonSync_1        |    65|
|6     |  nolabel_line30   |ButtonSync_2        |    61|
|7     |  nolabel_line32   |GameLogic           |  1586|
|8     |    nolabel_line57 |RowChecker          |     3|
|9     |    gb             |GenerateBlock       |   525|
|10    |    ran            |Randomizer          |     6|
|11    |    ttd            |TranslateToDisplay  |   975|
|12    |  nolabel_line34   |RGBControl          |    62|
|13    |  ssd              |SevenSegmentDisplay |    45|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 903.188 ; gain = 388.652
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 903.188 ; gain = 693.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 163 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 903.188 ; gain = 693.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.runs/synth_1/GameControl.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 903.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 00:22:00 2016...
