{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/typeconv.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/typeconv.html\" --><title>VHDL Reference Guide - Type Conversion</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/typeconv.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/typeconv.html</a>. It is a snapshot of the page as it appeared on Sep 9, 2009 21:09:09 GMT. The <a href=\"http://www.vdlande.com/VHDL/typeconv.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:P-8gcHaalPgJ:www.vdlande.com/VHDL/typeconv.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Type Conversion</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Expression</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Package<br>Entity<br>Architecture<br>Process<br>Procedure<br>Function</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr><td><pre>target_type (closely_related_expression)</pre></td></tr>\n<tr><td>&nbsp;</td></tr>\n<tr><td><pre>conversion_function (expression)</pre></td></tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\nSee LRM section 7.3.5\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Objects of user-defined types cannot directly be assigned to or from\nobjects of even a closely related type. A <b>type conversion</b> allows\nthe assignment to be made:\n<pre>type BUS_VAL is range 0 to 255;\n\nvariable X_INT : integer := 22;\nvariable X_BUS : BUS_VAL;\n...\nX_BUS := X_INT;                     --illegal\nX_BUS := BUS_VAL(X_INT);</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td><b>Closely related types</b> are\n<ol>\n<li>integer types and real types\n</li><li>array types whose lengths, index types and element types match.\n</li></ol>\nFor instance\n<pre>type T_BYTE is array (7 downto 0)\n     of std_ulogic;\nsignal TYPE_BUS : T_BYTE;\nsignal VEC_BUS :\n     std_ulogic_vector(7 downto 0);\n...\nTYPE_BUS &lt;= VEC_BUS;                --illegal\nTYPE_BUS &lt;= T_BYTE(VEC_BUS);</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>If conversion is required between types which are not closely\nrelated, a user defined function must be used:\n<pre>signal X_BOOL: boolean;\nsignal X_STD:  std_ulogic;\nfunction BOOL_TO_SL(X : boolean)\n            return std_ulogic is\nbegin\n  if X then\n    return ('1');\n  else\n    return ('0');\n  end if;\nend BOOL_TO_SL;\n...\nX_STD &lt;= X_BOOL;                    --illegal\nX_STD &lt;= BOOL_TO_SL(X_BOOL);\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td>A type conversion function may be called in a port map, to match\nport type to signal type.</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Most logic synthesis tools support type conversion for appropriate\narray and integer types.\n<p>\nMost also accept the type conversion functions in the std_logic_1164\npackage.\n</p><p>\nSome synthesis vendors supply a <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b> package containing conversion\nfunctions which the synthesiser will spuuort.\n</p><p>\nConversion functions in port maps are not usually supported.\n</p></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nType Conversions have not changed in <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93.\n\n</p></div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}