Classic Timing Analyzer report for part4
Wed May 02 18:06:39 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.040 ns   ; D       ; Qa$latch ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.636 ns    ; Qc~reg0 ; Qc       ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.118 ns    ; D       ; Qc~reg0  ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; -0.040 ns  ; D    ; Qa$latch ; Clk      ;
; N/A   ; None         ; -0.887 ns  ; D    ; Qb~reg0  ; Clk      ;
; N/A   ; None         ; -0.888 ns  ; D    ; Qc~reg0  ; Clk      ;
+-------+--------------+------------+------+----------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+----------+----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To ; From Clock ;
+-------+--------------+------------+----------+----+------------+
; N/A   ; None         ; 6.636 ns   ; Qc~reg0  ; Qc ; Clk        ;
; N/A   ; None         ; 6.378 ns   ; Qb~reg0  ; Qb ; Clk        ;
; N/A   ; None         ; 6.123 ns   ; Qa$latch ; Qa ; Clk        ;
+-------+--------------+------------+----------+----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 1.118 ns  ; D    ; Qc~reg0  ; Clk      ;
; N/A           ; None        ; 1.117 ns  ; D    ; Qb~reg0  ; Clk      ;
; N/A           ; None        ; 0.709 ns  ; D    ; Qa$latch ; Clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed May 02 18:06:39 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Qa$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: tsu for register "Qa$latch" (data pin = "D", clock pin = "Clk") is -0.040 ns
    Info: + Longest pin to register delay is 2.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(0.651 ns) + CELL(0.419 ns) = 2.049 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'Qa$latch'
        Info: Total cell delay = 1.398 ns ( 68.23 % )
        Info: Total interconnect delay = 0.651 ns ( 31.77 % )
    Info: + Micro setup delay of destination is 0.669 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.758 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.366 ns) + CELL(0.275 ns) = 2.758 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; REG Node = 'Qa$latch'
        Info: Total cell delay = 1.274 ns ( 46.19 % )
        Info: Total interconnect delay = 1.484 ns ( 53.81 % )
Info: tco from clock "Clk" to destination pin "Qc" through register "Qc~reg0" is 6.636 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.716 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.062 ns) + CELL(0.537 ns) = 2.716 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'
        Info: Total cell delay = 1.536 ns ( 56.55 % )
        Info: Total interconnect delay = 1.180 ns ( 43.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'
        Info: 2: + IC(0.842 ns) + CELL(2.828 ns) = 3.670 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'Qc'
        Info: Total cell delay = 2.828 ns ( 77.06 % )
        Info: Total interconnect delay = 0.842 ns ( 22.94 % )
Info: th for register "Qc~reg0" (data pin = "D", clock pin = "Clk") is 1.118 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.716 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.062 ns) + CELL(0.537 ns) = 2.716 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'
        Info: Total cell delay = 1.536 ns ( 56.55 % )
        Info: Total interconnect delay = 1.180 ns ( 43.45 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.864 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(0.652 ns) + CELL(0.149 ns) = 1.780 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'Qc~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.864 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 1; REG Node = 'Qc~reg0'
        Info: Total cell delay = 1.212 ns ( 65.02 % )
        Info: Total interconnect delay = 0.652 ns ( 34.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 111 megabytes of memory during processing
    Info: Processing ended: Wed May 02 18:06:39 2007
    Info: Elapsed time: 00:00:00


