### File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/ldpc_encoder_fil.log
### Created: 21-Jan-2021 20:26:03
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25.0000MHz

### Generating Vivado project and running HDL compilation ...
###    Project:
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/fpgaproj/ldpc_encoder_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder_pac.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/hdlsrc/ldpc_dvbs2_model_v2/addresses.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/hdlsrc/ldpc_dvbs2_model_v2/address_calculator.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/hdlsrc/ldpc_dvbs2_model_v2/MATLAB_Function.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/hdlsrc/ldpc_dvbs2_model_v2/p2s.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/jtag_mac.v
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_controller.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/ldpc_encoder_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/ldpc_encoder_fil.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/filsrc/ldpc_encoder_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc_hdl_prj/fil_prj/ldpc_encoder_fil.bit

