<!DOCTYPE html> <html lang="en"><head>
<title>Verilog</title>
<base href="..">
<meta name="pathname" content="verilog/verilog.html">
<meta name="description" content="notesob - Verilog">
<meta property="og:title" content="Verilog">
<meta property="og:description" content="notesob - Verilog">
<meta property="og:type" content="website">
<meta property="og:url" content="verilog/verilog.html">
<meta property="og:image" content="verilog/img/img/assign-combo.png">
<meta charset="UTF-8"><meta property="og:site_name" content="notesob"><meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes, minimum-scale=1.0, maximum-scale=5.0"><link rel="alternate" type="application/rss+xml" title="RSS Feed" href="site-lib/rss.xml"><script async="" id="webpage-script" src="site-lib/scripts/webpage.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="graph-wasm-script" src="site-lib/scripts/graph-wasm.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="graph-render-worker-script" src="site-lib/scripts/graph-render-worker.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><link rel="icon" href="site-lib/media/favicon.png"><link rel="stylesheet" href="site-lib/styles/obsidian.css"><link rel="preload" href="site-lib/styles/other-plugins.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="site-lib/styles/other-plugins.css"></noscript><link rel="stylesheet" href="site-lib/styles/theme.css"><link rel="preload" href="site-lib/styles/global-variable-styles.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="site-lib/styles/global-variable-styles.css"></noscript><link rel="preload" href="site-lib/styles/main-styles.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="site-lib/styles/main-styles.css"></noscript><style>body{--line-width:40em;--line-width-adaptive:40em;--file-line-width:40em;--sidebar-width:min(20em, 80vw);--collapse-arrow-size:11px;--tree-vertical-spacing:1.3em;--sidebar-margin:12px}:root{background-color:#202124}.sidebar{height:100%;font-size:14px;z-index:10;min-width:calc(var(--sidebar-width) + var(--divider-width-hover));max-width:calc(var(--sidebar-width) + var(--divider-width-hover));position:relative;overflow:hidden;overflow:clip;transition:min-width ease-in-out,max-width ease-in-out;transition-duration:.2s;contain:size}#left-sidebar{left:0}#right-sidebar{right:0}.sidebar.is-collapsed{min-width:0;max-width:0}.sidebar.floating{position:absolute}.sidebar .leaf-content{height:100%;min-width:calc(var(--sidebar-width) - var(--divider-width-hover));top:0;padding:var(--sidebar-margin);padding-top:4em;line-height:var(--line-height-tight);background-color:var(--background-secondary);transition:background-color,border-right,border-left,box-shadow;transition-duration:var(--color-fade-speed);transition-timing-function:ease-in-out;position:absolute;display:flex;flex-direction:column}.sidebar:not(.is-collapsed) .leaf-content{min-width:calc(max(100%,var(--sidebar-width)) - 3px);max-width:calc(max(100%,var(--sidebar-width)) - 3px)}#left-sidebar-content{left:0;border-top-right-radius:var(--radius-l);border-bottom-right-radius:var(--radius-l)}#right-sidebar-content{right:0;border-top-left-radius:var(--radius-l);border-bottom-left-radius:var(--radius-l)}.sidebar #left-sidebar-content,.sidebar #right-sidebar-content{contain:none!important;container-type:normal!important;animation:none!important}.sidebar:has(.leaf-content:empty):has(.topbar-content:empty){display:none}.sidebar-topbar{height:calc(2.3em + 2 * var(--sidebar-margin));width:var(--sidebar-width);padding:var(--sidebar-margin);z-index:1;position:fixed;display:flex;align-items:center;transition:width ease-in-out;transition-duration:inherit}.sidebar.is-collapsed .sidebar-topbar{width:calc(2.3em + var(--sidebar-margin) * 2)}.sidebar .sidebar-topbar.is-collapsed{width:0}#left-sidebar .sidebar-topbar{left:0;flex-direction:row;border-top-right-radius:var(--radius-l)}#right-sidebar .sidebar-topbar{right:0;flex-direction:row-reverse;border-top-left-radius:var(--radius-l)}#left-sidebar .topbar-content{margin-right:calc(2.3em + var(--sidebar-margin));flex-direction:row}#right-sidebar .topbar-content{margin-left:calc(2.3em + var(--sidebar-margin));flex-direction:row-reverse}.topbar-content{overflow:hidden visible;overflow:clip visible;width:100%;height:100%;display:flex;align-items:center;transition:inherit}.sidebar.is-collapsed .topbar-content{width:0;transition:inherit}.clickable-icon.sidebar-collapse-icon{background-color:transparent;color:var(--icon-color-focused);padding:2px!important;margin:0!important;height:100%!important;width:2.3em!important;margin-inline:0.14em!important;position:absolute}#left-sidebar .clickable-icon.sidebar-collapse-icon{transform:rotateY(180deg);right:var(--sidebar-margin)}#right-sidebar .clickable-icon.sidebar-collapse-icon{transform:rotateY(180deg);left:var(--sidebar-margin)}.clickable-icon.sidebar-collapse-icon svg.svg-icon{width:100%;height:100%}.feature-title{margin-left:1px;text-transform:uppercase;letter-spacing:.06em;margin-top:.75em;margin-bottom:.75em}.feature-header{display:flex;align-items:center;padding-top:0;font-size:1em;padding-left:0}body.floating-sidebars .sidebar{position:absolute}body{transition:background-color var(--color-fade-speed) ease-in-out}#navbar:not(:empty){display:flex;align-items:center;justify-content:space-between;padding:.5em 1em;width:100%}#main{display:flex;flex-direction:column;height:100%;width:100%;align-items:stretch;justify-content:center}#main-horizontal{display:flex;flex-direction:row;flex-grow:1;width:100%;align-items:stretch;justify-content:center}#center-content{flex-basis:100%;max-width:100%;width:100%;height:100%;display:flex;flex-direction:column;align-items:center;transition:opacity .2s ease-in-out;contain:inline-size}.hide{opacity:0!important;transition:opacity .2s ease-in-out;pointer-events:none}#center-content>.obsidian-document{padding-left:2em;padding-right:1em;margin-bottom:0;width:100%;width:-webkit-fill-available;width:-moz-available;width:fill-available;transition:background-color var(--color-fade-speed) ease-in-out;border-top-right-radius:var(--window-radius,var(--radius-m));border-top-left-radius:var(--window-radius,var(--radius-m));overflow-x:hidden!important;overflow-y:auto!important;display:flex!important;flex-direction:column!important;align-items:center!important;contain:inline-size}body #center-content>.obsidian-document>.markdown-preview-sizer{padding-bottom:80vh;width:100%;max-width:var(--line-width);flex-basis:var(--line-width);transition:background-color var(--color-fade-speed) ease-in-out;contain:inline-size}#center-content>.obsidian-document>div{width:100%!important;transition:background-color var(--color-fade-speed) ease-in-out;contain:inline-size}#center-content>.obsidian-document:not([data-type=markdown]).embed{display:flex;padding:1em;height:100%;width:100%;align-items:center;justify-content:center}#center-content>.obsidian-document:not([data-type=markdown]).embed>*{max-width:100%;max-height:100%;object-fit:contain}:not(h1,h2,h3,h4,h5,h6,li):has(> :is(.math,table)){overflow-x:auto!important}#center-content>.obsidian-document:not([data-type=markdown]){overflow-x:auto;contain:content;padding:0;margin:0;height:100%}.obsidian-document[data-type=attachment]{display:flex;flex-direction:column;align-items:center;justify-content:center;height:100%;width:100%}.obsidian-document[data-type=attachment]>*{outline:0;border:none;box-shadow:none}.obsidian-document[data-type=attachment] :is(img){max-width:90%;max-height:90%;object-fit:contain}.obsidian-document[data-type=attachment]>:is(audio){width:100%;max-width:min(90%,var(--line-width))}.obsidian-document[data-type=attachment]>:is(embed,iframe,video){width:100%;height:100%;max-width:100%;max-height:100%;object-fit:contain}.canvas-wrapper>:is(.header,.footer){z-index:100;position:absolute;display:flex;justify-content:center;flex-direction:column;width:100%;align-items:center}.scroll-highlight{position:absolute;width:100%;height:100%;pointer-events:none;z-index:1000;background-color:hsla(var(--color-accent-hsl),.25);opacity:0;padding:1em;inset:50%;translate:-50% -50%;border-radius:var(--radius-s)}</style><script defer="">async function loadIncludes(){let e=document.querySelectorAll("link[itemprop='include']");for(const t of e){let e=t.getAttribute("href");try{let o="";if(e.startsWith("https:")||e.startsWith("http:")||"file:"!=window.location.protocol){const n=await fetch(e);if(!n.ok){console.log("Could not include file: "+e),t?.remove();continue}o=await n.text()}else{const t=document.getElementById(btoa(encodeURI(e)));if(t){const e=JSON.parse(decodeURI(atob(t.getAttribute("value")??"")));o=e?.data??""}}let n=document.createRange().createContextualFragment(o);t.before(n),t.remove(),console.log("Included text: "+o),console.log("Included file: "+e)}catch(o){t?.remove(),console.log("Could not include file: "+e,o);continue}}}document.addEventListener("DOMContentLoaded",(()=>{loadIncludes()}));let isFileProtocol="file:"==location.protocol;function waitLoadScripts(e,t){let o=e.map((e=>document.getElementById(e+"-script")));!function e(n){let l=o[n],c=n+1;l?(l&&"true"!=l.getAttribute("loaded")||n<o.length&&e(c),n<o.length&&l.addEventListener("load",(()=>e(c)))):n<o.length?e(c):t()}(0)}</script></head><body class="publish css-settings-manager show-inline-title show-ribbon is-focused"><script defer="">let theme=localStorage.getItem("theme")||(window.matchMedia("(prefers-color-scheme: dark)").matches?"dark":"light");"dark"==theme?(document.body.classList.add("theme-dark"),document.body.classList.remove("theme-light")):(document.body.classList.add("theme-light"),document.body.classList.remove("theme-dark")),window.innerWidth<480?document.body.classList.add("is-phone"):window.innerWidth<768?document.body.classList.add("is-tablet"):window.innerWidth<1024?document.body.classList.add("is-small-screen"):document.body.classList.add("is-large-screen")</script><div class="parsed-feature-container" style="display: contents;"><link itemprop="include" href="site-lib/html/custom-head-content-content.html"></div><div id="main"><div id="navbar"></div><div id="main-horizontal"><div id="left-content" class="leaf" style="--sidebar-width: var(--sidebar-width-left);"><div id="left-sidebar" class="sidebar"><div class="sidebar-handle"></div><div class="sidebar-topbar"><div class="topbar-content"><div id="search-container"><div id="search-wrapper"><input enterkeyhint="search" type="search" spellcheck="false" placeholder="Search..."><div aria-label="Clear search" id="search-clear-button"></div></div></div></div><div class="clickable-icon sidebar-collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="100%" height="100%" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><path d="M21 3H3C1.89543 3 1 3.89543 1 5V19C1 20.1046 1.89543 21 3 21H21C22.1046 21 23 20.1046 23 19V5C23 3.89543 22.1046 3 21 3Z"></path><path d="M10 4V20"></path><path d="M4 7H7"></path><path d="M4 10H7"></path><path d="M4 13H7"></path></svg></div></div><div class="sidebar-content-wrapper"><div id="left-sidebar-content" class="leaf-content"><link itemprop="include" href="site-lib/html/file-tree-content.html"></div></div><script defer="">let ls = document.querySelector("#left-sidebar"); ls.classList.toggle("is-collapsed", window.innerWidth < 768); ls.style.setProperty("--sidebar-width", localStorage.getItem("sidebar-left-width"));</script></div></div><div id="center-content" class="leaf"><div class="view-content obsidian-document" data-type="canvas"><style id="MJX-CHTML-styles">mjx-mspace{display:inline-block;text-align:left}mjx-c.mjx-c3E::before{padding:.54em .778em .04em 0;content:">"}mjx-c.mjx-c37::before{padding:.676em .5em .022em 0;content:"7"}mjx-c.mjx-c27F9::before{padding:.525em 1.638em .024em 0;content:"⟹"}mjx-c.mjx-c3C::before{padding:.54em .778em .04em 0;content:"<"}mjx-c.mjx-c39::before{padding:.666em .5em .022em 0;content:"9"}mjx-c.mjx-c35::before{padding:.666em .5em .022em 0;content:"5"}mjx-c.mjx-c1D449.TEX-I::before{padding:.683em .769em .022em 0;content:"V"}mjx-c.mjx-c1D465.TEX-I::before{padding:.442em .572em .011em 0;content:"x"}mjx-c.mjx-c1D467.TEX-I::before{padding:.442em .465em .011em 0;content:"z"}mjx-c.mjx-c1D45B.TEX-I::before{padding:.442em .6em .011em 0;content:"n"}mjx-c.mjx-c1D460.TEX-I::before{padding:.442em .469em .01em 0;content:"s"}mjx-c.mjx-c1D44E.TEX-I::before{padding:.441em .529em .01em 0;content:"a"}mjx-c.mjx-c34::before{padding:.677em .5em 0 0;content:"4"}mjx-c.mjx-c1D441.TEX-I::before{padding:.683em .888em 0 0;content:"N"}mjx-c.mjx-c32::before{padding:.666em .5em 0 0;content:"2"}mjx-c.mjx-c5B::before{padding:.75em .278em .25em 0;content:"["}mjx-c.mjx-c5D::before{padding:.75em .278em .25em 0;content:"]"}mjx-c.mjx-c1D44F.TEX-I::before{padding:.694em .429em .011em 0;content:"b"}mjx-c.mjx-c1D462.TEX-I::before{padding:.442em .572em .011em 0;content:"u"}mjx-c.mjx-c1D45A.TEX-I::before{padding:.442em .878em .011em 0;content:"m"}mjx-c.mjx-c1D450.TEX-I::before{padding:.442em .433em .011em 0;content:"c"}mjx-c.mjx-c1D45C.TEX-I::before{padding:.441em .485em .011em 0;content:"o"}mjx-c.mjx-c33::before{padding:.665em .5em .022em 0;content:"3"}mjx-c.mjx-c2212::before{padding:.583em .778em .082em 0;content:"−"}mjx-c.mjx-c38::before{padding:.666em .5em .022em 0;content:"8"}mjx-c.mjx-c36::before{padding:.666em .5em .022em 0;content:"6"}mjx-container[jax=CHTML]{line-height:0}mjx-container [space="1"]{margin-left:.111em}mjx-container [space="2"]{margin-left:.167em}mjx-container [space="3"]{margin-left:.222em}mjx-container [space="4"]{margin-left:.278em}mjx-container [space="5"]{margin-left:.333em}mjx-container [rspace="1"]{margin-right:.111em}mjx-container [rspace="2"]{margin-right:.167em}mjx-container [rspace="3"]{margin-right:.222em}mjx-container [rspace="4"]{margin-right:.278em}mjx-container [rspace="5"]{margin-right:.333em}mjx-container [size="s"]{font-size:70.7%}mjx-container [size=ss]{font-size:50%}mjx-container [size=Tn]{font-size:60%}mjx-container [size=sm]{font-size:85%}mjx-container [size=lg]{font-size:120%}mjx-container [size=Lg]{font-size:144%}mjx-container [size=LG]{font-size:173%}mjx-container [size=hg]{font-size:207%}mjx-container [size=HG]{font-size:249%}mjx-container [width=full]{width:100%}mjx-box{display:inline-block}mjx-block{display:block}mjx-itable{display:inline-table}mjx-row{display:table-row}mjx-row>*{display:table-cell}mjx-mtext{display:inline-block}mjx-mstyle{display:inline-block}mjx-merror{display:inline-block;color:red;background-color:#ff0}mjx-mphantom{visibility:hidden}mjx-assistive-mml{top:0;left:0;clip:rect(1px,1px,1px,1px);user-select:none;position:absolute!important;padding:1px 0 0!important;border:0!important;display:block!important;width:auto!important;overflow:hidden!important}mjx-assistive-mml[display=block]{width:100%!important}mjx-math{display:inline-block;text-align:left;line-height:0;text-indent:0;font-style:normal;font-weight:400;font-size:100%;font-size-adjust:none;letter-spacing:normal;border-collapse:collapse;overflow-wrap:normal;word-spacing:normal;white-space:nowrap;direction:ltr;padding:1px 0}mjx-container[jax=CHTML][display=true]{display:block;text-align:center;margin:1em 0}mjx-container[jax=CHTML][display=true][width=full]{display:flex}mjx-container[jax=CHTML][display=true] mjx-math{padding:0}mjx-container[jax=CHTML][justify=left]{text-align:left}mjx-container[jax=CHTML][justify=right]{text-align:right}mjx-mi{display:inline-block;text-align:left}mjx-c{display:inline-block}mjx-utext{display:inline-block;padding:.75em 0 .2em}mjx-mo{display:inline-block;text-align:left}mjx-stretchy-h{display:inline-table;width:100%}mjx-stretchy-h>*{display:table-cell;width:0}mjx-stretchy-h>*>mjx-c{display:inline-block;transform:scaleX(1)}mjx-stretchy-h>*>mjx-c::before{display:inline-block;width:initial}mjx-stretchy-h>mjx-ext{overflow:clip visible;width:100%}mjx-stretchy-h>mjx-ext>mjx-c::before{transform:scaleX(500)}mjx-stretchy-h>mjx-ext>mjx-c{width:0}mjx-stretchy-h>mjx-beg>mjx-c{margin-right:-.1em}mjx-stretchy-h>mjx-end>mjx-c{margin-left:-.1em}mjx-stretchy-v{display:inline-block}mjx-stretchy-v>*{display:block}mjx-stretchy-v>mjx-beg{height:0}mjx-stretchy-v>mjx-end>mjx-c{display:block}mjx-stretchy-v>*>mjx-c{transform:scaleY(1);transform-origin:left center;overflow:hidden}mjx-stretchy-v>mjx-ext{display:block;height:100%;box-sizing:border-box;border:0 solid transparent;overflow:visible clip}mjx-stretchy-v>mjx-ext>mjx-c::before{width:initial;box-sizing:border-box}mjx-stretchy-v>mjx-ext>mjx-c{transform:scaleY(500) translateY(.075em);overflow:visible}mjx-mark{display:inline-block;height:0}mjx-mover{display:inline-block;text-align:left}mjx-mover:not([limits=false]){padding-top:.1em}mjx-mover:not([limits=false])>*{display:block;text-align:left}mjx-mn{display:inline-block;text-align:left}mjx-c::before{display:block;width:0}.MJX-TEX{font-family:MJXZERO,MJXTEX}.TEX-B{font-family:MJXZERO,MJXTEX-B}.TEX-I{font-family:MJXZERO,MJXTEX-I}.TEX-MI{font-family:MJXZERO,MJXTEX-MI}.TEX-BI{font-family:MJXZERO,MJXTEX-BI}.TEX-S1{font-family:MJXZERO,MJXTEX-S1}.TEX-S2{font-family:MJXZERO,MJXTEX-S2}.TEX-S3{font-family:MJXZERO,MJXTEX-S3}.TEX-S4{font-family:MJXZERO,MJXTEX-S4}.TEX-A{font-family:MJXZERO,MJXTEX-A}.TEX-C{font-family:MJXZERO,MJXTEX-C}.TEX-CB{font-family:MJXZERO,MJXTEX-CB}.TEX-FR{font-family:MJXZERO,MJXTEX-FR}.TEX-FRB{font-family:MJXZERO,MJXTEX-FRB}.TEX-SS{font-family:MJXZERO,MJXTEX-SS}.TEX-SSB{font-family:MJXZERO,MJXTEX-SSB}.TEX-SSI{font-family:MJXZERO,MJXTEX-SSI}.TEX-SC{font-family:MJXZERO,MJXTEX-SC}.TEX-T{font-family:MJXZERO,MJXTEX-T}.TEX-V{font-family:MJXZERO,MJXTEX-V}.TEX-VB{font-family:MJXZERO,MJXTEX-VB}mjx-stretchy-h mjx-c,mjx-stretchy-v mjx-c{font-family:MJXZERO,MJXTEX-S1,MJXTEX-S4,MJXTEX,MJXTEX-A!important}@font-face{font-family:MJXZERO;src:url("site-lib/fonts/mathjax_zero.woff") format("woff")}@font-face{font-family:MJXTEX;src:url("site-lib/fonts/mathjax_main-regular.woff") format("woff")}@font-face{font-family:MJXTEX-B;src:url("site-lib/fonts/mathjax_main-bold.woff") format("woff")}@font-face{font-family:MJXTEX-I;src:url("site-lib/fonts/mathjax_math-italic.woff") format("woff")}@font-face{font-family:MJXTEX-MI;src:url("site-lib/fonts/mathjax_main-italic.woff") format("woff")}@font-face{font-family:MJXTEX-BI;src:url("site-lib/fonts/mathjax_math-bolditalic.woff") format("woff")}@font-face{font-family:MJXTEX-S1;src:url("site-lib/fonts/mathjax_size1-regular.woff") format("woff")}@font-face{font-family:MJXTEX-S2;src:url("site-lib/fonts/mathjax_size2-regular.woff") format("woff")}@font-face{font-family:MJXTEX-S3;src:url("site-lib/fonts/mathjax_size3-regular.woff") format("woff")}@font-face{font-family:MJXTEX-S4;src:url("site-lib/fonts/mathjax_size4-regular.woff") format("woff")}@font-face{font-family:MJXTEX-A;src:url("site-lib/fonts/mathjax_ams-regular.woff") format("woff")}@font-face{font-family:MJXTEX-C;src:url("site-lib/fonts/mathjax_calligraphic-regular.woff") format("woff")}@font-face{font-family:MJXTEX-CB;src:url("site-lib/fonts/mathjax_calligraphic-bold.woff") format("woff")}@font-face{font-family:MJXTEX-FR;src:url("site-lib/fonts/mathjax_fraktur-regular.woff") format("woff")}@font-face{font-family:MJXTEX-FRB;src:url("site-lib/fonts/mathjax_fraktur-bold.woff") format("woff")}@font-face{font-family:MJXTEX-SS;src:url("site-lib/fonts/mathjax_sansserif-regular.woff") format("woff")}@font-face{font-family:MJXTEX-SSB;src:url("site-lib/fonts/mathjax_sansserif-bold.woff") format("woff")}@font-face{font-family:MJXTEX-SSI;src:url("site-lib/fonts/mathjax_sansserif-italic.woff") format("woff")}@font-face{font-family:MJXTEX-SC;src:url("site-lib/fonts/mathjax_script-regular.woff") format("woff")}@font-face{font-family:MJXTEX-T;src:url("site-lib/fonts/mathjax_typewriter-regular.woff") format("woff")}@font-face{font-family:MJXTEX-V;src:url("site-lib/fonts/mathjax_vector-regular.woff") format("woff")}@font-face{font-family:MJXTEX-VB;src:url("site-lib/fonts/mathjax_vector-bold.woff") format("woff")}.mjx-stretched mjx-c.mjx-c2013::before{content:"–"}mjx-stretchy-h.mjx-c2013 mjx-ext mjx-c::before{content:"–";padding:.285em 0 0}mjx-c.mjx-c1D437.TEX-I::before{padding:.683em .828em 0 0;content:"D"}mjx-c.mjx-c3D::before{padding:.583em .778em .082em 0;content:"="}mjx-c.mjx-c1D43D.TEX-I::before{padding:.683em .633em .022em 0;content:"J"}mjx-c.mjx-c1D444.TEX-I::before{padding:.704em .791em .194em 0;content:"Q"}mjx-c.mjx-c2B::before{padding:.583em .778em .082em 0;content:"+"}mjx-c.mjx-c1D43E.TEX-I::before{padding:.683em .889em 0 0;content:"K"}mjx-c.mjx-c1D447.TEX-I::before{padding:.677em .704em 0 0;content:"T"}mjx-c.mjx-c2295::before{padding:.583em .778em .083em 0;content:"⊕"}mjx-c.mjx-c28::before{padding:.75em .389em .25em 0;content:"("}mjx-c.mjx-c1D461.TEX-I::before{padding:.626em .361em .011em 0;content:"t"}mjx-c.mjx-c31::before{padding:.666em .5em 0 0;content:"1"}mjx-c.mjx-c29::before{padding:.75em .389em .25em 0;content:")"}mjx-c.mjx-c22C5::before{padding:.31em .278em 0 0;content:"⋅"}mjx-c.mjx-cD7::before{padding:.491em .778em 0 0;content:"×"}mjx-c.mjx-c30::before{padding:.666em .5em .022em 0;content:"0"}</style><div class="canvas-wrapper node-insert-event" tabindex="-1" data-ignore-swipe="true" data-disable-font-size-relative-to-zoom="false" data-hide-background-grid-when-in-readonly="true" data-collapsible-groups-feature-enabled="true" data-collapsed-group-preview-on-drag="true" data-allow-floating-edge-creation="false" style="--zoom-multiplier: 3.1313751827026457;"><svg class="canvas-background"><pattern id="abe168a8b267bc90" patternUnits="userSpaceOnUse" x="619.0396694214876" y="408.42066115702477" width="8.158677685950412" height="8.158677685950412"><circle cx="0.7" cy="0.7" r="0.7"></circle></pattern><rect x="0" y="0" width="100%" height="100%" fill="url(#abe168a8b267bc90)"></rect></svg><div class="canvas-card-menu" style="z-index: 72;"><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add card" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-sticky-note"><path d="M16 3H5a2 2 0 0 0-2 2v14a2 2 0 0 0 2 2h14a2 2 0 0 0 2-2V8Z"></path><path d="M15 3v4a2 2 0 0 0 2 2h4"></path></svg></div><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add note from vault" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-file-text"><path d="M15 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V7Z"></path><path d="M14 2v4a2 2 0 0 0 2 2h4"></path><path d="M10 9H8"></path><path d="M16 13H8"></path><path d="M16 17H8"></path></svg></div><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add media from vault" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-file-image"><path d="M15 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V7Z"></path><path d="M14 2v4a2 2 0 0 0 2 2h4"></path><circle cx="10" cy="12" r="2"></circle><path d="m20 17-1.296-1.296a2.41 2.41 0 0 0-3.408 0L9 22"></path></svg></div><div id="new-slide" class="canvas-card-menu-button mod-draggable" aria-label="Drag to add slide" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-gallery-vertical"><path d="M3 2h18"></path><rect x="3" y="6" width="18" height="12" rx="2"></rect><path d="M3 22h18"></path></svg></div><div id="create-group" class="canvas-card-menu-button mod-draggable" aria-label="Drag to add group" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-group"><path d="M3 7V5c0-1.1.9-2 2-2h2"></path><path d="M17 3h2c1.1 0 2 .9 2 2v2"></path><path d="M21 17v2c0 1.1-.9 2-2 2h-2"></path><path d="M7 21H5c-1.1 0-2-.9-2-2v-2"></path><rect x="7" y="7" width="7" height="5" rx="1"></rect><rect x="10" y="12" width="7" height="5" rx="1"></rect></svg></div></div><div class="canvas-controls" style="z-index: 72;"><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Canvas settings" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-settings"><path d="M12.22 2h-.44a2 2 0 0 0-2 2v.18a2 2 0 0 1-1 1.73l-.43.25a2 2 0 0 1-2 0l-.15-.08a2 2 0 0 0-2.73.73l-.22.38a2 2 0 0 0 .73 2.73l.15.1a2 2 0 0 1 1 1.72v.51a2 2 0 0 1-1 1.74l-.15.09a2 2 0 0 0-.73 2.73l.22.38a2 2 0 0 0 2.73.73l.15-.08a2 2 0 0 1 2 0l.43.25a2 2 0 0 1 1 1.73V20a2 2 0 0 0 2 2h.44a2 2 0 0 0 2-2v-.18a2 2 0 0 1 1-1.73l.43-.25a2 2 0 0 1 2 0l.15.08a2 2 0 0 0 2.73-.73l.22-.39a2 2 0 0 0-.73-2.73l-.15-.08a2 2 0 0 1-1-1.74v-.5a2 2 0 0 1 1-1.74l.15-.09a2 2 0 0 0 .73-2.73l-.22-.38a2 2 0 0 0-2.73-.73l-.15.08a2 2 0 0 1-2 0l-.43-.25a2 2 0 0 1-1-1.73V4a2 2 0 0 0-2-2z"></path><circle cx="12" cy="12" r="3"></circle></svg></div><div id="properties-button" class="canvas-control-item" aria-label="Properties" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-info"><circle cx="12" cy="12" r="10"></circle><path d="M12 16v-4"></path><path d="M12 8h.01"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Zoom in" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-plus"><path d="M5 12h14"></path><path d="M12 5v14"></path></svg></div><div class="canvas-control-item" aria-label="Reset zoom" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-rotate-cw"><path d="M21 12a9 9 0 1 1-9-9c2.52 0 4.93 1 6.74 2.74L21 8"></path><path d="M21 3v5h-5"></path></svg></div><div class="canvas-control-item" aria-label="Zoom to fit
(Shift + 1)" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-maximize"><path d="M8 3H5a2 2 0 0 0-2 2v3"></path><path d="M21 8V5a2 2 0 0 0-2-2h-3"></path><path d="M3 16v3a2 2 0 0 0 2 2h3"></path><path d="M16 21h3a2 2 0 0 0 2-2v-3"></path></svg></div><div class="canvas-control-item" aria-label="Zoom out" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus"><path d="M5 12h14"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item is-disabled" aria-label="Undo" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-undo-2"><path d="M9 14 4 9l5-5"></path><path d="M4 9h10.5a5.5 5.5 0 0 1 5.5 5.5a5.5 5.5 0 0 1-5.5 5.5H11"></path></svg></div><div class="canvas-control-item is-disabled" aria-label="Redo" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-redo-2"><path d="m15 14 5-5-5-5"></path><path d="M20 9H9.5A5.5 5.5 0 0 0 4 14.5A5.5 5.5 0 0 0 9.5 20H13"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Canvas help" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div></div></div><div class="canvas" style="transform: translate(617px, 412.5px) scale(0.101983) translate(2740px, -3080px);"><svg class="canvas-edges"></svg><svg class="canvas-edges"></svg><svg class="canvas-edges"></svg><svg class="canvas-edges"></svg><svg class="canvas-edges"><g><path class="canvas-interaction-path" d="M1240 20 L1240 27 M1240,27 C1240,97 1240,3 1240,73"></path><path class="canvas-display-path" d="M1240 20 L1240 27 M1240,27 C1240,97 1240,3 1240,73"></path></g><g><path class="canvas-interaction-path" d="M1240 480 L1240 487 M1240,487 C1240,557 1240,483 1240,553"></path><path class="canvas-display-path" d="M1240 480 L1240 487 M1240,487 C1240,557 1240,483 1240,553"></path></g><g><path class="canvas-interaction-path" d="M1240 960 L1240 967 M1240,967 C1240,1037 1240,963 1240,1033"></path><path class="canvas-display-path" d="M1240 960 L1240 967 M1240,967 C1240,1037 1240,963 1240,1033"></path></g><g><path class="canvas-interaction-path" d="M1240 1440 L1240 1447 M1240,1447 C1240,1517 1240,1443 1240,1513"></path><path class="canvas-display-path" d="M1240 1440 L1240 1447 M1240,1447 C1240,1517 1240,1443 1240,1513"></path></g><g><path class="canvas-interaction-path" d="M1240 1920 L1240 1927 M1240,1927 C1240,1997 1240,1923 1240,1993"></path><path class="canvas-display-path" d="M1240 1920 L1240 1927 M1240,1927 C1240,1997 1240,1923 1240,1993"></path></g><g><path class="canvas-interaction-path" d="M-1020 600 L-1020 607 M-1020,607 C-1020,677 -1020,643 -1020,713"></path><path class="canvas-display-path" d="M-1020 600 L-1020 607 M-1020,607 C-1020,677 -1020,643 -1020,713"></path></g><g><path class="canvas-interaction-path" d="M-1020 120 L-1020 127 M-1020,127 C-1020,197 -1020,123 -1020,193"></path><path class="canvas-display-path" d="M-1020 120 L-1020 127 M-1020,127 C-1020,197 -1020,123 -1020,193"></path></g><g><path class="canvas-interaction-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1020,1723 -1020,1873"></path><path class="canvas-display-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1020,1723 -1020,1873"></path></g><g><path class="canvas-interaction-path" d="M-1220 400 L-1227 400 M-1227,400 C-1297,400 -1223,400 -1293,400"></path><path class="canvas-display-path" d="M-1220 400 L-1227 400 M-1227,400 C-1297,400 -1223,400 -1293,400"></path></g><g><path class="canvas-interaction-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1500,1283 -1500,1433"></path><path class="canvas-display-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1500,1283 -1500,1433"></path></g><g><path class="canvas-interaction-path" d="M-1020 2280 L-1020 2287 M-1020,2287 C-1020,2357 -1020,2303 -1020,2373"></path><path class="canvas-display-path" d="M-1020 2280 L-1020 2287 M-1020,2287 C-1020,2357 -1020,2303 -1020,2373"></path></g><g><path class="canvas-interaction-path" d="M-7320 4480 L-7320 4487 M-7320,4487 C-7320,4570.240615086627 -7400,4549.759384913373 -7400,4633"></path><path class="canvas-display-path" d="M-7320 4480 L-7320 4487 M-7320,4487 C-7320,4570.240615086627 -7400,4549.759384913373 -7400,4633"></path></g><g><path class="canvas-interaction-path" d="M-3419.5 4500 L-3419.5 4507 M-3419.5,4507 C-3419.5,4577 -3440,4563 -3440,4633"></path><path class="canvas-display-path" d="M-3419.5 4500 L-3419.5 4507 M-3419.5,4507 C-3419.5,4577 -3440,4563 -3440,4633"></path></g><g><path class="canvas-interaction-path" d="M-3620 5360 L-3627 5360 M-3627,5360 C-3697,5360 -3643,5360 -3713,5360"></path><path class="canvas-display-path" d="M-3620 5360 L-3627 5360 M-3627,5360 C-3697,5360 -3643,5360 -3713,5360"></path></g><g><path class="canvas-interaction-path" d="M-5030 4460 L-5030 4467 M-5030,4467 C-5030,4617 -5410,4483 -5410,4633"></path><path class="canvas-display-path" d="M-5030 4460 L-5030 4467 M-5030,4467 C-5030,4617 -5410,4483 -5410,4633"></path></g><g><path class="canvas-interaction-path" d="M-5060 4900 L-5053 4900 M-5053,4900 C-4940,4900 -4940,4900 -4827,4900"></path><path class="canvas-display-path" d="M-5060 4900 L-5053 4900 M-5053,4900 C-4940,4900 -4940,4900 -4827,4900"></path></g><g><path class="canvas-interaction-path" d="M-3620 5840 L-3627 5840 M-3627,5840 C-3777,5840 -3920,5963 -3920,6113"></path><path class="canvas-display-path" d="M-3620 5840 L-3627 5840 M-3627,5840 C-3777,5840 -3920,5963 -3920,6113"></path></g><g><path class="canvas-interaction-path" d="M-320 4510 L-320 4517 M-320,4517 C-320,4615.812954616285 -480,4534.187045383715 -480,4633"></path><path class="canvas-display-path" d="M-320 4510 L-320 4517 M-320,4517 C-320,4615.812954616285 -480,4534.187045383715 -480,4633"></path></g><g><path class="canvas-interaction-path" d="M-1020 -380 L-1020 -373 M-1020,-373 C-1020,-303 -1020,-377 -1020,-307"></path><path class="canvas-display-path" d="M-1020 -380 L-1020 -373 M-1020,-373 C-1020,-303 -1020,-377 -1020,-307"></path></g><g><path class="canvas-interaction-path" d="M-5900 4900 L-5907 4900 M-5907,4900 C-5977,4900 -5923,4900 -5993,4900"></path><path class="canvas-display-path" d="M-5900 4900 L-5907 4900 M-5907,4900 C-5977,4900 -5923,4900 -5993,4900"></path></g><g><path class="canvas-interaction-path" d="M-5700 5100 L-5700 5107 M-5700,5107 C-5700,5257 -5843,5360 -5993,5360"></path><path class="canvas-display-path" d="M-5700 5100 L-5700 5107 M-5700,5107 C-5700,5257 -5843,5360 -5993,5360"></path></g><g><path class="canvas-interaction-path" d="M-120 4900 L-113 4900 M-113,4900 C-40,4900 -40,4900 33,4900"></path><path class="canvas-display-path" d="M-120 4900 L-113 4900 M-113,4900 C-40,4900 -40,4900 33,4900"></path></g><g><path class="canvas-interaction-path" d="M-760 6000 L-760 6007 M-760,6007 C-760,6077 -760,6023 -760,6093"></path><path class="canvas-display-path" d="M-760 6000 L-760 6007 M-760,6007 C-760,6077 -760,6023 -760,6093"></path></g><g><path class="canvas-interaction-path" d="M-1020 2780 L-1020 2787 M-1020,2787 C-1020,2890 -1020,2890 -1020,2993"></path><path class="canvas-display-path" d="M-1020 2780 L-1020 2787 M-1020,2787 C-1020,2890 -1020,2890 -1020,2993"></path></g><g><path class="canvas-interaction-path" d="M1430 4500 L1430 4507 M1430,4507 C1430,4577 1430,4563 1430,4633"></path><path class="canvas-display-path" d="M1430 4500 L1430 4507 M1430,4507 C1430,4577 1430,4563 1430,4633"></path></g><g><path class="canvas-interaction-path" d="M2520 4500 L2520 4507 M2520,4507 C2520,4577 2520,4563 2520,4633"></path><path class="canvas-display-path" d="M2520 4500 L2520 4507 M2520,4507 C2520,4577 2520,4563 2520,4633"></path></g></svg><svg class="canvas-edges"><g><g style="transform: translate(1240px, 80px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 560px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 1040px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 1520px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 2000px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 720px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 200px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 1880px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1300px, 400px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1500px, 1440px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 2380px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-7400px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-3440px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-3720px, 5360px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-5410px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-4820px, 4900px) rotate(90deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-3920px, 6120px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-480px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, -300px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-6000px, 4900px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-6000px, 5360px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(40px, 4900px) rotate(90deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-760px, 6100px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 3000px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1430px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(2520px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g></svg><div class="canvas-node canvas-node-group" data-border="dashed" style="z-index: -6422400; transform: translate(-1740px, -300px); width: 1440px; height: 4460px; --canvas-node-width: 1440px; --canvas-node-height: 4460px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Basic</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -3763200; transform: translate(-1440px, 4640px); width: 1920px; height: 1960px; --canvas-node-width: 1920px; --canvas-node-height: 1960px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -2764800; transform: translate(-4160px, 4640px); width: 1440px; height: 1920px; --canvas-node-width: 1440px; --canvas-node-height: 1920px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -1977600; transform: translate(-6440px, 4640px); width: 2060px; height: 960px; --canvas-node-width: 2060px; --canvas-node-height: 960px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -1948800; transform: translate(-8240px, 4640px); width: 1680px; height: 1160px; --canvas-node-width: 1680px; --canvas-node-height: 1160px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -616000; transform: translate(-1720px, 720px); width: 1400px; height: 440px; --canvas-node-width: 1400px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -510000; transform: translate(920px, 4640px); width: 1020px; height: 500px; --canvas-node-width: 1020px; --canvas-node-height: 500px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false" style="display: none;"></div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -387200; transform: translate(-1460px, 3600px); width: 880px; height: 440px; --canvas-node-width: 880px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Modules</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -240000; transform: translate(2280px, 4640px); width: 480px; height: 500px; --canvas-node-width: 480px; --canvas-node-height: 500px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node" style="z-index: 17; transform: translate(-4120px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="conditionDepp_0">conditionDepp</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Verilog Latch Inference: Understanding and Avoiding Unwanted Sequential Logic" dir="auto" class="heading" id="Verilog_Latch_Inference_Understanding_and_Avoiding_Unwanted_Sequential_Logic_0">Verilog Latch Inference: Understanding and Avoiding Unwanted Sequential Logic</h1></div><div class="el-h2"><h2 data-heading="The Fundamental Problem" dir="auto" class="heading" id="The_Fundamental_Problem_0">The Fundamental Problem</h2></div><div class="el-p"><p dir="auto">In Verilog design, <strong>incomplete case statements</strong> and <strong>partial signal assignments</strong> in combinational <code>always</code> blocks lead to one of the most common and problematic synthesis issues: <strong>unwanted latch inference</strong>. When a variable is not assigned a value in all possible execution paths, the synthesizer automatically infers a latch to maintain the previous state, transforming what should be pure combinational logic into sequential logic.</p></div><div class="el-h2"><h2 data-heading="Case Study: Incomplete State Machine" dir="auto" class="heading" id="Case_Study_Incomplete_State_Machine_0">Case Study: Incomplete State Machine</h2></div><div class="el-h3"><h3 data-heading="Truth Table Analysis" dir="auto" class="heading" id="Truth_Table_Analysis_0">Truth Table Analysis</h3></div><div class="el-p"><p dir="auto">Consider a state-to-flag mapping system where:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>curr_state = 0</code> → <code>flag = 2</code></li>
<li data-line="1" dir="auto"><code>curr_state = 1</code> → <code>flag = 2</code></li>
<li data-line="2" dir="auto"><code>curr_state = 2</code> → <code>flag = ?</code> (undefined)</li>
<li data-line="3" dir="auto"><code>curr_state = 3</code> → <code>flag = 0</code></li>
</ul></div><div class="el-p"><p dir="auto">The critical issue occurs when <code>curr_state = 2</code> - since no explicit assignment is made, the flag will <strong>retain its previous value</strong>, creating unintended memory behavior.</p></div><div class="el-h3"><h3 data-heading="Problematic Verilog Implementation" dir="auto" class="heading" id="Problematic_Verilog_Implementation_0">Problematic Verilog Implementation</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> incomp_state_spec <span class="token punctuation">(</span>curr_state<span class="token punctuation">,</span> flag<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> curr_state<span class="token punctuation">;</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> flag<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
        <span class="token number">0</span><span class="token punctuation">,</span><span class="token number">1</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
        <span class="token number">3</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Critical Flaw</strong>: The case statement omits <code>curr_state = 2</code>, leaving the <code>flag</code> variable unassigned for this input condition.</p></div><div class="el-h2"><h2 data-heading="Hardware Consequences of Latch Inference" dir="auto" class="heading" id="Hardware_Consequences_of_Latch_Inference_0">Hardware Consequences of Latch Inference</h2></div><div class="el-p"><p dir="auto">When synthesis tools encounter incomplete assignments, they create several problematic outcomes:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Unwanted sequential behavior</strong> in combinational logic circuits</li>
<li data-line="1" dir="auto"><strong>Timing issues</strong> and potential race conditions</li>
<li data-line="2" dir="auto"><strong>Additional storage elements</strong> consuming silicon area and power</li>
<li data-line="3" dir="auto"><strong>Simulation vs. synthesis mismatches</strong> that can hide bugs during verification</li>
<li data-line="4" dir="auto"><strong>Unpredictable behavior</strong> during power-up and reset conditions</li>
</ul></div><div class="el-h2"><h2 data-heading="The Complete Assignment Solution" dir="auto" class="heading" id="The_Complete_Assignment_Solution_0">The Complete Assignment Solution</h2></div><div class="el-h3"><h3 data-heading="Corrected Truth Table" dir="auto" class="heading" id="Corrected_Truth_Table_0">Corrected Truth Table</h3></div><div class="el-p"><p dir="auto">The proper implementation ensures all states are explicitly defined:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>curr_state = 0</code> → <code>flag = 2</code></li>
<li data-line="1" dir="auto"><code>curr_state = 1</code> → <code>flag = 2</code></li>
<li data-line="2" dir="auto"><code>curr_state = 2</code> → <code>flag = 0</code> (now explicitly defined)</li>
<li data-line="3" dir="auto"><code>curr_state = 3</code> → <code>flag = 0</code></li>
</ul></div><div class="el-h3"><h3 data-heading="Fixed Verilog Code" dir="auto" class="heading" id="Fixed_Verilog_Code_0">Fixed Verilog Code</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> incomp_state_spec <span class="token punctuation">(</span>curr_state<span class="token punctuation">,</span> flag<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> curr_state<span class="token punctuation">;</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> flag<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
    flag <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// Default assignment prevents latch inference</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
        <span class="token number">0</span><span class="token punctuation">,</span><span class="token number">1</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
        <span class="token number">3</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Examples: Visual Circuit Comparison" dir="auto" class="heading" id="Practical_Examples_Visual_Circuit_Comparison_0">Practical Examples: Visual Circuit Comparison</h2></div><div class="el-h3"><h3 data-heading="Example 1: Incomplete Assignment Creates Latch" dir="auto" class="heading" id="Example_1_Incomplete_Assignment_Creates_Latch_0">Example 1: Incomplete Assignment Creates Latch</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span> f<span class="token punctuation">)</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>a<span class="token operator">==</span><span class="token number">1</span><span class="token punctuation">)</span> f <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Problems</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Only defines behavior when <code>a==1</code>: <code>f = b &amp; c</code></li>
<li data-line="1" dir="auto">When <code>a==0</code>: The value of <code>f</code> is unspecified</li>
<li data-line="2" dir="auto"><strong>Result</strong>: Synthesizer infers a latch to hold the previous value</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Circuit Implementation</strong>: The resulting hardware includes an AND gate for <code>b &amp; c</code> and a latch with enable signal connected to input <code>a</code>. When <code>a==0</code>, the latch retains the previous value of <code>f</code>.</p></div><div class="el-h3"><h3 data-heading="Example 2: Complete Assignment Avoids Latch" dir="auto" class="heading" id="Example_2_Complete_Assignment_Avoids_Latch_0">Example 2: Complete Assignment Avoids Latch</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span> f<span class="token punctuation">)</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    f <span class="token operator">=</span> c<span class="token punctuation">;</span> <span class="token comment">// Default assignment covers a==0</span>
    <span class="token keyword">case</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>a<span class="token operator">==</span><span class="token number">1</span><span class="token punctuation">)</span> f <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Solutions</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Default assignment</strong>: <code>f = c</code> covers the <code>a==0</code> case</li>
<li data-line="1" dir="auto"><strong>Conditional override</strong>: When <code>a==1</code>, <code>f = b &amp; c</code></li>
<li data-line="2" dir="auto"><strong>Complete specification</strong>: All input combinations are handled</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Circuit Implementation</strong>: The resulting hardware shows pure combinational logic with a multiplexer, where input <code>a</code> acts as the select signal. No latch is required since all cases are explicitly defined.</p></div><div class="el-h2"><h2 data-heading="Designer Responsibility and Synthesis Tool Behavior" dir="auto" class="heading" id="Designer_Responsibility_and_Synthesis_Tool_Behavior_0">Designer Responsibility and Synthesis Tool Behavior</h2></div><div class="el-h3"><h3 data-heading="Synthesis Tool Response" dir="auto" class="heading" id="Synthesis_Tool_Response_0">Synthesis Tool Response</h3></div><div class="el-p"><p dir="auto">When a <strong>case statement is incompletely decoded</strong>, synthesis tools automatically infer a <strong>latch to hold the residual output</strong> when select bits take unspecified values. This is the synthesizer's method of maintaining previous state when no explicit assignment exists.</p></div><div class="el-h3"><h3 data-heading="Designer Accountability" dir="auto" class="heading" id="Designer_Accountability_0">Designer Accountability</h3></div><div class="el-p"><p dir="auto"><strong>It is the designer's responsibility to code designs in ways that avoid unwanted latch inference wherever possible</strong>. This responsibility encompasses:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Proactive coding practices</strong> to prevent latch-related issues</li>
<li data-line="1" dir="auto"><strong>Complete case coverage</strong> for all possible input combinations</li>
<li data-line="2" dir="auto"><strong>Thorough synthesis verification</strong> to ensure no unwanted latches are generated</li>
<li data-line="3" dir="auto"><strong>Understanding</strong> of when latches are appropriate versus problematic</li>
</ul></div><div class="el-h2"><h2 data-heading="Best Practices for Latch-Free Design" dir="auto" class="heading" id="Best_Practices_for_Latch-Free_Design_0">Best Practices for Latch-Free Design</h2></div><div class="el-h3"><h3 data-heading="1. Default Assignments" dir="auto" class="heading" id="1._Default_Assignments_0">1. Default Assignments</h3></div><div class="el-p"><p dir="auto">Always provide default assignments before case statements or conditional blocks:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    output_signal <span class="token operator">=</span> default_value<span class="token punctuation">;</span> <span class="token comment">// Prevents latch inference</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>select<span class="token punctuation">)</span>
        <span class="token comment">// specific cases here</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Complete Case Coverage" dir="auto" class="heading" id="2._Complete_Case_Coverage_0">2. Complete Case Coverage</h3></div><div class="el-p"><p dir="auto">Ensure all possible input combinations are explicitly handled:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
    <span class="token number">2'b00</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_0<span class="token punctuation">;</span>
    <span class="token number">2'b01</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_1<span class="token punctuation">;</span>
    <span class="token number">2'b10</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_2<span class="token punctuation">;</span>
    <span class="token number">2'b11</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_3<span class="token punctuation">;</span> <span class="token comment">// All 4 combinations covered</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Default Clauses" dir="auto" class="heading" id="3._Default_Clauses_0">3. Default Clauses</h3></div><div class="el-p"><p dir="auto">Use <code>default</code> clauses to handle unexpected or don't-care states:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>select<span class="token punctuation">)</span>
    <span class="token number">3'b000</span><span class="token punctuation">:</span> result <span class="token operator">=</span> op_0<span class="token punctuation">;</span>
    <span class="token number">3'b001</span><span class="token punctuation">:</span> result <span class="token operator">=</span> op_1<span class="token punctuation">;</span>
    <span class="token number">3'b010</span><span class="token punctuation">:</span> result <span class="token operator">=</span> op_2<span class="token punctuation">;</span>
    <span class="token keyword">default</span><span class="token punctuation">:</span> result <span class="token operator">=</span> error_value<span class="token punctuation">;</span> <span class="token comment">// Catches all other cases</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="4. Verification Steps" dir="auto" class="heading" id="4._Verification_Steps_0">4. Verification Steps</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Perform synthesis checks</strong> to verify no unwanted latches are generated</li>
<li data-line="1" dir="auto"><strong>Review synthesis reports</strong> for latch warnings</li>
<li data-line="2" dir="auto"><strong>Use linting tools</strong> to catch incomplete assignments during design phase</li>
<li data-line="3" dir="auto"><strong>Simulate thoroughly</strong> to verify combinational behavior</li>
</ul></div><div class="el-h2"><h2 data-heading="Conclusion" dir="auto" class="heading" id="Conclusion_0">Conclusion</h2></div><div class="el-p"><p dir="auto">The difference between problematic latch-inferred sequential logic and efficient pure combinational logic fundamentally comes down to ensuring every possible input condition has a defined output assignment. Through careful coding practices, complete case coverage, and thorough verification, designers can create robust, predictable combinational circuits that synthesize to efficient hardware implementations without unwanted storage elements. Understanding and preventing latch inference is essential for creating reliable digital designs that behave predictably across all operating conditions and synthesis tools.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">conditionDepp</div></div><div class="canvas-node" style="z-index: 18; transform: translate(-3620px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="condition_0">condition</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a># Verilog Conditional Statements - Study Notes</p></div><div class="el-h2"><h2 data-heading="Overview" dir="auto" class="heading" id="Overview_0">Overview</h2></div><div class="el-p"><p dir="auto">Verilog offers several conditional constructs to control the flow of logic. This document explores the <strong>Conditional Operator</strong>, <strong>If-Else Statement</strong>, and <strong>Case Statement</strong>, along with their variations and use cases.</p></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="1. Conditional Operator" dir="auto" class="heading" id="1._Conditional_Operator_0">1. Conditional Operator</h2></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_0">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">expression <span class="token operator">?</span> true_value <span class="token punctuation">:</span> false_value
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_0">Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> out <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&lt;</span> b<span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token punctuation">(</span>x <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">)</span> <span class="token operator">?</span> y <span class="token punctuation">:</span> z <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Features" dir="auto" class="heading" id="Key_Features_0">Key Features</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Ternary operator</strong>: Evaluates a condition and returns one of two values.</li>
<li data-line="1" dir="auto"><strong>Inline usage</strong>: Ideal for concise expressions.</li>
</ul></div><div class="el-h3"><h3 data-heading="Advantages" dir="auto" class="heading" id="Advantages_0">Advantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Conciseness</strong>: Reduces code verbosity.</li>
<li data-line="1" dir="auto"><strong>Efficiency</strong>: Often faster than multi-line <code>if-else</code> constructs.</li>
</ul></div><div class="el-h3"><h3 data-heading="Disadvantages" dir="auto" class="heading" id="Disadvantages_0">Disadvantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Readability</strong>: Complex expressions may reduce clarity.</li>
<li data-line="1" dir="auto"><strong>Debugging</strong>: Harder to trace logic flow in nested conditions.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="2. If-Else Statement" dir="auto" class="heading" id="2._If-Else_Statement_0">2. If-Else Statement</h2></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_1">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">if</span> <span class="token punctuation">(</span>condition<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token comment">// true block</span>
<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token keyword">begin</span>
    <span class="token comment">// false and next condition block</span>
<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
	<span class="token comment">// both are false</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_1">Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    result <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
    result <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Features" dir="auto" class="heading" id="Key_Features_1">Key Features</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Block-based</strong>: Executes a block of code based on the condition.</li>
<li data-line="1" dir="auto"><strong>Nested support</strong>: Allows for complex decision trees.</li>
</ul></div><div class="el-h3"><h3 data-heading="Advantages" dir="auto" class="heading" id="Advantages_1">Advantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Readability</strong>: Clearly separates logic for true and false paths.</li>
<li data-line="1" dir="auto"><strong>Flexibility</strong>: Supports multiple nested conditions.</li>
</ul></div><div class="el-h3"><h3 data-heading="Disadvantages" dir="auto" class="heading" id="Disadvantages_1">Disadvantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Verbosity</strong>: Requires more code for simple conditions.</li>
<li data-line="1" dir="auto"><strong>Performance</strong>: May introduce latency in pipelined designs.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="3. Case Statement" dir="auto" class="heading" id="3._Case_Statement_0">3. Case Statement</h2></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_2">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>expression<span class="token punctuation">)</span>
    value1<span class="token punctuation">:</span> <span class="token keyword">begin</span>
        <span class="token comment">// actions for value1</span>
    <span class="token keyword">end</span>
    value2<span class="token punctuation">:</span> <span class="token keyword">begin</span>
        <span class="token comment">// actions for value2</span>
    <span class="token keyword">end</span>
    <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        <span class="token comment">// default actions</span>
    <span class="token keyword">end</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_2">Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>opcode<span class="token punctuation">)</span>
    <span class="token number">4'b0000</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        ALU_op <span class="token operator">=</span> ADD<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token number">4'b0001</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        ALU_op <span class="token operator">=</span> SUB<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        ALU_op <span class="token operator">=</span> NOP<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Features" dir="auto" class="heading" id="Key_Features_2">Key Features</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Multiple conditions</strong>: Evaluates an expression against multiple values.</li>
<li data-line="1" dir="auto"><strong>Default clause</strong>: Handles unmatched cases.</li>
</ul></div><div class="el-h3"><h3 data-heading="Advantages" dir="auto" class="heading" id="Advantages_2">Advantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Efficiency</strong>: Optimized for parallel condition checks.</li>
<li data-line="1" dir="auto"><strong>Clarity</strong>: Groups related conditions under a single construct.</li>
</ul></div><div class="el-h3"><h3 data-heading="Disadvantages" dir="auto" class="heading" id="Disadvantages_2">Disadvantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Order sensitivity</strong>: Non-constant expressions require <code>priority</code> or <code>unique</code> qualifiers.</li>
<li data-line="1" dir="auto"><strong>Complexity</strong>: Overly complex cases can reduce readability.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Complete Types of Case Statements" dir="auto" class="heading" id="Complete_Types_of_Case_Statements_0">Complete Types of Case Statements</h2></div><div class="el-p"><p dir="auto">Verilog supports three variations of the <strong>Case Statement</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Case (default)</strong>  </p>
<ul>
<li data-line="1" dir="auto">Default clause is optional.</li>
<li data-line="2" dir="auto">Matches exact values.</li>
</ul>
</li>
<li data-line="4" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Casez (case with z)</strong>  </p>
<ul>
<li data-line="5" dir="auto">Treats <code>z</code> (high-impedance) as a wildcard.</li>
<li data-line="6" dir="auto">Useful for partial matches.</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Casex (case with x)</strong>  </p>
<ul>
<li data-line="9" dir="auto">Treats <code>x</code> (unknown) as a wildcard.</li>
<li data-line="10" dir="auto">More flexible than <code>casez</code>.</li>
</ul>
</li>
</ol></div><div class="el-hr"><hr></div><div class="el-h3"><h3 data-heading="Comparison Table" dir="auto" class="heading" id="Comparison_Table_0">Comparison Table</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Statement Type</th>
<th dir="ltr">Ignores <code>x</code></th>
<th dir="ltr">Ignores <code>z</code></th>
<th dir="ltr">Synthesis Safe</th>
<th dir="ltr">Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>case</strong></td>
<td dir="ltr">No</td>
<td dir="ltr">No</td>
<td dir="ltr">Yes</td>
<td dir="ltr">Matches exact values.</td>
</tr>
<tr>
<td dir="ltr"><strong>casez</strong></td>
<td dir="ltr">No</td>
<td dir="ltr">Yes</td>
<td dir="ltr">No</td>
<td dir="ltr">Treats <code>z</code> as wildcard.</td>
</tr>
<tr>
<td dir="ltr"><strong>casex</strong></td>
<td dir="ltr">Yes</td>
<td dir="ltr">Yes</td>
<td dir="ltr">No</td>
<td dir="ltr">Treats <code>x</code> and <code>z</code> as wildcards.</td>
</tr>
</tbody>
</table></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Recommendations" dir="auto" class="heading" id="Recommendations_0">Recommendations</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Use <code>case</code></strong> for simple, non-ambiguous conditions.</li>
<li data-line="1" dir="auto"><strong>Use <code>casez</code></strong> when <code>z</code> values are expected in input.</li>
<li data-line="2" dir="auto"><strong>Use <code>casex</code></strong> for robustness in handling unknowns (<code>x</code> or <code>z</code>).</li>
<li data-line="3" dir="auto"><strong>Avoid nested <code>if-else</code></strong> for complex logic; prefer <code>case</code> for clarity.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Key Concepts" dir="auto" class="heading" id="Key_Concepts_0">Key Concepts</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Conditional Operator</strong>: <code>$a &lt; b$ ? $x \% 2$ ? $y$ : $z$ : $0$</code>  </li>
<li data-line="1" dir="auto"><strong>Case Statements</strong>: <code>$case$</code>, <code>$casez$</code>, <code>$casex$</code> for different matching behaviors.</li>
<li data-line="2" dir="auto"><strong>Synthesis Considerations</strong>: Ensure cases are fully specified to avoid unintended behavior.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Conclusion" dir="auto" class="heading" id="Conclusion_1">Conclusion</h2></div><div class="el-p"><p dir="auto">Understanding the <strong>Conditional Operator</strong>, <strong>If-Else Statement</strong>, and <strong>Case Statement</strong> is essential for effective Verilog design. Each construct has its strengths and use cases, and selecting the right one depends on the specific requirements of the logic flow. Always prioritize <strong>readability</strong>, <strong>clarity</strong>, and <strong>synthesis safety</strong> when implementing control structures.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">condition</div></div><div class="canvas-node" style="z-index: 19; transform: translate(-3180px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Behavioral/loops.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Behavioral/loops.md</span></div></div><div class="canvas-node" style="z-index: 20; transform: translate(-3620px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="always_0">always</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">An <strong>always</strong> block is one of the <strong>procedural</strong> blocks in Verilog. Statements inside an <strong>always</strong> block are executed sequentially.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">event</span><span class="token punctuation">)</span>
	<span class="token punctuation">[</span>statement<span class="token punctuation">]</span>

<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">event</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Understanding the `always` Block" dir="auto" class="heading" id="Understanding_the_`always`_Block_0">Understanding the <code>always</code> Block</h2></div><div class="el-p"><p dir="auto">The <strong>always</strong> block is executed at some particular <strong>event</strong>. The <strong>event</strong> is defined by a <strong>sensitivity list</strong>.</p></div><div class="el-p"><p dir="auto">A <strong>sensitivity list</strong> is the expression that defines when the <strong>always</strong> block should be executed and is specified after the <code>@</code> operator within parentheses <code>( )</code>. This list may contain either one or a group of signals whose value change will execute the <strong>always</strong> block.</p></div><div class="el-p"><p dir="auto">In the code shown below, all statements inside the <strong>always</strong> block get executed whenever the value of signals <code>a</code> or <code>b</code> change.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Execute always block whenever value of "a" or "b" change</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Timing Control and Continuous Execution" dir="auto" class="heading" id="Timing_Control_and_Continuous_Execution_0">Timing Control and Continuous Execution</h3></div><div class="el-p"><p dir="auto">An <strong>always</strong> block can be used to realize <strong>combinational</strong> or <strong>sequential</strong> elements. A <strong>sequential</strong> element like <strong>flip flop</strong> becomes active when it is provided with a <strong>clock</strong> and <strong>reset</strong>. Similarly, a <strong>combinational</strong> block becomes active when one of its input values change. These hardware blocks are all working <strong>concurrently</strong> independent of each other. The connection between each is what determines the flow of data. To model this behavior, an <strong>always</strong> block is made as a <strong>continuous process</strong> that gets triggered and performs some action when a signal within the <strong>sensitivity list</strong> becomes active.</p></div><div class="el-p"><p dir="auto">In the following example, all statements within the <strong>always</strong> block get executed at every <strong>positive edge</strong> of the signal <code>clk</code>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Execute always block at positive edge of signal "clk"</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <strong>always</strong> block repeats continuously throughout the duration of a <strong>simulation</strong>. The <strong>sensitivity list</strong> brings along a certain sense of timing i.e. whenever any signal in the <strong>sensitivity list</strong> changes, the <strong>always</strong> block is triggered. If there are no timing control statements within an <strong>always</strong> block, the <strong>simulation</strong> will hang because of a zero-delay infinite loop!</p></div><div class="el-p"><p dir="auto">The example shown below is an <strong>always</strong> block that attempts to invert the value of the signal <code>clk</code>. The statement is executed after every <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> <strong>time units</strong>. Hence, it executes forever because of the absence of a delay in the statement.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// always block is started at time 0 units</span>
<span class="token comment">// But when is it supposed to be repeated ?</span>
<span class="token comment">// There is no time control, and hence it will stay and</span>
<span class="token comment">// be repeated at 0 time units only. This continues</span>
<span class="token comment">// in a loop and simulation will hang !</span>
<span class="token important">always</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Even if the <strong>sensitivity list</strong> is empty, there should be some other form of <strong>time delay</strong>. <strong>Simulation</strong> time is advanced by a <strong>delay statement</strong> within the <strong>always</strong> construct as shown below. Now, the clock inversion is done after every <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> <strong>time units</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always</span> <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Note</strong>: Explicit <strong>delays</strong> are not <strong>synthesizable</strong> into logic gates!</p></div><div class="el-p"><p dir="auto">Hence real Verilog design code always require a <strong>sensitivity list</strong>.</p></div><div class="el-h2"><h2 data-heading="`always` Block for Sequential Logic: T Flip-Flop Example" dir="auto" class="heading" id="`always`_Block_for_Sequential_Logic_T_Flip-Flop_Example_0"><code>always</code> Block for Sequential Logic: T Flip-Flop Example</h2></div><div class="el-p"><p dir="auto">The code shown below defines a <strong>module</strong> called <code>tff</code> that accepts a data <strong>input</strong>, <strong>clock</strong> and active-low <strong>reset</strong>. The <strong>output</strong> gets inverted whenever <code>d</code> is found to be <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> at the <strong>positive edge</strong> of <strong>clock</strong>. Here, the <strong>always</strong> block is triggered either at the <strong>positive edge</strong> of <code>clk</code> or the <strong>negative edge</strong> of <code>rstn</code>.</p></div><div class="el-p"><p dir="auto">The following events happen at the <strong>positive edge</strong> of <strong>clock</strong> and are repeated for all <strong>positive edges</strong> of <strong>clock</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">First <code>if</code> block checks value of active-low <strong>reset</strong> <code>rstn</code>.</li>
<li data-line="1" dir="auto">If <code>rstn</code> is zero, then <strong>output</strong> <code>q</code> should be <strong>reset</strong> to default value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="2" dir="auto">If <code>rstn</code> is one, then it means <strong>reset</strong> is not applied and should follow default behavior.</li>
<li data-line="3" dir="auto">If the previous step is false:</li>
<li data-line="4" dir="auto">Check value of <code>d</code> and if it is found to be one, then invert value of <code>q</code>.</li>
<li data-line="5" dir="auto">If <code>d</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then maintain value of <code>q</code>.</li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tff <span class="token punctuation">(</span><span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rstn<span class="token punctuation">,</span>	<span class="token keyword">output</span> <span class="token keyword">reg</span> 	q<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rstn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
			q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			<span class="token keyword">if</span> <span class="token punctuation">(</span>d<span class="token punctuation">)</span>
				q <span class="token operator">&lt;=</span> <span class="token operator">~</span>q<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				q <span class="token operator">&lt;=</span> q<span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The following events happen at <strong>negative edge</strong> of <code>rstn</code> and happen at all such occurrences:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">First <code>if</code> block checks value of active-low <strong>reset</strong> <code>rstn</code>. At <strong>negative edge</strong> of the signal, its value is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="1" dir="auto">If value of <code>rstn</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then it means <strong>reset</strong> is applied and <strong>output</strong> should be <strong>reset</strong> to default value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="2" dir="auto">The case where value of <code>rstn</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> is not considered because the current <strong>event</strong> is <strong>negative edge</strong> of the <code>rstn</code>.</li>
</ol></div><div class="el-h2"><h2 data-heading="`always` Block for Combinational Logic Example" dir="auto" class="heading" id="`always`_Block_for_Combinational_Logic_Example_0"><code>always</code> Block for Combinational Logic Example</h2></div><div class="el-p"><p dir="auto">An <strong>always</strong> block can also be used in the design of <strong>combinational</strong> blocks. For example the following digital circuit represents a combination of three different logic gates that provide a certain <strong>output</strong> at signal <code>o</code>.</p></div><div class="el-p"><p dir="auto"><span alt="assign-combo.png" src="verilog/img/img/assign-combo.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="assign-combo.png" src="verilog/img/img/assign-combo.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The code shown below is a <strong>module</strong> with four <strong>input</strong> ports and a single <strong>output</strong> port called <code>o</code>. The <strong>always</strong> block is triggered whenever any of the signals in the <strong>sensitivity list</strong> changes in value. <strong>Output</strong> signal is declared as type <strong><code>reg</code></strong> in the <strong>module</strong> port list because it is used in a <strong>procedural block</strong>. All signals used in a <strong>procedural block</strong> should be declared as type <strong><code>reg</code></strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> combo <span class="token punctuation">(</span>	<span class="token keyword">input</span> 	a<span class="token punctuation">,</span>
      			<span class="token keyword">input</span>	b<span class="token punctuation">,</span>
              	<span class="token keyword">input</span>	c<span class="token punctuation">,</span>
              	<span class="token keyword">input</span>	d<span class="token punctuation">,</span>
  	            <span class="token keyword">output</span> <span class="token keyword">reg</span> o<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    o <span class="token operator">&lt;=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>c<span class="token operator">^</span>d<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">See that the signal <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> whenever the <strong>combinational expression</strong> on the RHS becomes true. Similarly <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> when RHS is false.</p></div><div class="el-p"><p dir="auto">Simulation Output<br>
<img alt="combo-gates-wave" src="https://www.chipverify.com/images/verilog/assign-combo-wave.PNG" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-h2"><h2 data-heading="Synthesis Guidelines for `always` Blocks" dir="auto" class="heading" id="Synthesis_Guidelines_for_`always`_Blocks_0">Synthesis Guidelines for <code>always</code> Blocks</h2></div><div class="el-p"><p dir="auto">It is possible for an <strong>always</strong> block to not be <strong>synthesis friendly</strong>, if it does not follow one of the following templates.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Template #1: Use for combinational logic, all inputs mentioned in</span>
<span class="token comment">// sensitivity list ensures that it infers a combo block</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>all_inputs<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token comment">// Combinational logic</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #2: Use of a if condition without else can cause a latch</span>
<span class="token comment">// because the previous value has to be held since new value is not</span>
<span class="token comment">// defined by a missing else clause</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>all_inputs<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token comment">// latch value assignments</span>
	<span class="token keyword">end</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #3: Use clock in sensitivity list for sequential elements</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token comment">// behavior to do at posedge clock</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #4: Use clock and async reset in sensitivity list</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> resetn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> resetn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token comment">// behavior to do during reset</span>
	<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
		<span class="token comment">// behavior when not in reset</span>
	<span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">always</div></div><div class="canvas-node" style="z-index: 21; transform: translate(-3180px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Initial_0">Initial</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">A set of Verilog statements are usually executed sequentially in a simulation. These statements are placed inside a <em>procedural</em> block. There are mainly two types of <em>procedural</em> blocks in Verilog - <strong>initial</strong> and <strong>always</strong>.</p></div><div class="el-h2"><h2 data-heading="The `initial` Block" dir="auto" class="heading" id="The_`initial`_Block_0">The <code>initial</code> Block</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span>
	<span class="token punctuation">[</span>single statement<span class="token punctuation">]</span>

<span class="token keyword">initial</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">An <code>initial</code> block is not <a data-tooltip-position="top" aria-label="https://www.chipverify.com/verilog/asic-soc-chip-design-flow" rel="noopener nofollow" class="external-link is-unresolved" href="https://www.chipverify.com/verilog/asic-soc-chip-design-flow" target="_self"><strong>synthesizable</strong></a> and hence cannot be converted into a hardware schematic with digital elements. Hence <code>initial</code> blocks do not serve much purpose than to be used in simulations. These blocks are primarily used to initialize variables and drive design ports with specific values.</p></div><div class="el-h3"><h3 data-heading="Characteristics and Usage" dir="auto" class="heading" id="Characteristics_and_Usage_0">Characteristics and Usage</h3></div><div class="el-p"><p dir="auto">An <code>initial</code> block is started at the beginning of a simulation at <strong>time 0 unit</strong>. This block will be <strong>executed only once</strong> during the entire simulation. Execution of an <code>initial</code> block finishes once all the statements within the block are executed.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-initial-block" src="https://www.chipverify.com/images/verilog/initial-flash-1.PNG" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-p"><p dir="auto">The image shown above has a <code>module</code> called <code>behave</code> which has two internal signals called <code>a</code> and <code>b</code>. The <code>initial</code> block has only one statement and hence it is not necessary to place the statement within <code>begin</code> and <code>end</code>. This statement assigns the value <code>2'b10</code> to <code>a</code> when the <code>initial</code> block is started at time <strong>0 units</strong>.</p></div><div class="el-p"><p dir="auto">The code shown below has an additional statement that assigns some value to the signal <code>b</code>. However this happens only after <strong>10 time units</strong> from execution of previous statement. This means that <code>a</code> is assigned first with the given value and then after <strong>10 time units</strong>, <code>b</code> is assigned to <code>0</code>.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-initial-block-begin-end" src="https://www.chipverify.com/images/verilog/initial-flash-3.png" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-h2"><h2 data-heading="Multiple `initial` Blocks" dir="auto" class="heading" id="Multiple_`initial`_Blocks_0">Multiple <code>initial</code> Blocks</h2></div><div class="el-p"><p dir="auto">There are <strong>no limits</strong> to the number of <code>initial</code> blocks that can be defined inside a module.</p></div><div class="el-p"><p dir="auto">The code shown below has <em>three</em> <code>initial</code> blocks all of which are <strong>started at the same time and run in parallel</strong>. However, depending on the statements and the delays within each <code>initial</code> block, the time taken to finish the block may vary.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-multiple-initial-blocks" src="https://www.chipverify.com/images/verilog/initial-flash-2.PNG" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-p"><p dir="auto">In this example, the first block has a delay of <strong>20 units</strong>, while the second has a total delay of <strong>50 units</strong> (<code>10 + 40</code>) and the last block has a delay of <strong>60 units</strong>. Hence the simulation takes <strong>60 time units</strong> to complete since there is at least one <code>initial</code> block still running until <strong>60 time units</strong>.</p></div><div class="el-h2"><h2 data-heading="Terminating Simulation with `$finish`" dir="auto" class="heading" id="Terminating_Simulation_with_`$finish`_0">Terminating Simulation with <code>$finish</code></h2></div><div class="el-p"><p dir="auto"><code>$finish</code> is a Verilog system task that tells the simulator to <strong>terminate the current simulation</strong>.</p></div><div class="el-p"><p dir="auto">If the last block had a delay of <strong>30 time units</strong> like shown below, the simulation would have ended at <strong>30 time units</strong> thereby <strong>killing all the other <code>initial</code> blocks</strong> that are active at that time.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
	<span class="token number">#30</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Synthesizability of `initial` Blocks" dir="auto" class="heading" id="Synthesizability_of_`initial`_Blocks_0">Synthesizability of <code>initial</code> Blocks</h2></div><div class="el-p"><p dir="auto">An <code>initial</code> block is <strong>not synthesizable</strong>.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Initial</div></div><div class="canvas-node" data-text-align="center" style="z-index: 22; transform: translate(-3567px, 4420px); width: 295px; height: 80px; --canvas-node-width: 295px; --canvas-node-height: 80px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Behavioral" dir="auto" class="heading" id="Behavioral_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Behavioral</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 23; transform: translate(-4120px, 6120px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Behavioral/blocking&amp;nonExamples.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Behavioral/blocking&amp;nonExamples.md</span></div></div><div class="canvas-node" style="z-index: 24; transform: translate(-3620px, 5640px); width: 840px; height: 400px; --canvas-node-width: 840px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="blockingStatements_0">blockingStatements</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href=".html" target="_self" rel="noopener nofollow"></a># Comprehensive Verilog Guide: Block Statements and Assignments</p></div><div class="el-h2"><h2 data-heading="Overview" dir="auto" class="heading" id="Overview_1">Overview</h2></div><div class="el-p"><p dir="auto">This guide covers two fundamental aspects of the Verilog hardware description language: <strong>block statements</strong> for organizing code execution and <strong>assignment statements</strong> for placing values onto nets and variables. Understanding these concepts is essential for effective hardware modeling and accurate simulation.</p></div><div class="el-h2"><h2 data-heading="Part I: Verilog Block Statements" dir="auto" class="heading" id="Part_I_Verilog_Block_Statements_0">Part I: Verilog Block Statements</h2></div><div class="el-h3"><h3 data-heading="Introduction to Block Statements" dir="auto" class="heading" id="Introduction_to_Block_Statements_0">Introduction to Block Statements</h3></div><div class="el-p"><p dir="auto"><strong>Verilog block statements</strong> are fundamental constructs that group two or more statements together to act as a single unit. These blocks are essential for organizing code and controlling execution flow in Verilog.</p></div><div class="el-h3"><h3 data-heading="Types of Block Statements" dir="auto" class="heading" id="Types_of_Block_Statements_0">Types of Block Statements</h3></div><div class="el-p"><p dir="auto">Verilog classifies blocks into two main types:</p></div><div class="el-h3"><h3 data-heading="1. Sequential Blocks (`begin-end`)" dir="auto" class="heading" id="1._Sequential_Blocks_(`begin-end`)_0">1. Sequential Blocks (<code>begin-end</code>)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Syntax</strong>: Uses <code>begin</code> and <code>end</code> keywords</li>
<li data-line="1" dir="auto"><strong>Execution</strong>: Statements execute sequentially.</li>
<li data-line="2" dir="auto"><strong>Timing</strong>: Each statement waits for the previous one to complete.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">begin</span>
    statement1<span class="token punctuation">;</span>
    statement2<span class="token punctuation">;</span>
    statement3<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Parallel Blocks (`fork-join`)" dir="auto" class="heading" id="2._Parallel_Blocks_(`fork-join`)_0">2. Parallel Blocks (<code>fork-join</code>)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Syntax</strong>: Uses <code>fork</code> and <code>join</code> keywords</li>
<li data-line="1" dir="auto"><strong>Execution</strong>: All statements execute concurrently at the same simulation time.</li>
<li data-line="2" dir="auto"><strong>Timing</strong>: Statements don't wait for each other.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">fork</span>
    statement1<span class="token punctuation">;</span>
    statement2<span class="token punctuation">;</span>
    statement3<span class="token punctuation">;</span>
<span class="token keyword">join</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Block Statement Examples" dir="auto" class="heading" id="Block_Statement_Examples_0">Block Statement Examples</h3></div><div class="el-h3"><h3 data-heading="Sequential Block Example" dir="auto" class="heading" id="Sequential_Block_Example_0">Sequential Block Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Execution Timeline:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Time 0</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><strong>Time 10</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto"><strong>Time 15</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto"><strong>Total execution time</strong>: 15 time units</li>
</ul></div><div class="el-h3"><h3 data-heading="Parallel Block Example" dir="auto" class="heading" id="Parallel_Block_Example_0">Parallel Block Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">fork</span>
    a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
<span class="token keyword">join</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Execution Timeline:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Time 0</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><strong>Time 5</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto"><strong>Time 10</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto"><strong>Total execution time</strong>: 10 time units (longest delay)</li>
</ul></div><div class="el-h3"><h3 data-heading="Named Blocks" dir="auto" class="heading" id="Named_Blocks_0">Named Blocks</h3></div><div class="el-p"><p dir="auto">Both sequential and parallel blocks can be named for better organization and control. Named blocks provide:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Hierarchical access to variables within the block.</li>
<li data-line="1" dir="auto">The ability to disable the block using the <code>disable</code> keyword.</li>
<li data-line="2" dir="auto">Improved code organization and debugging.</li>
</ul></div><div class="el-h3"><h3 data-heading="Syntax for Named Blocks" dir="auto" class="heading" id="Syntax_for_Named_Blocks_0">Syntax for Named Blocks</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">begin</span> <span class="token punctuation">:</span> block_name
    <span class="token comment">// statements</span>
<span class="token keyword">end</span>

<span class="token keyword">fork</span> <span class="token punctuation">:</span> block_name
    <span class="token comment">// statements</span>
<span class="token keyword">join</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Part II: Verilog Assignments" dir="auto" class="heading" id="Part_II_Verilog_Assignments_0">Part II: Verilog Assignments</h2></div><div class="el-h3"><h3 data-heading="Assignment Fundamentals" dir="auto" class="heading" id="Assignment_Fundamentals_0">Assignment Fundamentals</h3></div><div class="el-p"><p dir="auto">Assignments in Verilog place values onto nets and variables during simulation and synthesis.  Every assignment consists of:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Right-hand side (RHS)</strong>: An expression evaluating to a final value.</li>
<li data-line="1" dir="auto"><strong>Left-hand side (LHS)</strong>: The net or variable receiving the value.</li>
<li data-line="2" dir="auto">Assignment operators: <code>=</code> (blocking), <code>&lt;=</code> (non-blocking), or <code>assign</code> (continuous).</li>
</ul></div><div class="el-h3"><h3 data-heading="Three Basic Types of Assignments" dir="auto" class="heading" id="Three_Basic_Types_of_Assignments_0">Three Basic Types of Assignments</h3></div><div class="el-h3"><h3 data-heading="1. Procedural Assignment" dir="auto" class="heading" id="1._Procedural_Assignment_0">1. Procedural Assignment</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Occurs within procedures (<code>always</code>, <code>initial</code>, <code>task</code>, <code>function</code>).</li>
<li data-line="1" dir="auto">Used to place values onto variables.</li>
<li data-line="2" dir="auto">Value held until the next assignment to the same variable.</li>
</ul></div><div class="el-h3"><h3 data-heading="2. Continuous Assignment" dir="auto" class="heading" id="2._Continuous_Assignment_0">2. Continuous Assignment</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Used to assign values to nets.</li>
<li data-line="1" dir="auto">Happens whenever the RHS changes.</li>
<li data-line="2" dir="auto">Models combinational logic.</li>
</ul></div><div class="el-h3"><h3 data-heading="3. Procedural Continuous Assignment" dir="auto" class="heading" id="3._Procedural_Continuous_Assignment_0">3. Procedural Continuous Assignment</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Two subtypes: <code>assign</code>/<code>deassign</code> and <code>force</code>/<code>release</code>.</li>
<li data-line="1" dir="auto">Can be applied to both nets and variables.</li>
</ul></div><div class="el-h3"><h3 data-heading="Detailed Analysis of Assignment Operators" dir="auto" class="heading" id="Detailed_Analysis_of_Assignment_Operators_0">Detailed Analysis of Assignment Operators</h3></div><div class="el-h3"><h3 data-heading="Blocking Assignment (`=`)" dir="auto" class="heading" id="Blocking_Assignment_(`=`)_0">Blocking Assignment (<code>=</code>)</h3></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_3">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">variable_name <span class="token operator">=</span> <span class="token punctuation">[</span>delay_or_event_control<span class="token punctuation">]</span> expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Characteristics" dir="auto" class="heading" id="Key_Characteristics_0">Key Characteristics</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses the <code>=</code> operator.</li>
<li data-line="1" dir="auto">Statements execute sequentially.</li>
<li data-line="2" dir="auto">The target variable is updated before the next statement executes.</li>
<li data-line="3" dir="auto">Does not block execution of statements in other procedural blocks.</li>
<li data-line="4" dir="auto">Recommended for modeling combinational logic.</li>
</ul></div><div class="el-h3"><h3 data-heading="Blocking Assignment Example" dir="auto" class="heading" id="Blocking_Assignment_Example_0">Blocking Assignment Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">20</span><span class="token punctuation">;</span>
    c <span class="token operator">=</span> <span class="token number">15</span><span class="token punctuation">;</span> <span class="token comment">// Initial values</span>
    a <span class="token operator">=</span> b <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// a becomes 35 (20 + 15)</span>
    b <span class="token operator">=</span> a <span class="token operator">+</span> <span class="token number">5</span><span class="token punctuation">;</span> <span class="token comment">// b becomes 40 (35 + 5) - uses updated 'a'</span>
    c <span class="token operator">=</span> a <span class="token operator">-</span> b<span class="token punctuation">;</span> <span class="token comment">// c becomes -5 (35 - 40) - uses updated 'a' and 'b'</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Execution Flow:</strong></p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">Initially: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto">After <code>a = b + c</code>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto">After <code>b = a + 5</code>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto">After <code>c = a - b</code>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
</ol></div><div class="el-h3"><h3 data-heading="Non-Blocking Assignment (`<=`)" dir="auto" class="heading" id="Non-Blocking_Assignment_(`<=`)_0">Non-Blocking Assignment (<code>&lt;=</code>)</h3></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_4">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">variable_name <span class="token operator">&lt;=</span> <span class="token punctuation">[</span>delay_or_event_control<span class="token punctuation">]</span> expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Characteristics" dir="auto" class="heading" id="Key_Characteristics_1">Key Characteristics</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Concurrent Execution:</strong> Uses the <code>&lt;=</code> operator. Non-blocking assignments schedule assignments without blocking execution of subsequent statements. The assignment to the target is scheduled for the end of the simulation cycle.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Sequential Logic Modeling:</strong> Recommended style for modeling sequential logic. Allows concurrent procedural assignment, suitable for sequential circuit design.</p>
</li>
<li data-line="4" dir="auto">
<p><strong>Synchronous Operation:</strong> Several <code>reg</code> type variables can be assigned synchronously under the control of a common clock.</p>
</li>
</ol></div><div class="el-h3"><h3 data-heading="Non-Blocking Assignment Example" dir="auto" class="heading" id="Non-Blocking_Assignment_Example_0">Non-Blocking Assignment Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">20</span><span class="token punctuation">;</span>
    c <span class="token operator">=</span> <span class="token number">15</span><span class="token punctuation">;</span> <span class="token comment">// Blocking assignments for initialization</span>
<span class="token keyword">end</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">#5</span> b <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// Non-blocking with delay</span>
    b <span class="token operator">&lt;=</span> <span class="token number">#5</span> a <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// Non-blocking with delay</span>
    c <span class="token operator">&lt;=</span> <span class="token number">#5</span> a <span class="token operator">-</span> b<span class="token punctuation">;</span> <span class="token comment">// Non-blocking with delay</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Key Difference from Blocking Assignment:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Initially:</strong> <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>At time = 5:</strong> All assignments execute concurrently using the original values:
<ul>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> becomes 35 (using original <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="3" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> becomes 25 (using original <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="4" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> becomes -10 (using original <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
</ul>
</li>
</ul></div><div class="el-h3"><h3 data-heading="Critical Comparison: `=` vs `<=`" dir="auto" class="heading" id="Critical_Comparison_`=`_vs_`<=`_0">Critical Comparison: <code>=</code> vs <code>&lt;=</code></h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><strong>Aspect</strong></th>
<th dir="ltr"><strong>Blocking (<code>=</code>)</strong></th>
<th dir="ltr"><strong>Non-Blocking (<code>&lt;=</code>)</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Execution Order</strong></td>
<td dir="ltr">Sequential</td>
<td dir="ltr">Concurrent</td>
</tr>
<tr>
<td dir="ltr"><strong>Variable Updates</strong></td>
<td dir="ltr">Immediate</td>
<td dir="ltr">End of simulation cycle</td>
</tr>
<tr>
<td dir="ltr"><strong>Best Use Case</strong></td>
<td dir="ltr">Combinational logic</td>
<td dir="ltr">Sequential logic</td>
</tr>
<tr>
<td dir="ltr"><strong>Value Reading</strong></td>
<td dir="ltr">Uses updated values</td>
<td dir="ltr">Uses original values</td>
</tr>
<tr>
<td dir="ltr"><strong>Race Conditions</strong></td>
<td dir="ltr">Possible in sequential logic</td>
<td dir="ltr">Prevents race conditions</td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Variable Swapping Example" dir="auto" class="heading" id="Variable_Swapping_Example_0">Variable Swapping Example</h3></div><div class="el-h3"><h3 data-heading="Using Blocking Assignment (`=`)" dir="auto" class="heading" id="Using_Blocking_Assignment_(`=`)_0">Using Blocking Assignment (<code>=</code>)</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// PROBLEMATIC - doesn't swap correctly</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> b<span class="token punctuation">;</span>  <span class="token comment">// a gets value of b</span>
    b <span class="token operator">=</span> a<span class="token punctuation">;</span>  <span class="token comment">// b gets the NEW value of a (same as original b)</span>
<span class="token keyword">end</span>
<span class="token comment">// Result: Both a and b end up with original value of b</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Using Non-Blocking Assignment (`<=`)" dir="auto" class="heading" id="Using_Non-Blocking_Assignment_(`<=`)_0">Using Non-Blocking Assignment (<code>&lt;=</code>)</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// CORRECT - swaps values properly</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> b<span class="token punctuation">;</span>  <span class="token comment">// Scheduled: a will get original value of b</span>
    b <span class="token operator">&lt;=</span> a<span class="token punctuation">;</span>  <span class="token comment">// Scheduled: b will get original value of a</span>
<span class="token keyword">end</span>
<span class="token comment">// Result: Values are properly swapped</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Continuous Assignment" dir="auto" class="heading" id="Continuous_Assignment_0">Continuous Assignment</h3></div><div class="el-h3"><h3 data-heading="Characteristics" dir="auto" class="heading" id="Characteristics_0">Characteristics</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Assigns values to nets continuously.</li>
<li data-line="1" dir="auto">Updates whenever the RHS expression changes.</li>
<li data-line="2" dir="auto">Models combinational logic without gate instantiation.</li>
</ul></div><div class="el-h3"><h3 data-heading="Standard Form" dir="auto" class="heading" id="Standard_Form_0">Standard Form</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span> <span class="token comment">// a updates whenever b or c changes</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Net Declaration Assignment" dir="auto" class="heading" id="Net_Declaration_Assignment_0">Net Declaration Assignment</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> penable <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment">// Declare and assign in one statement</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Procedural Continuous Assignment" dir="auto" class="heading" id="Procedural_Continuous_Assignment_0">Procedural Continuous Assignment</h3></div><div class="el-h3"><h3 data-heading="Type 1: `assign`/`deassign`" dir="auto" class="heading" id="Type_1_`assign`/`deassign`_0">Type 1: <code>assign</code>/<code>deassign</code></h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Purpose</strong>: Override procedural assignments to variables.</li>
<li data-line="1" dir="auto"><strong>Limitations</strong>: LHS cannot be bit-select, part-select, or array reference.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> q<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">assign</span> q <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// Override any procedural assignment</span>
    <span class="token number">#10</span> <span class="token keyword">deassign</span> q<span class="token punctuation">;</span> <span class="token comment">// Release override</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Type 2: `force`/`release`" dir="auto" class="heading" id="Type_2_`force`/`release`_0">Type 2: <code>force</code>/<code>release</code></h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Purpose</strong>: Override all assignments (applicable to nets and variables).</li>
<li data-line="1" dir="auto"><strong>Enhanced capability</strong>: Can use bit-select/part-select of nets.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> o<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">force</span> o <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Override all assignments</span>
    <span class="token number">#10</span> <span class="token keyword">release</span> o<span class="token punctuation">;</span>   <span class="token comment">// Release override</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Complete Working Example" dir="auto" class="heading" id="Complete_Working_Example_0">Complete Working Example</h3></div><div class="el-h3"><h3 data-heading="Module Demonstrating Both Concepts" dir="auto" class="heading" id="Module_Demonstrating_Both_Concepts_0">Module Demonstrating Both Concepts</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> comprehensive_example<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">,</span> i3<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x1<span class="token punctuation">,</span> x2<span class="token punctuation">,</span> x3<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>     <span class="token comment">// Clock generation</span>
    <span class="token important">always</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>     <span class="token comment">// Sequential block with blocking assignments (=)</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> initialization_block
        <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"T = %0t: i1 = %0d, i2 = %0d, i3 = %0d, x1 = %0d, x2 = %0d, x3 = %0d"</span><span class="token punctuation">,</span>
                 <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">,</span> i3<span class="token punctuation">,</span> x1<span class="token punctuation">,</span> x2<span class="token punctuation">,</span> x3<span class="token punctuation">)</span><span class="token punctuation">;</span>
        i1 <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>     <span class="token comment">// Blocking assignment</span>
        i2 <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>     <span class="token comment">// Blocking assignment</span>
        <span class="token number">#4</span> i3 <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span>  <span class="token comment">// Blocking assignment with delay</span>
    <span class="token keyword">end</span>     <span class="token comment">// Parallel block with non-blocking assignments (&lt;=)</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> parallel_assignment_block
        <span class="token number">#10</span><span class="token punctuation">;</span>
        <span class="token keyword">fork</span> <span class="token punctuation">:</span> concurrent_operations
            x1 <span class="token operator">&lt;=</span> i1<span class="token punctuation">;</span>      <span class="token comment">// Non-blocking assignment</span>
            <span class="token number">#2</span> x2 <span class="token operator">&lt;=</span> i2<span class="token punctuation">;</span>   <span class="token comment">// Non-blocking assignment with delay</span>
            <span class="token number">#5</span> x3 <span class="token operator">&lt;=</span> i3<span class="token punctuation">;</span>   <span class="token comment">// Non-blocking assignment with delay</span>
        <span class="token keyword">join</span>
        <span class="token number">#15</span> x1 <span class="token operator">&lt;=</span> i1 <span class="token operator">+</span> i2<span class="token punctuation">;</span> <span class="token comment">// Sequential assignment after fork-join</span>
    <span class="token keyword">end</span>     <span class="token comment">// Sequential logic using non-blocking assignments (&lt;=)</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> clocked_logic
        <span class="token keyword">if</span> <span class="token punctuation">(</span>i1 <span class="token operator">&gt;</span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            i1 <span class="token operator">&lt;=</span> i1 <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// Non-blocking for sequential logic</span>
            i2 <span class="token operator">&lt;=</span> i2 <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// Non-blocking for sequential logic</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Essential Design Rules and Best Practices" dir="auto" class="heading" id="Essential_Design_Rules_and_Best_Practices_0">Essential Design Rules and Best Practices</h2></div><div class="el-h3"><h3 data-heading="Assignment Type Guidelines" dir="auto" class="heading" id="Assignment_Type_Guidelines_0">Assignment Type Guidelines</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><strong>Logic Type</strong></th>
<th dir="ltr"><strong>Recommended Assignment</strong></th>
<th dir="ltr"><strong>Operator</strong></th>
<th dir="ltr"><strong>Reason</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Combinational Logic</strong></td>
<td dir="ltr">Blocking</td>
<td dir="auto"><code>=</code></td>
<td dir="ltr">Sequential execution matches combinational behavior</td>
</tr>
<tr>
<td dir="ltr"><strong>Sequential Logic</strong></td>
<td dir="ltr">Non-blocking</td>
<td dir="auto"><code>&lt;=</code></td>
<td dir="ltr">Prevents race conditions, models flip-flop behavior</td>
</tr>
<tr>
<td dir="ltr"><strong>Variable Swapping</strong></td>
<td dir="ltr">Non-blocking</td>
<td dir="auto"><code>&lt;=</code></td>
<td dir="ltr">Ensures concurrent read-then-assign operation</td>
</tr>
<tr>
<td dir="ltr"><strong>Continuous Logic</strong></td>
<td dir="ltr">Continuous</td>
<td dir="ltr"><code>assign</code></td>
<td dir="ltr">Models nets and combinational circuits</td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Critical Design Rules" dir="auto" class="heading" id="Critical_Design_Rules_0">Critical Design Rules</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Don't Mix Assignment Types:</strong> Blocking (<code>=</code>) and non-blocking (<code>&lt;=</code>) assignments should not be mixed in the same <code>always</code> block. This can lead to unpredictable behavior.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Variable Assignment Restrictions:</strong> A variable cannot appear as the target of both blocking and non-blocking assignments.</p>
</li>
<li data-line="4" dir="auto">
<p><strong>Synthesis vs Simulation Differences:</strong> Verilog synthesizers ignore delays specified in procedural assignment statements. This may lead to functional mismatch between the design model and synthesized netlist.</p>
</li>
</ol></div><div class="el-h3"><h3 data-heading="Block Statement Best Practices" dir="auto" class="heading" id="Block_Statement_Best_Practices_0">Block Statement Best Practices</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Sequential blocks</strong>: Use when statements must execute in a specific order.</li>
<li data-line="1" dir="auto"><strong>Parallel blocks</strong>: Use when statements can execute simultaneously.</li>
<li data-line="2" dir="auto"><strong>Named blocks</strong>: Essential for complex designs requiring block control and organization.</li>
<li data-line="3" dir="auto"><strong>Disable capability</strong>: Use <code>disable block_name</code> for early termination when needed.</li>
</ol></div><div class="el-h3"><h3 data-heading="Legal LHS Values by Assignment Type" dir="auto" class="heading" id="Legal_LHS_Values_by_Assignment_Type_0">Legal LHS Values by Assignment Type</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><strong>Assignment Type</strong></th>
<th dir="ltr"><strong>Legal LHS Values</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Procedural (<code>=</code> or <code>&lt;=</code>)</strong></td>
<td dir="ltr">Variables (vector/scalar), Bit-select or part-select of vector <code>reg</code>, <code>integer</code>, <code>time</code>, Memory word, Concatenation of above</td>
</tr>
<tr>
<td dir="ltr"><strong>Continuous (<code>assign</code>)</strong></td>
<td dir="ltr">Net (vector/scalar), Bit-select or part-select of vector net, Concatenation of bit-selects and part-selects</td>
</tr>
<tr>
<td dir="ltr"><strong>Procedural Continuous</strong></td>
<td dir="ltr">Net or variable (vector/scalar), Bit-select or part-select of vector net</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Key Takeaways" dir="auto" class="heading" id="Key_Takeaways_0">Key Takeaways</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Blocking assignments (<code>=</code>)</strong> execute sequentially and are ideal for combinational logic.</li>
<li data-line="1" dir="auto"><strong>Non-blocking assignments (<code>&lt;=</code>)</strong> execute concurrently and are essential for sequential logic design, preventing race conditions.</li>
<li data-line="2" dir="auto"><strong>Block statements</strong> provide essential organization for complex procedural code.</li>
<li data-line="3" dir="auto"><strong>Continuous assignments</strong> model combinational logic at the net level.</li>
<li data-line="4" dir="auto"><strong>Named blocks</strong> enable hierarchical organization and selective control using the <code>disable</code> statement.</li>
</ul></div><div class="el-p"><p dir="auto">The choice between <code>=</code> and <code>&lt;=</code> is fundamental to correct Verilog design.  Similarly, understanding when to use sequential vs. parallel blocks is crucial for proper code organization and timing control.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">blockingStatements</div></div><div class="canvas-node" style="z-index: 25; transform: translate(-5900px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Generate_0">Generate</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a></p></div><div class="el-h2"><h2 data-heading="Understanding Generate Blocks" dir="auto" class="heading" id="Understanding_Generate_Blocks_0">Understanding Generate Blocks</h2></div><div class="el-p"><p dir="auto">A <strong><code>generate</code> block</strong> allows to multiply <strong>module instances</strong> or perform conditional instantiation of any <strong>module</strong>. It provides the ability for the design to be built based on <strong>Verilog parameters</strong>. These statements are particularly convenient when the same operation or module instance needs to be repeated multiple times or if certain code has to be conditionally included based on given <strong>Verilog parameters</strong>.</p></div><div class="el-p"><p dir="auto">A <strong><code>generate</code> block</strong> cannot contain port, parameter, <code>specparam</code> declarations or <code>specify</code> blocks. However, other <strong>module items</strong> and other <strong>generate blocks</strong> are allowed. All <strong>generate instantiations</strong> are coded within a <strong><code>module</code></strong> and between the keywords <strong><code>generate</code></strong> and <strong><code>endgenerate</code></strong>.</p></div><div class="el-p"><p dir="auto"><strong>Generated instantiations</strong> can have either <strong>modules</strong>, <strong>continuous assignments</strong>, <strong><code>always</code></strong> or <strong><code>initial</code></strong> blocks and <strong>user defined primitives</strong>. There are two types of <strong>generate constructs</strong> - <strong>loops</strong> and <strong>conditionals</strong>.</p></div><div class="el-h2"><h2 data-heading="Types of Generate Constructs" dir="auto" class="heading" id="Types_of_Generate_Constructs_0">Types of Generate Constructs</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generate <strong>for loop</strong></li>
<li data-line="1" dir="auto">Generate <strong>if else</strong></li>
<li data-line="2" dir="auto">Generate <strong>case</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="Generate For Loop" dir="auto" class="heading" id="Generate_For_Loop_0">Generate For Loop</h3></div><div class="el-p"><p dir="auto">A <strong>half adder</strong> will be instantiated <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> times in another top-level design module called <strong><code>my_design</code></strong> using a <strong><code>generate for loop</code></strong> construct. The loop variable has to be declared using the keyword <strong><code>genvar</code></strong> which tells the tool that this variable is to be specifically used during elaboration of the <strong>generate block</strong>.</p></div><div class="el-h4"><h4 data-heading="Half Adder Module" dir="auto" class="heading" id="Half_Adder_Module_0">Half Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design for a half-adder</span>
<span class="token keyword">module</span> ha <span class="token punctuation">(</span> <span class="token keyword">input</span>   a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
            <span class="token keyword">output</span>  sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">assign</span> sum  <span class="token operator">=</span> a <span class="token operator">^</span> b<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> cout <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Top-Level Design: my_design" dir="auto" class="heading" id="Top-Level_Design_my_design_0">Top-Level Design: my_design</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// A top level design that contains N instances of half adder</span>
<span class="token keyword">module</span> my_design
	#<span class="token punctuation">(</span><span class="token keyword">parameter</span> N<span class="token operator">=</span><span class="token number">4</span><span class="token punctuation">)</span>
		<span class="token punctuation">(</span>	<span class="token keyword">input</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
			<span class="token keyword">output</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Declare a temporary loop variable to be used during</span>
	<span class="token comment">// generation and won't be available during simulation</span>
	<span class="token keyword">genvar</span> i<span class="token punctuation">;</span>

	<span class="token comment">// Generate for loop to instantiate N times</span>
	<span class="token keyword">generate</span>
		<span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
          ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
		<span class="token keyword">end</span>
	<span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Testbench for Generate For Loop" dir="auto" class="heading" id="Testbench_for_Generate_For_Loop_0">Testbench for Generate For Loop</h4></div><div class="el-p"><p dir="auto">The <strong>testbench parameter</strong> is used to control the number of <strong>half adder</strong> instances in the design. When <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <strong><code>my_design</code></strong> will have two instances of <strong>half adder</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span>  <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">;</span>

  <span class="token comment">// Instantiate top level design with N=2 so that it will have 2</span>
  <span class="token comment">// separate instances of half adders and both are given two separate</span>
  <span class="token comment">// inputs</span>
  my_design #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">N</span><span class="token punctuation">(</span>N<span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token function">md</span><span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$monitor</span> <span class="token punctuation">(</span><span class="token string">"a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token number">'h2</span><span class="token punctuation">;</span>
    		b <span class="token operator">&lt;=</span> <span class="token number">'h3</span><span class="token punctuation">;</span>
    <span class="token number">#20</span> b <span class="token operator">&lt;=</span> <span class="token number">'h4</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token number">'h5</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> gives the output <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45A TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45C TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D461 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> while <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> gives the output <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45A TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45C TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D461 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span>.</p></div><div class="el-h4"><h4 data-heading="Simulation Log (For Loop)" dir="auto" class="heading" id="Simulation_Log_(For_Loop)_0">Simulation Log (For Loop)</h4></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
a=0x0 b=0x0 sum=0x0 cout=0x0
a=0x2 b=0x3 sum=0x1 cout=0x2
a=0x2 b=0x0 sum=0x2 cout=0x0
a=0x1 b=0x0 sum=0x1 cout=0x0
ncsim: *W,RNQUIE: Simulation is complete.
ncsim&gt; exit
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Elaborated RTL" dir="auto" class="heading" id="Elaborated_RTL_0">Elaborated RTL</h4></div><div class="el-p"><p dir="auto">See that elaborated RTL does indeed have two <strong>half adder</strong> instances generated by the <strong><code>generate</code> block</strong>.</p></div><div class="el-p"><p dir="auto"><img src="https://www.chipverify.com/images/verilog/schematic/generate_block_for_loop_ha_schematic.png" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-h3"><h3 data-heading="Generate If Else" dir="auto" class="heading" id="Generate_If_Else_0">Generate If Else</h3></div><div class="el-p"><p dir="auto">Shown below is an example using an <strong><code>if else</code></strong> inside a <strong><code>generate</code> construct</strong> to select between two different <strong>multiplexer implementations</strong>. The first design uses an <strong><code>assign</code> statement</strong> to implement a mux while the second design uses a <strong><code>case</code> statement</strong>. A <strong>parameter</strong> called <strong><code>USE_CASE</code></strong> is defined in the top-level design module to select between the two choices.</p></div><div class="el-h4"><h4 data-heading="Mux Design with assign" dir="auto" class="heading" id="Mux_Design_with_assign_0">Mux Design with assign</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #1: Multiplexer design uses an "assign" statement to assign</span>
<span class="token comment">// out signal</span>
<span class="token keyword">module</span> mux_assign <span class="token punctuation">(</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
                   <span class="token keyword">output</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> out <span class="token operator">=</span> sel <span class="token operator">?</span> a <span class="token punctuation">:</span> b<span class="token punctuation">;</span>

  <span class="token comment">// The initial display statement is used so that</span>
  <span class="token comment">// we know which design got instantiated from simulation</span>
  <span class="token comment">// logs</span>
  <span class="token keyword">initial</span>
  	<span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mux_assign is instantiated"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Mux Design with case" dir="auto" class="heading" id="Mux_Design_with_case_0">Mux Design with case</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #2: Multiplexer design uses a "case" statement to drive</span>
<span class="token comment">// out signal</span>
<span class="token keyword">module</span> mux_case <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
                 <span class="token keyword">output</span> <span class="token keyword">reg</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> sel<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  	<span class="token keyword">case</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span>
    	<span class="token number">0</span> <span class="token punctuation">:</span> out <span class="token operator">=</span> a<span class="token punctuation">;</span>
   	 	<span class="token number">1</span> <span class="token punctuation">:</span> out <span class="token operator">=</span> b<span class="token punctuation">;</span>
  	<span class="token keyword">endcase</span>
  <span class="token keyword">end</span>

  <span class="token comment">// The initial display statement is used so that</span>
  <span class="token comment">// we know which design got instantiated from simulation</span>
  <span class="token comment">// logs</span>
  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mux_case is instantiated"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Top-Level Design: my_design" dir="auto" class="heading" id="Top-Level_Design_my_design_1">Top-Level Design: my_design</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Top Level Design: Use a parameter to choose either one</span>
<span class="token keyword">module</span> my_design <span class="token punctuation">(</span>	<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
         			<span class="token keyword">output</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> USE_CASE <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

  <span class="token comment">// Use a "generate" block to instantiate either mux_case</span>
  <span class="token comment">// or mux_assign using an if else construct with generate</span>
  <span class="token keyword">generate</span>
  	<span class="token keyword">if</span> <span class="token punctuation">(</span>USE_CASE<span class="token punctuation">)</span>
      mux_case mc <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
      mux_assign ma <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">endgenerate</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Testbench for Generate If Else" dir="auto" class="heading" id="Testbench_for_Generate_If_Else_0">Testbench for Generate If Else</h4></div><div class="el-p"><p dir="auto">Testbench <strong>instantiates</strong> the top-level <strong>module <code>my_design</code></strong> and sets the <strong>parameter <code>USE_CASE</code></strong> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> so that it instantiates the design using <strong><code>case</code> statement</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token comment">// Declare testbench variables</span>
  <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> out<span class="token punctuation">;</span>
  <span class="token keyword">integer</span> i<span class="token punctuation">;</span>

  <span class="token comment">// Instantiate top level design and set USE_CASE parameter to 1 so that</span>
  <span class="token comment">// the design using case statement is instantiated</span>
  my_design #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">USE_CASE</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u0 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
  	<span class="token comment">// Initialize testbench variables</span>
  	a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    sel <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token comment">// Assign random values to DUT inputs with some delay</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      	  b <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
          sel <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"i=%0d a=0x%0h b=0x%0h sel=0x%0h out=0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Simulation Log (If Else)" dir="auto" class="heading" id="Simulation_Log_(If_Else)_0">Simulation Log (If Else)</h4></div><div class="el-p"><p dir="auto">When the <strong>parameter <code>USE_CASE</code></strong> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, it can be seen from the simulation log that the <strong>multiplexer</strong> design using <strong><code>case</code> statement</strong> is instantiated. And when <strong><code>USE_CASE</code></strong> is zero, the <strong>multiplexer</strong> design using <strong><code>assign</code> statement</strong> is instantiated. This is visible from the display statement that gets printed in the simulation log.</p></div><div class="el-pre"><pre><code data-line="0">// When USE_CASE = 1
ncsim&gt; run
mux_case is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x1
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x0
i=4 a=0x1 b=0x0 sel=0x1 out=0x0
ncsim: *W,RNQUIE: Simulation is complete.

// When USE_CASE = 0
ncsim&gt; run
mux_assign is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x0
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x1
i=4 a=0x1 b=0x0 sel=0x1 out=0x1
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Generate Case" dir="auto" class="heading" id="Generate_Case_0">Generate Case</h3></div><div class="el-p"><p dir="auto">A <strong><code>generate case</code></strong> allows <strong>modules</strong>, <strong><code>initial</code></strong> and <strong><code>always</code> blocks</strong> to be instantiated in another <strong>module</strong> based on a <strong><code>case</code> expression</strong> to select one of the many choices.</p></div><div class="el-h4"><h4 data-heading="Half Adder Module" dir="auto" class="heading" id="Half_Adder_Module_1">Half Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #1: Half adder</span>
<span class="token keyword">module</span> ha <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
           <span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span>
  <span class="token operator">{</span>cout<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"Half adder instantiation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Full Adder Module" dir="auto" class="heading" id="Full_Adder_Module_0">Full Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #2: Full adder</span>
<span class="token keyword">module</span> fa <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
           <span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> cin<span class="token punctuation">)</span>
  <span class="token operator">{</span>cout<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b <span class="token operator">+</span> cin<span class="token punctuation">;</span>

    <span class="token keyword">initial</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"Full adder instantiation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Top-Level Design: my_adder" dir="auto" class="heading" id="Top-Level_Design_my_adder_0">Top-Level Design: my_adder</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Top level design: Choose between half adder and full adder</span>
<span class="token keyword">module</span> my_adder <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
                 <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> ADDER_TYPE <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

  <span class="token keyword">generate</span>
    <span class="token function">case</span><span class="token punctuation">(</span>ADDER_TYPE<span class="token punctuation">)</span>
      <span class="token number">0</span> <span class="token punctuation">:</span> ha u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token number">1</span> <span class="token punctuation">:</span> fa u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Testbench for Generate Case" dir="auto" class="heading" id="Testbench_for_Generate_Case_0">Testbench for Generate Case</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">;</span>

  my_adder #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">ADDER_TYPE</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    cin <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"a=0x%0h b=0x%0h cin=0x%0h cout=0%0h sum=0x%0h"</span><span class="token punctuation">,</span>
             a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span> cout<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">int</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      b <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      cin <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Note that because a <strong>half adder</strong> is instantiated, <strong><code>cin</code></strong> does not have any effect on the outputs <strong><code>sum</code></strong> and <strong><code>cout</code></strong>.</p></div><div class="el-h4"><h4 data-heading="Simulation Log (Case)" dir="auto" class="heading" id="Simulation_Log_(Case)_0">Simulation Log (Case)</h4></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
Half adder instantiation
a=0x0 b=0x0 cin=0x0 cout=00 sum=0x0
a=0x0 b=0x1 cin=0x1 cout=00 sum=0x1
a=0x1 b=0x1 cin=0x1 cout=01 sum=0x0
a=0x1 b=0x0 cin=0x1 cout=00 sum=0x1
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Generate</div></div><div class="canvas-node" style="z-index: 26; transform: translate(-4820px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="decoderMuxWithAssignment_0">decoderMuxWithAssignment</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Description Styles in Verilog" dir="auto" class="heading" id="Description_Styles_in_Verilog_0">Description Styles in Verilog</h1></div><div class="el-p"><p dir="auto">Verilog provides multiple abstraction levels for describing digital circuits, with Data Flow and Behavioral modeling being two primary description styles that offer different approaches to circuit design.</p></div><div class="el-h2"><h2 data-heading="Data Flow Modeling" dir="auto" class="heading" id="Data_Flow_Modeling_0">Data Flow Modeling</h2></div><div class="el-p"><p dir="auto">Data flow modeling represents circuits at a medium level of abstraction by describing how data flows between registers and how it is processed. This style uses continuous assignments to model combinational logic circuits.</p></div><div class="el-h2"><h2 data-heading="Continuous Assignment Characteristics" dir="auto" class="heading" id="Continuous_Assignment_Characteristics_0">Continuous Assignment Characteristics</h2></div><div class="el-p"><p dir="auto"><strong>Syntax and Usage:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Identified by the <code>assign</code> keyword</li>
<li data-line="1" dir="auto">Forms a static binding between the left-hand side (LHS) net and the right-hand side (RHS) expression</li>
<li data-line="2" dir="auto">The assignment is continuously active, meaning it updates whenever any signal in the RHS expression changes.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> out <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>        <span class="token comment">// Basic AND gate</span>
<span class="token keyword">assign</span> result <span class="token operator">=</span> sel <span class="token operator">?</span> a <span class="token punctuation">:</span> b<span class="token punctuation">;</span> <span class="token comment">// 2-to-1 MUX</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Key Rules:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The LHS must be a vector or scalar net (wire), not a register.</li>
<li data-line="1" dir="auto">The RHS can contain registers, nets, or function calls.</li>
<li data-line="2" dir="auto">Multiple <code>assign</code> statements can exist in a module and execute concurrently.</li>
</ul></div><div class="el-h2"><h2 data-heading="Hardware Generation Patterns" dir="auto" class="heading" id="Hardware_Generation_Patterns_0">Hardware Generation Patterns</h2></div><div class="el-p"><p dir="auto"><strong>MUX Generation:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Variable index on RHS: <code>assign out = data[select];</code> generates a multiplexer</li>
<li data-line="1" dir="auto">Conditional operator: <code>assign f = sel ? a : b;</code> creates a 2-to-1 MUX</li>
<li data-line="2" dir="auto">Constant index: <code>assign out = data[2];</code> generates only a wire connection</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Decoder Generation:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Variable index on LHS: <code>assign out[select] = in;</code> generates a decoder</li>
<li data-line="1" dir="auto">Constant index on LHS: <code>assign out[5] = in;</code> creates a simple wire connection</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Sequential Elements:</strong><br>
While primarily used for combinational circuits, continuous assignments can model some sequential elements like latches:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> Q <span class="token operator">=</span> En <span class="token operator">?</span> D <span class="token punctuation">:</span> Q<span class="token punctuation">;</span>  <span class="token comment">// D-type latch</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">decoderMuxWithAssignment</div></div><div class="canvas-node" data-text-align="center" style="z-index: 27; transform: translate(-5160px, 4400px); width: 260px; height: 60px; --canvas-node-width: 260px; --canvas-node-height: 60px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="DataFlow" dir="auto" class="heading" id="DataFlow_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>DataFlow</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 28; transform: translate(-5460px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="assign_0">assign</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><br>
Signals of type <strong>wire</strong> or a similar <strong>wire</strong>-like <strong>data type</strong> requires the <strong>continuous assignment</strong> of a value. For example, consider an electrical <strong>wire</strong> used to connect pieces on a breadboard. As long as the <strong><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></strong> battery is applied to one end of the <strong>wire</strong>, the component connected to the other end of the <strong>wire</strong> will get the required voltage.</p></div><div class="el-p"><p dir="auto">In <strong>Verilog</strong>, this concept is realized by the <strong>assign statement</strong> where any <strong>wire</strong> or other similar <strong>wire</strong>-like <strong>data-types</strong> can be driven continuously with a value. The value can either be a constant or an <strong>expression</strong> comprising of a group of signals.</p></div><div class="el-h2"><h2 data-heading="Syntax of `assign` Statement" dir="auto" class="heading" id="Syntax_of_`assign`_Statement_0">Syntax of <code>assign</code> Statement</h2></div><div class="el-p"><p dir="auto">The assignment syntax starts with the keyword <code>assign</code> followed by the signal name which can be either a single signal or a <strong>concatenation</strong> of different signal <strong>nets</strong>. The <strong>drive strength</strong> and <strong>delay</strong> are optional and are mostly used for <strong>dataflow modeling</strong> than <strong>synthesizing</strong> into real hardware. The <strong>expression</strong> or signal on the <strong>right hand side (RHS)</strong> is evaluated and assigned to the <strong>net</strong> or <strong>expression</strong> of <strong>nets</strong> on the <strong>left hand side (LHS)</strong>.</p></div><div class="el-p"><p dir="auto"><code>assign &lt;net_expression&gt; = [drive_strength] [delay] &lt;expression of different signals or constant value&gt;</code></p></div><div class="el-p"><p dir="auto"><strong>Delay values</strong> are useful for specifying delays for <strong>gates</strong> and are used to model <strong>timing behavior</strong> in real hardware because the value dictates when the <strong>net</strong> should be assigned with the evaluated value.</p></div><div class="el-h2"><h2 data-heading="Rules for `assign` Statement" dir="auto" class="heading" id="Rules_for_`assign`_Statement_0">Rules for <code>assign</code> Statement</h2></div><div class="el-p"><p dir="auto">There are some rules that need to be followed when using an <strong>assign statement</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>LHS</strong> should always be a <strong>scalar</strong> or <strong>vector net</strong> or a <strong>concatenation</strong> of <strong>scalar</strong> or <strong>vector nets</strong> and never a <strong>scalar</strong> or <strong>vector register</strong>.</li>
<li data-line="1" dir="auto"><strong>RHS</strong> can contain <strong>scalar</strong> or <strong>vector registers</strong> and <strong>function calls</strong>.</li>
<li data-line="2" dir="auto">Whenever any operand on the <strong>RHS</strong> changes in value, <strong>LHS</strong> will be updated with the new value.</li>
<li data-line="3" dir="auto"><strong>assign statements</strong> are also called <strong>continuous assignments</strong> and are always active.</li>
</ul></div><div class="el-h2"><h2 data-heading="Examples of `assign` Statement Usage" dir="auto" class="heading" id="Examples_of_`assign`_Statement_Usage_0">Examples of <code>assign</code> Statement Usage</h2></div><div class="el-p"><p dir="auto">In the following example, a <strong>net</strong> called <code>out</code> is driven continuously by an <strong>expression</strong> of signals. <code>i1</code> and <code>i2</code> with the <strong>logical AND</strong> (<code>&amp;</code>) form the <strong>expression</strong>.</p></div><div class="el-p"><p dir="auto">If the <strong>wires</strong> are instead converted into <strong>ports</strong> and <strong>synthesized</strong>, we will get an <strong>RTL schematic</strong> like the one shown below after <strong>synthesis</strong>.</p></div><div class="el-p"><p dir="auto"><strong>Continuous assignment statements</strong> can be used to represent <strong>combinational gates</strong> in <strong>Verilog</strong>.</p></div><div class="el-h3"><h3 data-heading="Verilog Module Example with `assign`" dir="auto" class="heading" id="Verilog_Module_Example_with_`assign`_0">Verilog Module Example with <code>assign</code></h3></div><div class="el-p"><p dir="auto">The module shown below takes two inputs and uses an <strong>assign statement</strong> to drive the output <code>z</code> using <strong>part-select</strong> and multiple <strong>bit concatenations</strong>. Treat each case as the only code in the module, else many <strong>assign statements</strong> on the same signal will definitely make the output become <strong>X</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x<span class="token punctuation">,</span>		<span class="token comment">// x is a 4-bit vector net</span>
			<span class="token keyword">input</span> y<span class="token punctuation">,</span> 		<span class="token comment">// y is a scalar net (1-bit)</span>
			<span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> z <span class="token punctuation">)</span><span class="token punctuation">;</span> 	<span class="token comment">// z is a 5-bit vector net</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">wire</span> b<span class="token punctuation">;</span>

<span class="token comment">// Assume one of the following assignments are chosen in real design</span>
<span class="token comment">// If x='hC and y='h1 let us see the value of z</span>

<span class="token comment">// Case #1: 4-bits of x and 1 bit of y is concatenated to get a 5-bit net</span>
<span class="token comment">// and is assigned to the 5-bit nets of z. So value of z='b11001 or z='h19</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #2: 4-bits of x and 1 bit of y is concatenated to get a 5-bit net</span>
<span class="token comment">// and is assigned to selected 3-bits of net z. Remaining 2 bits of z remains</span>
<span class="token comment">// undriven and will be high-imp. So value of z='bZ001Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #3: The same statement is used but now bit4 of z is driven with a constant</span>
<span class="token comment">// value of 1. Now z = 'b1001Z because only bit0 remains undriven</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

<span class="token comment">// Case #4: Assume bit3 is driven instead, but now there are two drivers for bit3,</span>
<span class="token comment">// and both are driving the same value of 0. So there should be no contention and</span>
<span class="token comment">// value of z = 'bZ001Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

<span class="token comment">// Case #5: Assume bit3 is instead driven with value 1, so now there are two drivers</span>
<span class="token comment">// with different values, where the first line is driven with the value of X which</span>
<span class="token comment">// at the time is 0 and the second assignment where it is driven with value 1, so</span>
<span class="token comment">// now it becomes unknown which will win. So z='bZX01Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

<span class="token comment">// Case #6: Partial selection of operands on RHS is also possible and say only 2-bits</span>
<span class="token comment">// are chosen from x, then z = 'b00001 because z[4:3] will be driven with 0</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #7: Say we explicitly assign only 3-bits of z and leave remaining unconnected</span>
<span class="token comment">// then z = 'bZZ001</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #8: Same variable can be used multiple times as well and z = 'b00111</span>
<span class="token comment">// 3{y} is the same as {y, y, y}</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">3</span><span class="token operator">{</span>y<span class="token operator">}}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #9: LHS can also be concatenated: a is 2-bit vector and b is scalar</span>
<span class="token comment">// RHS is evaluated to 11001 and LHS is 3-bit wide so first 3 bits from LSB of RHS</span>
<span class="token comment">// will be assigned to LHS. So a = 'b00 and b ='b1</span>
<span class="token keyword">assign</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #10: If we reverse order on LHS keeping RHS same, we get a = 'b01 and b='b0</span>
<span class="token keyword">assign</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="`reg` vs `wire` with `assign`" dir="auto" class="heading" id="`reg`_vs_`wire`_with_`assign`_0"><code>reg</code> vs <code>wire</code> with <code>assign</code></h2></div><div class="el-p"><p dir="auto">It is illegal to drive or assign <strong>reg type variables</strong> with an <strong>assign statement</strong>. This is because a <strong>reg variable</strong> is capable of storing data and does not require to be driven continuously. <strong>reg signals</strong> can only be driven in <strong>procedural blocks</strong> like <code>initial</code> and <code>always</code>.</p></div><div class="el-h2"><h2 data-heading="Explicit vs. Implicit Assignment" dir="auto" class="heading" id="Explicit_vs._Implicit_Assignment_0">Explicit vs. Implicit Assignment</h2></div><div class="el-p"><p dir="auto">When an <strong>assign statement</strong> is used to assign the given <strong>net</strong> with some value, it is called <strong>explicit assignment</strong>. <strong>Verilog</strong> also allows an assignment to be done when the <strong>net</strong> is declared and is called <strong>implicit assignment</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> x <span class="token operator">&amp;</span> y<span class="token punctuation">;</span> 			<span class="token comment">// Explicit assignment</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token operator">=</span> x <span class="token operator">&amp;</span> y<span class="token punctuation">;</span> 	<span class="token comment">// Implicit assignment</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="`assign` Statement for Combinational Logic" dir="auto" class="heading" id="`assign`_Statement_for_Combinational_Logic_0"><code>assign</code> Statement for Combinational Logic</h2></div><div class="el-p"><p dir="auto">Consider the following <strong>digital circuit</strong> made from <strong>combinational gates</strong> and the corresponding <strong>Verilog</strong> code.</p></div><div class="el-p"><p dir="auto"><strong>Combinational logic</strong> requires the inputs to be continuously driven to maintain the output unlike <strong>sequential elements</strong> like <strong>flip-flops</strong> where the value is captured and stored at the edge of a <strong>clock</strong>. So an <strong>assign statement</strong> fits the purpose well because the output <code>o</code> is updated whenever any of the inputs on the <strong>right hand side</strong> change.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// This module takes four inputs and performs a boolean</span>
<span class="token comment">// operation and assigns output to o. The combinational</span>
<span class="token comment">// logic is realized using assign statement.</span>

<span class="token keyword">module</span> combo <span class="token punctuation">(</span>	<span class="token keyword">input</span> 	a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
								<span class="token keyword">output</span>  o<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">assign</span> o <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> c <span class="token operator">^</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">After <strong>design elaboration</strong> and <strong>synthesis</strong>, we do get to see a <strong>combinational circuit</strong> that would behave the same way as modeled by the <strong>assign statement</strong>.</p></div><div class="el-p"><p dir="auto">See that the signal <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> whenever the <strong>combinational expression</strong> on the <strong>RHS</strong> becomes true. Similarly <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> when <strong>RHS</strong> is false. Output <code>o</code> is <strong>X</strong> from <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> because inputs are <strong>X</strong> during the same time.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">assign</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 29; transform: translate(-6400px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="generateExample_0">generateExample</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> RCA <span class="token punctuation">(</span>carry_out<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>  <span class="token keyword">input</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span>  <span class="token keyword">output</span> carry_out<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> carry<span class="token punctuation">;</span>    <span class="token comment">// carry[N] is carry out</span>
    <span class="token keyword">assign</span> carry<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> carry_out <span class="token operator">=</span> carry<span class="token punctuation">[</span>N<span class="token punctuation">]</span><span class="token punctuation">;</span>

    <span class="token keyword">genvar</span> i<span class="token punctuation">;</span>
    <span class="token keyword">generate</span> <span class="token keyword">for</span> <span class="token punctuation">(</span>i<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i<span class="token operator">&lt;</span>N<span class="token punctuation">;</span> i<span class="token operator">++</span><span class="token punctuation">)</span>
        <span class="token keyword">begin</span> <span class="token punctuation">:</span> fa_loop
            <span class="token keyword">wire</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">;</span>
            <span class="token keyword">xor</span> G1 <span class="token punctuation">(</span>t1<span class="token punctuation">,</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> G2 <span class="token punctuation">(</span>sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> t1<span class="token punctuation">,</span> carry<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">and</span> G3 <span class="token punctuation">(</span>t2<span class="token punctuation">,</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> G4 <span class="token punctuation">(</span>t3<span class="token punctuation">,</span> t1<span class="token punctuation">,</span> carry<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">or</span>  G5 <span class="token punctuation">(</span>carry<span class="token punctuation">[</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">generateExample</div></div><div class="canvas-node" style="z-index: 30; transform: translate(-6400px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="generateNaming_0">generateNaming</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Hierarchical Naming in Generate Blocks" dir="auto" class="heading" id="Hierarchical_Naming_in_Generate_Blocks_0">Hierarchical Naming in Generate Blocks</h1></div><div class="el-p"><p dir="auto">When you use <strong>generate blocks</strong> in Verilog, the tool automatically creates <strong>hierarchical names</strong> for all the generated instances. This naming is very important because it helps you identify and access specific instances during simulation, debugging, and synthesis.</p></div><div class="el-h2"><h2 data-heading="How Instance Names Are Formed" dir="auto" class="heading" id="How_Instance_Names_Are_Formed_0">How Instance Names Are Formed</h2></div><div class="el-p"><p dir="auto">Think of hierarchical naming like a <strong>family tree</strong> - each generated instance gets a unique "address" that tells you exactly where it lives in your design.</p></div><div class="el-h2"><h2 data-heading="Basic Naming Pattern" dir="auto" class="heading" id="Basic_Naming_Pattern_0">Basic Naming Pattern</h2></div><div class="el-p"><p dir="auto">The general format is:<br>
<code>text module_name.generate_block_name[index].instance_name</code></p></div><div class="el-p"><p dir="auto">Where:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>module_name</strong>: Your top-level module name</li>
<li data-line="1" dir="auto"><strong>generate_block_name</strong>: The name you give to your generate block (optional)</li>
<li data-line="2" dir="auto"><strong>[index]</strong>: The loop index or condition identifier</li>
<li data-line="3" dir="auto"><strong>instance_name</strong>: The name of the instantiated module</li>
</ul></div><div class="el-h2"><h2 data-heading="Generate For Loop Naming" dir="auto" class="heading" id="Generate_For_Loop_Naming_0">Generate For Loop Naming</h2></div><div class="el-p"><p dir="auto">As shown in the simulation results above, when you create a <strong>generate for loop</strong>, each instance gets an <strong>array-like name</strong> with an index.</p></div><div class="el-h2"><h2 data-heading="Example: XOR Gate Array" dir="auto" class="heading" id="Example_XOR_Gate_Array_0">Example: XOR Gate Array</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xor_array #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">16</span><span class="token punctuation">)</span> <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">genvar</span> i<span class="token punctuation">;</span>
<span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> WIDTH<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> xorlp <span class="token comment">// Named generate block</span>
        xor_gate XG <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>xor_array.xorlp.XG</code> - First XOR gate instance</li>
<li data-line="1" dir="auto"><code>xor_array.xorlp.XG</code> - Second XOR gate instance</li>
<li data-line="2" dir="auto"><code>xor_array.xorlp.XG</code> - Third XOR gate instance</li>
<li data-line="3" dir="auto">... - <code>xor_array.xorlp.XG</code> - Last XOR gate instance</li>
</ul></div><div class="el-h2"><h2 data-heading="Example: Half Adder Array" dir="auto" class="heading" id="Example_Half_Adder_Array_0">Example: Half Adder Array</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> ha_loop
        ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>my_design.ha_loop.u0</code> - First half adder</li>
<li data-line="1" dir="auto"><code>my_design.ha_loop.u0</code> - Second half adder</li>
<li data-line="2" dir="auto"><code>my_design.ha_loop.u0</code> - Third half adder</li>
<li data-line="3" dir="auto">And so on...</li>
</ul></div><div class="el-h2"><h2 data-heading="Generate If-Else Naming" dir="auto" class="heading" id="Generate_If-Else_Naming_0">Generate If-Else Naming</h2></div><div class="el-p"><p dir="auto">For <strong>conditional generation</strong>, the names depend on which condition is <strong>true</strong> during elaboration.</p></div><div class="el-h2"><h2 data-heading="Example: Mux Selection" dir="auto" class="heading" id="Example_Mux_Selection_0">Example: Mux Selection</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">generate</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>USE_CASE<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> case_impl
        mux_case mc <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> assign_impl
        mux_assign ma <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If <code>USE_CASE = 1</code>: <code>my_design.case_impl.mc</code></li>
<li data-line="1" dir="auto">If <code>USE_CASE = 0</code>: <code>my_design.assign_impl.ma</code></li>
</ul></div><div class="el-p"><p dir="auto">Only <strong>one</strong> of these will exist in your final design!</p></div><div class="el-h2"><h2 data-heading="Generate Case Naming" dir="auto" class="heading" id="Generate_Case_Naming_0">Generate Case Naming</h2></div><div class="el-p"><p dir="auto">For <strong>case-based generation</strong>, the name includes the <strong>case label</strong>.</p></div><div class="el-h2"><h2 data-heading="Example: Adder Selection" dir="auto" class="heading" id="Example_Adder_Selection_0">Example: Adder Selection</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">generate</span>
    <span class="token function">case</span><span class="token punctuation">(</span>ADDER_TYPE<span class="token punctuation">)</span>
        <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> half_adder_impl
                ha u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">end</span>
        <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> full_adder_impl
                fa u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">end</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If <code>ADDER_TYPE = 0</code>: <code>my_adder.half_adder_impl.u0</code></li>
<li data-line="1" dir="auto">If <code>ADDER_TYPE = 1</code>: <code>my_adder.full_adder_impl.u1</code></li>
</ul></div><div class="el-h2"><h2 data-heading="Why Named Generate Blocks Matter" dir="auto" class="heading" id="Why_Named_Generate_Blocks_Matter_0">Why Named Generate Blocks Matter</h2></div><div class="el-h3"><h3 data-heading="1. Debugging Made Easy" dir="auto" class="heading" id="1._Debugging_Made_Easy_0">1. Debugging Made Easy</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// You can access specific instances in simulation</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Half adder 2 sum = %b"</span><span class="token punctuation">,</span> my_design<span class="token punctuation">.</span>ha_loop<span class="token punctuation">.</span>u0<span class="token punctuation">.</span>sum<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Waveform Analysis" dir="auto" class="heading" id="2._Waveform_Analysis_0">2. Waveform Analysis</h3></div><div class="el-p"><p dir="auto">In your simulation waveform viewer, you'll see:</p></div><div class="el-pre"><pre><code data-line="0">my_design
├── ha_loop
│   └── u0 (ha instance)
├── ha_loop
│   └── u0 (ha instance)
└── ha_loop
    └── u0 (ha instance)
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Synthesis Reports" dir="auto" class="heading" id="3._Synthesis_Reports_0">3. Synthesis Reports</h3></div><div class="el-p"><p dir="auto">The synthesis tool will report timing and area for each instance:</p></div><div class="el-pre"><pre><code data-line="0">Instance: my_design.ha_loop.u0 - Area: 2.5 units
Instance: my_design.ha_loop.u0 - Area: 2.5 units
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Best Practices for Naming" dir="auto" class="heading" id="Best_Practices_for_Naming_0">Best Practices for Naming</h2></div><div class="el-h3"><h3 data-heading="1. Always Use Named Generate Blocks" dir="auto" class="heading" id="1._Always_Use_Named_Generate_Blocks_0">1. Always Use Named Generate Blocks</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good - Named block</span>
<span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> adder_array
        ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>

<span class="token comment">// Bad - Unnamed block (tools will auto-generate confusing names)</span>
<span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Use Descriptive Names" dir="auto" class="heading" id="2._Use_Descriptive_Names_0">2. Use Descriptive Names</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good names</span>
<span class="token keyword">begin</span> <span class="token punctuation">:</span> multiplier_array
<span class="token keyword">begin</span> <span class="token punctuation">:</span> ram_bank_selector
<span class="token keyword">begin</span> <span class="token punctuation">:</span> clock_divider_chain

<span class="token comment">// Poor names</span>
<span class="token keyword">begin</span> <span class="token punctuation">:</span> blk1
<span class="token keyword">begin</span> <span class="token punctuation">:</span> gen_stuff
<span class="token keyword">begin</span> <span class="token punctuation">:</span> loop1
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Consistent Naming Convention" dir="auto" class="heading" id="3._Consistent_Naming_Convention_0">3. Consistent Naming Convention</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Use consistent patterns</span>
<span class="token keyword">begin</span> <span class="token punctuation">:</span> alu_stage<span class="token punctuation">[</span>i<span class="token punctuation">]</span>_impl
<span class="token keyword">begin</span> <span class="token punctuation">:</span> cache_line<span class="token punctuation">[</span>i<span class="token punctuation">]</span>_ctrl
<span class="token keyword">begin</span> <span class="token punctuation">:</span> pipe_stage<span class="token punctuation">[</span>i<span class="token punctuation">]</span>_reg
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This hierarchical naming system makes your <strong>generate blocks</strong> much easier to understand, debug, and maintain. Think of it as giving each generated component a <strong>unique postal address</strong> in your design!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">generateNaming</div></div><div class="canvas-node" style="z-index: 31; transform: translate(-7000px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="switchLevel_0">switchLevel</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Switch Level Modeling in Verilog" dir="auto" class="heading" id="Switch_Level_Modeling_in_Verilog_0">Switch Level Modeling in Verilog</h1></div><div class="el-p"><p dir="auto">Switch level modeling in Verilog provides a <strong>fundamental approach to modeling digital circuits at the transistor level</strong>. It forms a crucial abstraction layer between the logic level and analog-transistor levels of circuit description.</p></div><div class="el-h2"><h2 data-heading="What is Switch Level Modeling?" dir="auto" class="heading" id="What_is_Switch_Level_Modeling?_0">What is Switch Level Modeling?</h2></div><div class="el-p"><p dir="auto">Switch level modeling describes digital circuits using <strong>transmission gates which are abstractions of individual MOS and CMOS transistors</strong>. At this level, transistors are modeled as simple on-off switches that can either conduct or not conduct. The switches are available as primitives in Verilog and are central to design description at this level.</p></div><div class="el-h2"><h2 data-heading="MOS Switch Primitives" dir="auto" class="heading" id="MOS_Switch_Primitives_0">MOS Switch Primitives</h2></div><div class="el-h3"><h3 data-heading="Basic MOS Switches" dir="auto" class="heading" id="Basic_MOS_Switches_0">Basic MOS Switches</h3></div><div class="el-p"><p dir="auto">Verilog provides several primitive switches for modeling MOS transistors:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>NMOS and PMOS Switches:</strong>
<ul>
<li data-line="1" dir="auto"><code>nmos</code> - models NMOS transistors</li>
<li data-line="2" dir="auto"><code>pmos</code> - models PMOS transistors</li>
<li data-line="3" dir="auto"><code>cmos</code> - models complementary MOS switches</li>
</ul>
</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Syntax for instantiation:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">nmos</span> <span class="token function">n1</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// instantiate NMOS switch</span>
<span class="token keyword">pmos</span> <span class="token function">p1</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// instantiate PMOS switch</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The instance name is optional for switch primitives:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">nmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// no instance name required</span>
<span class="token keyword">pmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// no instance name required</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Switch Operation" dir="auto" class="heading" id="Switch_Operation_0">Switch Operation</h3></div><div class="el-p"><p dir="auto"><strong>NMOS Switch Behavior:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">When control signal = 1, the switch conducts</li>
<li data-line="1" dir="auto">When control signal = 0, output has high impedance (Z state)</li>
</ul></div><div class="el-p"><p dir="auto"><strong>PMOS Switch Behavior:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">When control signal = 0, the switch conducts</li>
<li data-line="1" dir="auto">When control signal = 1, output has high impedance</li>
</ul></div><div class="el-h3"><h3 data-heading="Resistive Switches" dir="auto" class="heading" id="Resistive_Switches_0">Resistive Switches</h3></div><div class="el-p"><p dir="auto">Verilog also provides resistive counterparts of the basic switches:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>rnmos</code> - resistive NMOS</li>
<li data-line="1" dir="auto"><code>rpmos</code> - resistive PMOS</li>
<li data-line="2" dir="auto"><code>rcmos</code> - resistive CMOS</li>
</ul></div><div class="el-h3"><h3 data-heading="Bidirectional Switches" dir="auto" class="heading" id="Bidirectional_Switches_0">Bidirectional Switches</h3></div><div class="el-p"><p dir="auto">Switch level modeling includes <strong>bidirectional switches that can transmit signals in either direction</strong>. These switches connect nets on either side when on and isolate them when off.</p></div><div class="el-h3"><h3 data-heading="Types of Bidirectional Switches" dir="auto" class="heading" id="Types_of_Bidirectional_Switches_0">Types of Bidirectional Switches</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong><code>tran</code></strong> - Simple bidirectional connection
<pre class="language-verilog" tabindex="0"><code data-line="1" class="language-verilog is-loaded"><span class="token function">tran</span><span class="token punctuation">(</span>s1<span class="token punctuation">,</span> s2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// connects signals s1 and s2 directly</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
</li>
<li data-line="4" dir="auto"><strong><code>tranif1</code></strong> - Bidirectional switch controlled by a signal
<pre class="language-verilog" tabindex="0"><code data-line="5" class="language-verilog is-loaded"><span class="token function">tranif1</span><span class="token punctuation">(</span>s1<span class="token punctuation">,</span> s2<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// connects when control = 1</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
</li>
<li data-line="8" dir="auto"><strong><code>tranif0</code></strong> - Bidirectional switch with inverse control
<pre class="language-verilog" tabindex="0"><code data-line="9" class="language-verilog is-loaded"><span class="token function">tranif0</span><span class="token punctuation">(</span>s1<span class="token punctuation">,</span> s2<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// connects when control = 0</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
</li>
<li data-line="12" dir="auto"><strong>Resistive versions:</strong> <code>rtran</code>, <code>rtranif1</code>, <code>rtranif0</code></li>
</ol></div><div class="el-h2"><h2 data-heading="Power Supply Modeling" dir="auto" class="heading" id="Power_Supply_Modeling_0">Power Supply Modeling</h2></div><div class="el-p"><p dir="auto">In switch level modeling, <strong>power and ground sources must be defined</strong> to provide supply to the signals:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">supply1</span> pwr<span class="token punctuation">;</span> <span class="token comment">// power supply (Vcc)</span>
<span class="token keyword">supply0</span> gnd<span class="token punctuation">;</span> <span class="token comment">// ground (GND)</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Signal Strengths" dir="auto" class="heading" id="Signal_Strengths_0">Signal Strengths</h2></div><div class="el-p"><p dir="auto">Verilog uses a <strong>signal strength system</strong> where different driving strengths are assigned to outputs. When multiple drivers with different strengths drive the same net, the strongest driver determines the final output value. Common strength levels include:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>supply1/supply0</code> - highest strength</li>
<li data-line="1" dir="auto"><code>strong1/strong0</code> - strong drive</li>
<li data-line="2" dir="auto"><code>pull1/pull0</code> - pull strength</li>
<li data-line="3" dir="auto"><code>weak1/weak0</code> - weak drive</li>
</ul></div><div class="el-h2"><h2 data-heading="Timing and Delays" dir="auto" class="heading" id="Timing_and_Delays_0">Timing and Delays</h2></div><div class="el-p"><p dir="auto"><strong>Delays can be specified for switch primitives</strong> to model propagation times:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token function">nmos</span><span class="token punctuation">(</span>delay_r<span class="token punctuation">,</span> delay_f<span class="token punctuation">,</span> delay_o<span class="token punctuation">)</span> <span class="token function">g4</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> in<span class="token punctuation">,</span> ctrl<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Where:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>delay_r</code> - rise time delay</li>
<li data-line="1" dir="auto"><code>delay_f</code> - fall time delay</li>
<li data-line="2" dir="auto"><code>delay_o</code> - turn-off delay</li>
</ul></div><div class="el-p"><p dir="auto">For bidirectional switches:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token function">tranif1</span><span class="token punctuation">(</span>delay_r<span class="token punctuation">,</span> delay_f<span class="token punctuation">)</span> <span class="token function">g5</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> in<span class="token punctuation">,</span> ctrl<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Example: CMOS NOR Gate" dir="auto" class="heading" id="Practical_Example_CMOS_NOR_Gate_0">Practical Example: CMOS NOR Gate</h2></div><div class="el-p"><p dir="auto">Here's how to implement a <strong>CMOS NOR gate using switch level modeling</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">my_nor</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> out<span class="token punctuation">;</span>
  <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> c<span class="token punctuation">;</span>
  <span class="token comment">// Power and ground</span>
  <span class="token keyword">supply1</span> pwr<span class="token punctuation">;</span> <span class="token comment">// Vdd</span>
  <span class="token keyword">supply0</span> gnd<span class="token punctuation">;</span> <span class="token comment">// Vss</span>
  <span class="token comment">// PMOS switches (pull-up network)</span>
  <span class="token keyword">pmos</span> <span class="token punctuation">(</span>c<span class="token punctuation">,</span> pwr<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">pmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> c<span class="token punctuation">,</span> a<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token comment">// NMOS switches (pull-down network)</span>
  <span class="token keyword">nmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> gnd<span class="token punctuation">,</span> a<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> gnd<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Applications and Usage" dir="auto" class="heading" id="Applications_and_Usage_0">Applications and Usage</h2></div><div class="el-p"><p dir="auto">Switch level modeling is particularly useful for:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Low-level circuit design</strong> where transistor-level control is needed</li>
<li data-line="1" dir="auto"><strong>Custom digital circuit implementation</strong> using MOS technology</li>
<li data-line="2" dir="auto"><strong>Educational purposes</strong> to understand transistor behavior</li>
<li data-line="3" dir="auto"><strong>Verification of logic gates</strong> at the transistor level</li>
</ul></div><div class="el-h2"><h2 data-heading="Advantages and Limitations" dir="auto" class="heading" id="Advantages_and_Limitations_0">Advantages and Limitations</h2></div><div class="el-p"><p dir="auto"><strong>Advantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Provides direct control over transistor-level behavior</li>
<li data-line="1" dir="auto">Allows modeling of complex switching circuits</li>
<li data-line="2" dir="auto">Supports both unidirectional and bidirectional data flow</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Limitations:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Higher complexity</strong> compared to gate-level modeling</li>
<li data-line="1" dir="auto">Less commonly used in modern design due to increased circuit complexity</li>
<li data-line="2" dir="auto">Requires deeper understanding of transistor operation</li>
</ul></div><div class="el-p"><p dir="auto">Switch level modeling in Verilog offers a powerful way to describe digital circuits at the transistor level while maintaining the abstraction necessary for practical design work. It bridges the gap between high-level logic description and detailed analog circuit modeling.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">switchLevel</div></div><div class="canvas-node" style="z-index: 32; transform: translate(-8220px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="logicVal_0">logicVal</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Logic Value Handling in Verilog Gates" dir="auto" class="heading" id="Logic_Value_Handling_in_Verilog_Gates_0">Logic Value Handling in Verilog Gates</h1></div><div class="el-h3"><h3 data-heading="Why Does This Matter?" dir="auto" class="heading" id="Why_Does_This_Matter?_0">Why Does This Matter?</h3></div><div class="el-p"><p dir="auto">Digital circuits (and simulations in Verilog) don't only use <code>0</code> and <code>1</code>. Sometimes, signals can be in unknown (<code>x</code>) or high-impedance (<code>z</code>) states. Understanding how gates react to these is essential for correct design and debugging!</p></div><div class="el-h3"><h3 data-heading="The Four Logic States" dir="auto" class="heading" id="The_Four_Logic_States_0">The Four Logic States</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>0</code> (logic low)</li>
<li data-line="1" dir="auto"><code>1</code> (logic high)</li>
<li data-line="2" dir="auto"><code>x</code> (unknown – could be <code>0</code> or <code>1</code>; used for uninitialized, conflicting, or uncertain signals)</li>
<li data-line="3" dir="auto"><code>z</code> (high impedance – "disconnected," like an unconnected wire)</li>
</ul></div><div class="el-h3"><h3 data-heading="How Primitive Gates React: Truth Table" dir="auto" class="heading" id="How_Primitive_Gates_React_Truth_Table_0">How Primitive Gates React: Truth Table</h3></div><div class="el-p"><p dir="auto">Here's a table showing how some basic gates deal with all these values:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Input 1</th>
<th dir="ltr">Input 2</th>
<th dir="ltr">AND Output</th>
<th dir="ltr">OR Output</th>
<th dir="ltr">XOR Output</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
</tbody>
</table></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>x</code> Propagation:</strong> Many gates will output <code>x</code> if any input is <code>x</code> or <code>z</code> (especially if it’s possible for the real result to be ambiguous).</li>
<li data-line="1" dir="auto"><strong><code>z</code> Handling:</strong> A <code>z</code> (high impedance) input behaves much like <code>x</code> for logical calculation purposes in gates. The output could become <code>x</code> since it’s not a strong logic level.</li>
</ul></div><div class="el-h3"><h3 data-heading="AND Gate Example" dir="auto" class="heading" id="AND_Gate_Example_0">AND Gate Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> y<span class="token punctuation">;</span>
<span class="token keyword">and</span> g1 <span class="token punctuation">(</span>y<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment">// If a = 1, b = x -&gt; y = x</span>
<span class="token comment">// If a = 0, b = x -&gt; y = 0</span>
<span class="token comment">// If a = 1, b = z -&gt; y = x</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="OR Gate Example" dir="auto" class="heading" id="OR_Gate_Example_0">OR Gate Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> y<span class="token punctuation">;</span>
<span class="token keyword">or</span> g2 <span class="token punctuation">(</span>y<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment">// If a = 1, b = z -&gt; y = 1</span>
<span class="token comment">// If a = 0, b = z -&gt; y = x</span>
<span class="token comment">// If a = x, b = z -&gt; y = x</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Why This Happens?" dir="auto" class="heading" id="Why_This_Happens?_0">Why This Happens?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If <strong>any input is ambiguous</strong> (<code>x</code> or <code>z</code>), and the <em>output cannot be determined</em> for sure, the gate outputs <code>x</code>.</li>
<li data-line="1" dir="auto">This helps simulate real-life chip behavior, where uncertain wiring leads to uncertain logic.</li>
</ul></div><div class="el-h3"><h3 data-heading="Simple Summary of the Rules" dir="auto" class="heading" id="Simple_Summary_of_the_Rules_0">Simple Summary of the Rules</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Zero dominates AND gates.</strong> If any input is <code>0</code>, AND output is <code>0</code>—even if others are <code>x</code>.</li>
<li data-line="1" dir="auto"><strong>One dominates OR gates.</strong> If any input is <code>1</code>, OR output is <code>1</code>—even if others are <code>x</code>.</li>
<li data-line="2" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>For <code>x</code> and <code>z</code>:</strong>
<ul>
<li data-line="3" dir="auto">If the result can’t be decided, the output is <code>x</code> (unknown).</li>
<li data-line="4" dir="auto">High-impedance (<code>z</code>) usually causes the output to be <code>x</code>.</li>
</ul>
</li>
</ul></div><div class="el-h3"><h3 data-heading="Test It Yourself in Simulation" dir="auto" class="heading" id="Test_It_Yourself_in_Simulation_0">Test It Yourself in Simulation</h3></div><div class="el-p"><p dir="auto">To see how gates respond, you can simulate a code like this:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> logic_values_demo<span class="token punctuation">;</span>
<span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">wire</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">;</span>
<span class="token keyword">and</span> u1 <span class="token punctuation">(</span>and_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">or</span> u2 <span class="token punctuation">(</span>or_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">xor</span> u3 <span class="token punctuation">(</span>xor_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
a <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">1'bx</span><span class="token punctuation">;</span>
<span class="token number">#1</span><span class="token punctuation">;</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a=0 b=x : and=%b or=%b xor=%b"</span><span class="token punctuation">,</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">1'bz</span><span class="token punctuation">;</span>
<span class="token number">#1</span><span class="token punctuation">;</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a=1 b=z : and=%b or=%b xor=%b"</span><span class="token punctuation">,</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">1'bx</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">1'bz</span><span class="token punctuation">;</span>
<span class="token number">#1</span><span class="token punctuation">;</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a=x b=z : and=%b or=%b xor=%b"</span><span class="token punctuation">,</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Try running this in your simulator—and check the outputs!</strong></p></div><div class="el-h3"><h3 data-heading="Key Word Explained: `x` (Unknown), `z` (High-Z)" dir="auto" class="heading" id="Key_Word_Explained_`x`_(Unknown),_`z`_(High-Z)_0">Key Word Explained: <code>x</code> (Unknown), <code>z</code> (High-Z)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>x</code>:</strong> "I don’t know this signal’s value."</li>
<li data-line="1" dir="auto"><strong><code>z</code>:</strong> "This wire is not driving anything (floating)."</li>
<li data-line="2" dir="auto"><strong>Why useful?</strong> They help catch bugs early by revealing unintended or incomplete designs in simulation.</li>
</ul></div><div class="el-p"><p dir="auto">If you need more truth tables or have questions about any gate or value, let me know—I'm here to teach!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">logicVal</div></div><div class="canvas-node" style="z-index: 33; transform: translate(-7780px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Gates_0">Gates</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h2"><h2 data-heading="How to Use Primitive Gates - Single Line Examples" dir="auto" class="heading" id="How_to_Use_Primitive_Gates_-_Single_Line_Examples_0">How to Use Primitive Gates - Single Line Examples</h2></div><div class="el-p"><p dir="auto">Let me show you <strong>simple, practical examples</strong> of how to use each primitive gate in real Verilog code. Think of these as the "building blocks" you can copy and use immediately.</p></div><div class="el-h2"><h2 data-heading="And/Or Gate Examples (Simple One-Liners)" dir="auto" class="heading" id="And/Or_Gate_Examples_(Simple_One-Liners)_0">And/Or Gate Examples (Simple One-Liners)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Basic AND gate - output is 1 only when ALL inputs are 1</span>
<span class="token keyword">and</span> <span class="token function">gate1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// 3-input AND gate - you can have as many inputs as needed</span>
<span class="token keyword">and</span> <span class="token function">gate2</span><span class="token punctuation">(</span>result<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// OR gate - output is 1 when ANY input is 1</span>
<span class="token keyword">or</span> <span class="token function">gate3</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_x<span class="token punctuation">,</span> input_y<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NAND gate - opposite of AND (output is 0 only when all inputs are 1)</span>
<span class="token keyword">nand</span> <span class="token function">gate4</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NOR gate - opposite of OR (output is 1 only when all inputs are 0)</span>
<span class="token keyword">nor</span> <span class="token function">gate5</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// XOR gate - output is 1 when inputs are different</span>
<span class="token keyword">xor</span> <span class="token function">gate6</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// XNOR gate - output is 1 when inputs are same</span>
<span class="token keyword">xnor</span> <span class="token function">gate7</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Buf/Not Gate Examples (Buffer and Inverter)" dir="auto" class="heading" id="Buf/Not_Gate_Examples_(Buffer_and_Inverter)_0">Buf/Not Gate Examples (Buffer and Inverter)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Buffer - simply passes input to output (like a wire with delay)</span>
<span class="token keyword">buf</span> <span class="token function">buffer1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Buffer with multiple outputs - same input goes to many outputs</span>
<span class="token keyword">buf</span> <span class="token function">buffer2</span><span class="token punctuation">(</span>out1<span class="token punctuation">,</span> out2<span class="token punctuation">,</span> out3<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NOT gate - inverts the input (0 becomes 1, 1 becomes 0)</span>
<span class="token keyword">not</span> <span class="token function">inverter1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NOT gate with multiple outputs - all outputs are inverted input</span>
<span class="token keyword">not</span> <span class="token function">inverter2</span><span class="token punctuation">(</span>out1<span class="token punctuation">,</span> out2<span class="token punctuation">,</span> out3<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Tristate Gate Examples (Enable/Disable Control)" dir="auto" class="heading" id="Tristate_Gate_Examples_(Enable/Disable_Control)_0">Tristate Gate Examples (Enable/Disable Control)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Tristate buffer - output follows input when enable=1, otherwise high-Z</span>
<span class="token keyword">bufif1</span> <span class="token function">tri_buf1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Tristate buffer - output follows input when enable=0, otherwise high-Z</span>
<span class="token keyword">bufif0</span> <span class="token function">tri_buf2</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable_n<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Tristate inverter - output is inverted input when enable=1, otherwise high-Z</span>
<span class="token keyword">notif1</span> <span class="token function">tri_inv1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Tristate inverter - output is inverted input when enable=0, otherwise high-Z</span>
<span class="token keyword">notif0</span> <span class="token function">tri_inv2</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable_n<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="With Delays (For Simulation)" dir="auto" class="heading" id="With_Delays_(For_Simulation)_0">With Delays (For Simulation)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// AND gate with 5 time unit delay</span>
<span class="token keyword">and</span> <span class="token number">#5</span> <span class="token function">delayed_and</span><span class="token punctuation">(</span>output_sig<span class="token punctuation">,</span> in_a<span class="token punctuation">,</span> in_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NAND gate with different rise/fall delays</span>
<span class="token keyword">nand</span> #<span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">,</span> <span class="token number">2</span><span class="token punctuation">)</span> <span class="token function">timing_nand</span><span class="token punctuation">(</span>output_sig<span class="token punctuation">,</span> in_a<span class="token punctuation">,</span> in_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Buffer with minimum:typical:maximum delays</span>
<span class="token keyword">buf</span> #<span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">)</span> <span class="token function">timing_buf</span><span class="token punctuation">(</span>output_sig<span class="token punctuation">,</span> input_sig<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Array Instantiation Examples" dir="auto" class="heading" id="Array_Instantiation_Examples_0">Array Instantiation Examples</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Create 8 AND gates at once for 8-bit operation</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">,</span> data_a<span class="token punctuation">,</span> data_b<span class="token punctuation">;</span>
<span class="token keyword">and</span> and_array<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">(</span>result<span class="token punctuation">,</span> data_a<span class="token punctuation">,</span> data_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Create 4 NOT gates for 4-bit inversion</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> inverted_data<span class="token punctuation">,</span> original_data<span class="token punctuation">;</span>
<span class="token keyword">not</span> inv_array<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">(</span>inverted_data<span class="token punctuation">,</span> original_data<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Complete Examples: All Three Modeling Levels" dir="auto" class="heading" id="Complete_Examples_All_Three_Modeling_Levels_0">Complete Examples: All Three Modeling Levels</h2></div><div class="el-h2"><h2 data-heading="Gate Level Implementation" dir="auto" class="heading" id="Gate_Level_Implementation_0">Gate Level Implementation</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">full_adder_gates</span><span class="token punctuation">(</span><span class="token keyword">output</span> sum<span class="token punctuation">,</span> carry_out<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> w1<span class="token punctuation">,</span> w2<span class="token punctuation">,</span> w3<span class="token punctuation">;</span>
    <span class="token comment">// Using primitive gates only</span>
    <span class="token keyword">xor</span> <span class="token function">gate1</span><span class="token punctuation">(</span>w1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>        <span class="token comment">// First XOR</span>
    <span class="token keyword">xor</span> <span class="token function">gate2</span><span class="token punctuation">(</span>sum<span class="token punctuation">,</span> w1<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Second XOR for sum</span>
    <span class="token keyword">and</span> <span class="token function">gate3</span><span class="token punctuation">(</span>w2<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>        <span class="token comment">// AND for carry</span>
    <span class="token keyword">and</span> <span class="token function">gate4</span><span class="token punctuation">(</span>w3<span class="token punctuation">,</span> w1<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// AND for carry</span>
    <span class="token keyword">or</span> <span class="token function">gate5</span><span class="token punctuation">(</span>carry_out<span class="token punctuation">,</span> w2<span class="token punctuation">,</span> w3<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// OR for final carry</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Dataflow Level Implementation" dir="auto" class="heading" id="Dataflow_Level_Implementation_0">Dataflow Level Implementation</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">full_adder_dataflow</span><span class="token punctuation">(</span><span class="token keyword">output</span> sum<span class="token punctuation">,</span> carry_out<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Using continuous assignment</span>
    <span class="token keyword">assign</span> sum <span class="token operator">=</span> a <span class="token operator">^</span> b <span class="token operator">^</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> carry_out <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>carry_in <span class="token operator">&amp;</span> <span class="token punctuation">(</span>a <span class="token operator">^</span> b<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Behavioral Level Implementation" dir="auto" class="heading" id="Behavioral_Level_Implementation_0">Behavioral Level Implementation</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">full_adder_behavioral</span><span class="token punctuation">(</span><span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> carry_out<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Using always block</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> carry_in<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token operator">{</span>carry_out<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b <span class="token operator">+</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Key Points in Simple Language" dir="auto" class="heading" id="Key_Points_in_Simple_Language_0">Key Points in Simple Language</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Keyword</th>
<th dir="ltr">What It Does</th>
<th dir="ltr">Remember This</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><code>and</code></td>
<td dir="ltr">All inputs must be 1 for output to be 1</td>
<td dir="ltr">"<strong>All</strong> must be true"</td>
</tr>
<tr>
<td dir="ltr"><code>or</code></td>
<td dir="ltr">Any input can be 1 for output to be 1</td>
<td dir="ltr">"<strong>Any</strong> can be true"</td>
</tr>
<tr>
<td dir="ltr"><code>not</code></td>
<td dir="ltr">Flips the input (0→1, 1→0)</td>
<td dir="ltr">"<strong>Opposite</strong> of input"</td>
</tr>
<tr>
<td dir="ltr"><code>nand</code></td>
<td dir="ltr">Opposite of AND gate</td>
<td dir="ltr">"<strong>Not</strong> AND"</td>
</tr>
<tr>
<td dir="ltr"><code>xor</code></td>
<td dir="ltr">Output is 1 when inputs are different</td>
<td dir="ltr">"<strong>Different</strong> inputs"</td>
</tr>
<tr>
<td dir="ltr"><code>bufif1</code></td>
<td dir="ltr">Acts like wire when control=1, disconnected otherwise</td>
<td dir="ltr">"<strong>Buffer</strong> <strong>if</strong> control is <strong>1</strong>"</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="When to Use Each Level" dir="auto" class="heading" id="When_to_Use_Each_Level_0">When to Use Each Level</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Gate Level</strong>: When you need exact control over hardware implementation</li>
<li data-line="1" dir="auto"><strong>Dataflow Level</strong>: When you want to describe logic equations simply</li>
<li data-line="2" dir="auto"><strong>Behavioral Level</strong>: When you want to describe what the circuit should do, not how</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Quick Tip</strong>: Start with behavioral level for functionality, then move to gate level for optimization!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Gates</div></div><div class="canvas-node" style="z-index: 34; transform: translate(-7000px, 5120px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Gate Switch/udp.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Gate Switch/udp.md</span></div></div><div class="canvas-node" data-text-align="center" style="z-index: 35; transform: translate(-7520px, 4400px); width: 400px; height: 80px; --canvas-node-width: 400px; --canvas-node-height: 80px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Gate Level / Switch Level" dir="auto" class="heading" id="Gate_Level_/_Switch_Level_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Gate Level / Switch Level</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 51; transform: translate(-1220px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Data Type &amp; Operations/Scalar vs. Vector.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Data Type &amp; Operations/Scalar vs. Vector.md</span></div></div><div class="canvas-node" style="z-index: 68; transform: translate(-1700px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Arrays_in_Verilog_0">Arrays in Verilog</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Arrays in Verilog</div></div><div class="canvas-node" style="z-index: 69; transform: translate(-1700px, 1440px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Memory_Waste_0">Memory Waste</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Memory Waste</div></div><div class="canvas-node" style="z-index: 42; transform: translate(1480px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="datapath&amp;controller2_0">datapath&amp;controller2</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Datapath and Controller Design (Part 2) - Lecture Notes" dir="auto" class="heading" id="Datapath_and_Controller_Design_(Part_2)_-_Lecture_Notes_0">Datapath and Controller Design (Part 2) - Lecture Notes</h1></div><div class="el-h2"><h2 data-heading="Improved FSM Coding Style" dir="auto" class="heading" id="Improved_FSM_Coding_Style_0">Improved FSM Coding Style</h2></div><div class="el-h3"><h3 data-heading="Previous Approach vs. Better Approach" dir="auto" class="heading" id="Previous_Approach_vs._Better_Approach_0">Previous Approach vs. Better Approach</h3></div><div class="el-p"><p dir="auto"><strong>Previous Style</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Single <code>always</code> block activated by clock edge</li>
<li data-line="1" dir="auto">Both state change AND next state computation performed in same block</li>
<li data-line="2" dir="auto">Mixed sequential and combinational logic</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Better Recommended Style</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Clock-triggered block</strong>: Only handles state transitions</li>
<li data-line="1" dir="auto"><strong>Separate combinational block</strong>: Computes next state using blocking assignments</li>
<li data-line="2" dir="auto"><strong>Third block</strong>: Generates control signals for datapath</li>
<li data-line="3" dir="auto">Cleaner separation of concerns and better synthesis results</li>
</ul></div><div class="el-h2"><h2 data-heading="Example 2: GCD Computation Using Repeated Subtraction" dir="auto" class="heading" id="Example_2_GCD_Computation_Using_Repeated_Subtraction_0">Example 2: GCD Computation Using Repeated Subtraction</h2></div><div class="el-h3"><h3 data-heading="Algorithm Overview" dir="auto" class="heading" id="Algorithm_Overview_0">Algorithm Overview</h3></div><div class="el-p"><p dir="auto"><strong>GCD Algorithm using Repeated Subtraction</strong>:</p></div><div class="el-pre"><pre><code data-line="0">START
Read A, B
While A ≠ B:
    If A &lt; B: B = B - A
    If A &gt; B: A = A - B
    If A = B: Output A (GCD found)
STOP
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Example</strong>: GCD(143, 78)</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="4" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="5" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="6" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle></mjx-math></mjx-container></span> <strong>GCD = 13</strong></li>
</ul></div><div class="el-h2"><h2 data-heading="Datapath Architecture" dir="auto" class="heading" id="Datapath_Architecture_0">Datapath Architecture</h2></div><div class="el-h3"><h3 data-heading="Required Components" dir="auto" class="heading" id="Required_Components_0">Required Components</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>2 Registers</strong>: A and B for storing numbers</li>
<li data-line="1" dir="auto"><strong>1 Subtractor</strong>: for A-B or B-A operations</li>
<li data-line="2" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>3 Multiplexers</strong>:
<ul>
<li data-line="3" dir="auto">MUX1: Select between Aout/Bout for X input</li>
<li data-line="4" dir="auto">MUX2: Select between Aout/Bout for Y input</li>
<li data-line="5" dir="auto">MUX3: Select between SubOut/data_in for Bus</li>
</ul>
</li>
<li data-line="6" dir="auto"><strong>1 Comparator</strong>: Generate LT, GT, EQ status signals</li>
</ul></div><div class="el-h3"><h3 data-heading="Control Signals" dir="auto" class="heading" id="Control_Signals_0">Control Signals</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>LdA</code>, <code>LdB</code>: Load controls for registers A and B</li>
<li data-line="1" dir="auto"><code>sel1</code>, <code>sel2</code>: Select inputs for subtractor multiplexers</li>
<li data-line="2" dir="auto"><code>sel_in</code>: Select between external data and subtractor output</li>
</ul></div><div class="el-h3"><h3 data-heading="Status Signals" dir="auto" class="heading" id="Status_Signals_0">Status Signals</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>lt</code>: A &lt; B</li>
<li data-line="1" dir="auto"><code>gt</code>: A &gt; B</li>
<li data-line="2" dir="auto"><code>eq</code>: A = B</li>
</ul></div><div class="el-h2"><h2 data-heading="Complete Verilog Implementation" dir="auto" class="heading" id="Complete_Verilog_Implementation_0">Complete Verilog Implementation</h2></div><div class="el-h3"><h3 data-heading="1. GCD Datapath Module" dir="auto" class="heading" id="1._GCD_Datapath_Module_0">1. GCD Datapath Module</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> GCD_datapath <span class="token punctuation">(</span>gt<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> clk<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">output</span> gt<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> eq<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">,</span> X<span class="token punctuation">,</span> Y<span class="token punctuation">,</span> Bus<span class="token punctuation">,</span> SubOut<span class="token punctuation">;</span>
  PIPO A <span class="token punctuation">(</span>Aout<span class="token punctuation">,</span> Bus<span class="token punctuation">,</span> ldA<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  PIPO B <span class="token punctuation">(</span>Bout<span class="token punctuation">,</span> Bus<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  MUX MUX_in1 <span class="token punctuation">(</span>X<span class="token punctuation">,</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">,</span> sel1<span class="token punctuation">)</span><span class="token punctuation">;</span>
  MUX MUX_in2 <span class="token punctuation">(</span>Y<span class="token punctuation">,</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">,</span> sel2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  MUX MUX_load <span class="token punctuation">(</span>Bus<span class="token punctuation">,</span> SubOut<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> sel_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
  SUB SB <span class="token punctuation">(</span>SubOut<span class="token punctuation">,</span> X<span class="token punctuation">,</span> Y<span class="token punctuation">)</span><span class="token punctuation">;</span>
  COMPARE COMP <span class="token punctuation">(</span>lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Component Modules" dir="auto" class="heading" id="2._Component_Modules_0">2. Component Modules</h3></div><div class="el-h4"><h4 data-heading="Register Module (PIPO)" dir="auto" class="heading" id="Register_Module_(PIPO)_0">Register Module (PIPO)</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> PIPO <span class="token punctuation">(</span>data_out<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> load<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">input</span> load<span class="token punctuation">,</span> clk<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_out<span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>load<span class="token punctuation">)</span> data_out <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Subtractor Module" dir="auto" class="heading" id="Subtractor_Module_0">Subtractor Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> SUB <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
  <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span>
    out <span class="token operator">=</span> in1 <span class="token operator">-</span> in2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Comparator Module" dir="auto" class="heading" id="Comparator_Module_0">Comparator Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> COMPARE <span class="token punctuation">(</span>lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> data1<span class="token punctuation">,</span> data2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data1<span class="token punctuation">,</span> data2<span class="token punctuation">;</span>
  <span class="token keyword">output</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> lt <span class="token operator">=</span> data1 <span class="token operator">&lt;</span> data2<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> gt <span class="token operator">=</span> data1 <span class="token operator">&gt;</span> data2<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> eq <span class="token operator">=</span> data1 <span class="token operator">==</span> data2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Multiplexer Module" dir="auto" class="heading" id="Multiplexer_Module_0">Multiplexer Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> MUX <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in0<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in0<span class="token punctuation">,</span> in1<span class="token punctuation">;</span>
  <span class="token keyword">input</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> out <span class="token operator">=</span> sel <span class="token operator">?</span> in1 <span class="token punctuation">:</span> in0<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. FSM Controller - Original Style" dir="auto" class="heading" id="3._FSM_Controller_-_Original_Style_0">3. FSM Controller - Original Style</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> controller <span class="token punctuation">(</span>ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> done<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> start<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> clk<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> start<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> done<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> S0<span class="token operator">=</span><span class="token number">3'b000</span><span class="token punctuation">,</span> S1<span class="token operator">=</span><span class="token number">3'b001</span><span class="token punctuation">,</span> S2<span class="token operator">=</span><span class="token number">3'b010</span><span class="token punctuation">,</span> S3<span class="token operator">=</span><span class="token number">3'b011</span><span class="token punctuation">,</span> S4<span class="token operator">=</span><span class="token number">3'b100</span><span class="token punctuation">,</span> S5<span class="token operator">=</span><span class="token number">3'b101</span><span class="token punctuation">;</span>
  <span class="token comment">// State transition logic</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
      S0<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>start<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S1<span class="token punctuation">;</span>
      S1<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S2<span class="token punctuation">;</span>
      S2<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
      S3<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
      S4<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
      S5<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span>
      <span class="token keyword">default</span><span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S0<span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">end</span>
  <span class="token comment">// Output logic</span>
  <span class="token important">always @</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
      S0<span class="token punctuation">:</span> <span class="token keyword">begin</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S1<span class="token punctuation">:</span> <span class="token keyword">begin</span> sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S2<span class="token punctuation">:</span> <span class="token keyword">begin</span> sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S3<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S4<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S5<span class="token punctuation">:</span> <span class="token keyword">begin</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="State Transition Diagram" dir="auto" class="heading" id="State_Transition_Diagram_0">State Transition Diagram</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">State</th>
<th dir="ltr">Operation</th>
<th dir="ltr">Next State Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>S0</strong></td>
<td dir="ltr">Wait for start</td>
<td dir="ltr"><code>start = 1</code> → S1</td>
</tr>
<tr>
<td dir="ltr"><strong>S1</strong></td>
<td dir="ltr">Load A from data_in</td>
<td dir="ltr">Always → S2</td>
</tr>
<tr>
<td dir="ltr"><strong>S2</strong></td>
<td dir="ltr">Load B from data_in</td>
<td dir="ltr"><code>eq</code> → S5, <code>lt</code> → S3, <code>gt</code> → S4</td>
</tr>
<tr>
<td dir="ltr"><strong>S3</strong></td>
<td dir="ltr">A &lt; B: B = B - A</td>
<td dir="ltr"><code>eq</code> → S5, <code>lt</code> → S3, <code>gt</code> → S4</td>
</tr>
<tr>
<td dir="ltr"><strong>S4</strong></td>
<td dir="ltr">A &gt; B: A = A - B</td>
<td dir="ltr"><code>eq</code> → S5, <code>lt</code> → S3, <code>gt</code> → S4</td>
</tr>
<tr>
<td dir="ltr"><strong>S5</strong></td>
<td dir="ltr">Done, output result</td>
<td dir="ltr">Stay in S5</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Improved FSM Style - Alternate Approach" dir="auto" class="heading" id="Improved_FSM_Style_-_Alternate_Approach_0">Improved FSM Style - Alternate Approach</h2></div><div class="el-h3"><h3 data-heading="Key Improvements" dir="auto" class="heading" id="Key_Improvements_0">Key Improvements</h3></div><div class="el-p"><p dir="auto"><strong>Separate State Variables</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">,</span> next_state<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Simplified Clock Block</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  state <span class="token operator">&lt;=</span> next_state<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Separate Next State Computation</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
    S0<span class="token punctuation">:</span> <span class="token keyword">begin</span>
      sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      next_state <span class="token operator">=</span> S1<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    S1<span class="token punctuation">:</span> <span class="token keyword">begin</span>
      sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
      next_state <span class="token operator">=</span> S2<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    S2<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> <span class="token keyword">begin</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> next_state <span class="token operator">=</span> S5<span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> next_state <span class="token operator">=</span> S3<span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> next_state <span class="token operator">=</span> S4<span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
    <span class="token comment">// Similar for S3, S4, S5...</span>
  <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Test Bench" dir="auto" class="heading" id="Test_Bench_0">Test Bench</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> GCD_test<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> clk<span class="token punctuation">,</span> start<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> done<span class="token punctuation">;</span>
  GCD_datapath DP <span class="token punctuation">(</span>gt<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  controller CON <span class="token punctuation">(</span>ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> done<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> start<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    start <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    <span class="token number">#3</span> start <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    <span class="token number">#1000</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
  <span class="token important">always</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token number">#12</span> data_in <span class="token operator">=</span> <span class="token number">143</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> data_in <span class="token operator">=</span> <span class="token number">78</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token kernel-function property">$time</span><span class="token punctuation">,</span> <span class="token string">" %d %b"</span><span class="token punctuation">,</span> DP<span class="token punctuation">.</span>Aout<span class="token punctuation">,</span> done<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"gcd.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> GCD_test<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Simulation Results" dir="auto" class="heading" id="Simulation_Results_0">Simulation Results</h3></div><div class="el-p"><p dir="auto"><strong>Test Case</strong>: GCD(143, 78) = 13</p></div><div class="el-p"><p dir="auto"><strong>Progressive Values</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Time 0: XX (undefined)</li>
<li data-line="1" dir="auto">Time 15: 143 (loaded A)</li>
<li data-line="2" dir="auto">Time 35: 65 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="3" dir="auto">Time 55: 52 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="4" dir="auto">Time 65: 39 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="5" dir="auto">Time 75: 26 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="6" dir="auto">Time 85: 13 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="7" dir="auto">Time 87: 13 with done=1 ✓</li>
</ul></div><div class="el-h2"><h2 data-heading="Main Differences Between FSM Coding Styles" dir="auto" class="heading" id="Main_Differences_Between_FSM_Coding_Styles_0">Main Differences Between FSM Coding Styles</h2></div><div class="el-h3"><h3 data-heading="Original Style Problems" dir="auto" class="heading" id="Original_Style_Problems_0">Original Style Problems</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Mixed Logic</strong>: Sequential and combinational logic in same block</li>
<li data-line="1" dir="auto"><strong>Complex Debugging</strong>: Harder to trace state transitions</li>
<li data-line="2" dir="auto"><strong>Synthesis Issues</strong>: Tools may not optimize effectively</li>
<li data-line="3" dir="auto"><strong>Maintenance</strong>: Difficult to modify without introducing bugs</li>
</ul></div><div class="el-h3"><h3 data-heading="Improved Style Benefits" dir="auto" class="heading" id="Improved_Style_Benefits_0">Improved Style Benefits</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Aspect</th>
<th dir="ltr">Original Style</th>
<th dir="ltr">Improved Style</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Separation</strong></td>
<td dir="ltr">Mixed sequential/combinational</td>
<td dir="ltr">Clean separation</td>
</tr>
<tr>
<td dir="ltr"><strong>Debugging</strong></td>
<td dir="ltr">Complex, hard to trace</td>
<td dir="ltr">Easier state tracking</td>
</tr>
<tr>
<td dir="ltr"><strong>Synthesis</strong></td>
<td dir="ltr">Suboptimal results</td>
<td dir="ltr">Better optimization</td>
</tr>
<tr>
<td dir="ltr"><strong>Maintainability</strong></td>
<td dir="ltr">Error-prone modifications</td>
<td dir="ltr">Cleaner, safer changes</td>
</tr>
<tr>
<td dir="ltr"><strong>Readability</strong></td>
<td dir="ltr">Verbose, confusing</td>
<td dir="ltr">More structured, clear</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices_0">Best Practices</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Use separate <code>always</code> blocks</strong> for different logic types</li>
<li data-line="1" dir="auto"><strong>Clock block</strong>: Only handle state register updates</li>
<li data-line="2" dir="auto"><strong>Combinational block</strong>: Compute next state and outputs using blocking assignments</li>
<li data-line="3" dir="auto"><strong>Clear naming</strong>: Use descriptive state and signal names</li>
<li data-line="4" dir="auto"><strong>Proper initialization</strong>: Always include reset/default conditions</li>
</ol></div><div class="el-p"><p dir="auto">The improved FSM coding style provides <strong>better synthesis results, easier debugging, and more maintainable code</strong> while maintaining the same functionality as the original approach.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">datapath&amp;controller2</div></div><div class="canvas-node" style="z-index: 52; transform: translate(-1220px, 1880px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Driving_Strengths_0">Driving Strengths</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Driving Strengths</div></div><div class="canvas-node" style="z-index: 53; transform: translate(-1220px, 2380px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Operators_Precedence_0">Operators Precedence</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Operators Precedence</div></div><div class="canvas-node" style="z-index: 54; transform: translate(-740px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Verilog_Net_Types_0">Verilog Net Types</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Verilog Net Types</div></div><div class="canvas-node" style="z-index: 43; transform: translate(1040px, 80px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Design_Representation_0">Design Representation</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><br>
| <span alt="1Representation.png" src="verilog/img/1representation.png" class="internal-embed media-embed image-embed is-loaded" target="_self" style="width: 400px; max-width: 100%;"><img alt="1Representation.png" src="verilog/img/1representation.png" target="_self" style="width: 400px; max-width: 100%;"></span> | <span alt="2Representation.png" src="verilog/img/2representation.png" class="internal-embed media-embed image-embed is-loaded" target="_self" style="width: 450px; max-width: 100%;"><img alt="2Representation.png" src="verilog/img/2representation.png" target="_self" style="width: 450px; max-width: 100%;"></span> |<br>
| ----------------------------- | ----------------------------- |</p></div><div class="el-h1"><h1 data-heading="Digital IC Design Representation" dir="auto" class="heading" id="Digital_IC_Design_Representation_0">Digital IC Design Representation</h1></div><div class="el-p"><p dir="auto">A design can be represented at various levels from three different points of view:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Behavioral</strong></li>
<li data-line="1" dir="auto"><strong>Structural</strong>    </li>
<li data-line="2" dir="auto"><strong>Physical</strong></li>
</ol></div><div class="el-p"><p dir="auto"><span alt="Ydiagram.png" src="verilog/img/ydiagram.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="Ydiagram.png" src="verilog/img/ydiagram.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">These can be conveniently expressed by the Y-diagram, which shows the relationship between behavioral domain (algorithms, finite state machines), structural domain (processors, ALUs, gates), and geometrical layout domain (chip floorplans, cell placement, masks).</p></div><div class="el-h2"><h2 data-heading="Behavioral Representation" dir="auto" class="heading" id="Behavioral_Representation_0">Behavioral Representation</h2></div><div class="el-p"><p dir="auto">Specifies how a particular design should respond to a given set of inputs. May be specified by:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Boolean equations    </li>
<li data-line="1" dir="auto">Tables of input and output values </li>
<li data-line="2" dir="auto">Algorithms written in standard HLL like C  </li>
<li data-line="3" dir="auto">Algorithms written in special HDL like Verilog or VHDL<br>
</li>
</ul></div><div class="el-h2"><h2 data-heading="Behavioral Representation Example" dir="auto" class="heading" id="Behavioral_Representation_Example_0">Behavioral Representation Example</h2></div><div class="el-p"><p dir="auto"><strong>Full Adder:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Two operand inputs A and B    </li>
<li data-line="1" dir="auto">A carry input C </li>
<li data-line="2" dir="auto">A carry output Cy   </li>
<li data-line="3" dir="auto">A sum output S   </li>
</ul></div><div class="el-p"><p dir="auto"><strong>Express in terms of Boolean expressions:</strong></p></div><div class="el-p"><p dir="auto"><code>S = A.B'.C' + A'.B'.C + A'.B.C' + A.B.C = A ⊕ B ⊕ C Cy = A.B + A.C + B.C</code></p></div><div class="el-p"><p dir="auto"><strong>Express in Verilog in terms of Boolean expressions:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> carry <span class="token punctuation">(</span>S<span class="token punctuation">,</span> Cy<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> S<span class="token punctuation">,</span> Cy<span class="token punctuation">;</span>    
    <span class="token keyword">assign</span> S <span class="token operator">=</span> A <span class="token operator">^</span> B <span class="token operator">^</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">assign</span> Cy <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>B <span class="token operator">&amp;</span> C<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>C <span class="token operator">&amp;</span> A<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Express in Verilog in terms of truth table (only Cy is shown):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> carry <span class="token punctuation">(</span>Cy<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> Cy<span class="token punctuation">;</span>    
    <span class="token keyword">table</span>       
        <span class="token comment">// A  B  C     Cy          </span>
        <span class="token number">1</span>  <span class="token number">1</span>  <span class="token operator">?</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token number">1</span>  <span class="token operator">?</span>  <span class="token number">1</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token operator">?</span>  <span class="token number">1</span>  <span class="token number">1</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token number">0</span>  <span class="token number">0</span>  <span class="token operator">?</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>          
        <span class="token number">0</span>  <span class="token operator">?</span>  <span class="token number">0</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>          
        <span class="token operator">?</span>  <span class="token number">0</span>  <span class="token number">0</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>    
    <span class="token keyword">endtable</span> 
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Structural Representation" dir="auto" class="heading" id="Structural_Representation_0">Structural Representation</h2></div><div class="el-p"><p dir="auto">Specifies how components are interconnected. In general, the description is a list of modules and their interconnection, called a <strong>netlist</strong>. Can be specified at various levels.</p></div><div class="el-p"><p dir="auto">At the structural level, the levels of abstraction are:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The module (functional) level</li>
<li data-line="1" dir="auto">The gate level</li>
<li data-line="2" dir="auto">The transistor level</li>
<li data-line="3" dir="auto">Any combination of above   </li>
</ul></div><div class="el-p"><p dir="auto">In each successive level more detail is revealed about the implementation.</p></div><div class="el-h2"><h2 data-heading="Example: A 4-bit Ripple Carry Adder" dir="auto" class="heading" id="Example_A_4-bit_Ripple_Carry_Adder_0">Example: A 4-bit Ripple Carry Adder</h2></div><div class="el-p"><p dir="auto"><span alt="RippleCarryAdder.png" src="de/combinational/img/ripplecarryadder.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="RippleCarryAdder.png" src="de/combinational/img/ripplecarryadder.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The design consists of four full adders, where each full adder consists of a sum circuit and a carry circuit.</p></div><div class="el-pre"><pre><code data-line="0">carry = A.B + B.C + C.A sum = A ⊕ B ⊕ C
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">We instantiate carry and sum circuits to create a full adder, then instantiate four full adders to create the 4-bit adder.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> add4 <span class="token punctuation">(</span>s<span class="token punctuation">,</span> cy4<span class="token punctuation">,</span> cy_in<span class="token punctuation">,</span> x<span class="token punctuation">,</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x<span class="token punctuation">,</span> y<span class="token punctuation">;</span>    
    <span class="token keyword">input</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> s<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> cy4<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cy_out<span class="token punctuation">;</span>    
    add B0 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> ci<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B1 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B2 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B3 <span class="token punctuation">(</span>cy4<span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> add <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cy_out<span class="token punctuation">;</span>    
    sum s1 <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    carry c1 <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> sum <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> sum<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> t<span class="token punctuation">;</span>    
    <span class="token keyword">xor</span> x1 <span class="token punctuation">(</span>t<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">xor</span> x2 <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> t<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> carry <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> cy_out<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g1 <span class="token punctuation">(</span>t1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g2 <span class="token punctuation">(</span>t2<span class="token punctuation">,</span> a<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g3 <span class="token punctuation">(</span>t3<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">or</span> g4 <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="RippleCarryAdderBlocksVLSI.png" src="verilog/img/ripplecarryadderblocksvlsi.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="RippleCarryAdderBlocksVLSI.png" src="verilog/img/ripplecarryadderblocksvlsi.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Physical Representation" dir="auto" class="heading" id="Physical_Representation_0">Physical Representation</h2></div><div class="el-p"><p dir="auto">The lowest level of physical specification involving photo-mask information required by the various processing steps in the fabrication process.</p></div><div class="el-p"><p dir="auto">At the module level, the physical layout for the 4-bit adder may be defined by a rectangle or polygon, and a collection of ports. At the layout level, there can be a large number of rectangles or polygons.</p></div><div class="el-h2"><h2 data-heading="Partial physical description for 4-bit adder in Verilog:" dir="auto" class="heading" id="Partial_physical_description_for_4-bit_adder_in_Verilog_0">Partial physical description for 4-bit adder in Verilog:</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> add4<span class="token punctuation">;</span>     
    <span class="token keyword">input</span> x<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy4<span class="token punctuation">;</span>    
    boundary <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">130</span><span class="token punctuation">,</span> <span class="token number">500</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port x<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">35</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">85</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port cy_in polysilicon width <span class="token operator">=</span> <span class="token number">2</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">70</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">120</span><span class="token punctuation">,</span> <span class="token number">65</span><span class="token punctuation">]</span><span class="token punctuation">;</span>         
    add a0 origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    add a1 origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">120</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The design flow progresses through logical design (front-end CAD) including design entry, logic synthesis, and partitioning, followed by physical design (back-end CAD) covering floorplanning, placement, and routing.</p></div><div class="el-p"><p dir="auto"><span alt="DigitalIDDedesignFlow.png" src="verilog/img/digitaliddedesignflow.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="DigitalIDDedesignFlow.png" src="verilog/img/digitaliddedesignflow.png" target="_self"></span></p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Design Representation</div></div><div class="canvas-node" style="z-index: 44; transform: translate(1040px, 560px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Why_Verilog_0">Why Verilog</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a>## Verilog: A Hardware Description Language</p></div><div class="el-p"><p dir="auto">Verilog is a Hardware Description Language (HDL) that serves as a fundamental tool for digital system design and verification. Here's why we use Verilog and how it enables modern digital design workflows:</p></div><div class="el-h2"><h2 data-heading="Primary Purpose of Verilog" dir="auto" class="heading" id="Primary_Purpose_of_Verilog_0">Primary Purpose of Verilog</h2></div><div class="el-p"><p dir="auto">Verilog allows engineers to describe digital systems as a set of modules, where each module represents a building block in hardware design. Each module can encapsulate specific functionality and has an interface to other modules, enabling the creation of complex hierarchical designs.</p></div><div class="el-h2"><h2 data-heading="Two Modeling Approaches" dir="auto" class="heading" id="Two_Modeling_Approaches_0">Two Modeling Approaches</h2></div><div class="el-p"><p dir="auto">Verilog supports two main ways to specify modules:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Structural Representation</strong>: This approach describes the system using basic components such as logic gates, inverters, multiplexers, and other predefined modules. It focuses on constructing the design by showing how these components are interconnected, similar to a schematic representation.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Behavioral Representation</strong>: This method describes the system in an algorithmic manner, focusing on the relationships between inputs and outputs without specifying the internal hardware structure. Behavioral modeling uses constructs like <code>always</code> blocks and resembles programming in a high-level language.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="BlockVLSIDUTSynthesis.png" src="verilog/img/blockvlsidutsynthesis.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="BlockVLSIDUTSynthesis.png" src="verilog/img/blockvlsidutsynthesis.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Simulation and Verification" dir="auto" class="heading" id="Simulation_and_Verification_0">Simulation and Verification</h2></div><div class="el-p"><p dir="auto"><span alt="DUT.png" src="verilog/img/dut.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="DUT.png" src="verilog/img/dut.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">After specifying a system in Verilog, you can simulate it to verify operation, similar to running a program written in a high-level language. This requires a testbench (also called a test harness) that:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generates test inputs for the Design Under Test (DUT)</li>
<li data-line="1" dir="auto">Specifies how inputs change over time</li>
<li data-line="2" dir="auto">Captures and analyzes the outputs to verify functionality</li>
<li data-line="3" dir="auto">Has no input/output ports itself, only instantiating the module being tested</li>
</ul></div><div class="el-p"><p dir="auto">The testbench connects to both the inputs and outputs of the DUT, allowing comprehensive verification before hardware implementation.</p></div><div class="el-h2"><h2 data-heading="Hardware Synthesis Options" dir="auto" class="heading" id="Hardware_Synthesis_Options_0">Hardware Synthesis Options</h2></div><div class="el-p"><p dir="auto">Verilog designs can be synthesized to actual hardware using synthesis tools that convert the description to a netlist of low-level primitives. Two main hardware targets are available:</p></div><div class="el-h4"><h4 data-heading="Application Specific Integrated Circuit (ASIC):" dir="auto" class="heading" id="Application_Specific_Integrated_Circuit_(ASIC)_0">Application Specific Integrated Circuit (ASIC):</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Used when high performance and packing density are required</li>
<li data-line="1" dir="auto">Ideal for designs expected to be manufactured in large numbers</li>
<li data-line="2" dir="auto">More complex design process but offers better power consumption and slight speed advantages</li>
</ul></div><div class="el-h4"><h4 data-heading="Field Programmable Gate Array (FPGA):" dir="auto" class="heading" id="Field_Programmable_Gate_Array_(FPGA)_0">Field Programmable Gate Array (FPGA):</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Provides fast turnaround time for design validation</li>
<li data-line="1" dir="auto">Can be programmed in the laboratory with FPGA kits and associated software</li>
<li data-line="2" dir="auto">Offers superior flexibility and ease of use compared to ASICs</li>
<li data-line="3" dir="auto">Often used for prototyping before ASIC development</li>
</ul></div><div class="el-h2"><h2 data-heading="Key Advantages" dir="auto" class="heading" id="Key_Advantages_0">Key Advantages</h2></div><div class="el-p"><p dir="auto">Verilog offers several compelling benefits:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Simplicity</strong>: Syntax similar to C programming language makes it easy to learn and implement</li>
<li data-line="1" dir="auto"><strong>Scalability</strong>: Flexible enough for both small circuits and complex, high-performance systems</li>
<li data-line="2" dir="auto"><strong>Modularity</strong>: Allows reuse and combination of pre-designed components</li>
<li data-line="3" dir="auto"><strong>Industry Adoption</strong>: Wide compatibility with software tools and hardware platforms</li>
<li data-line="4" dir="auto"><strong>Comprehensive Testing</strong>: Extensive simulation capabilities enable early error detection</li>
</ul></div><div class="el-h2"><h2 data-heading="Design Flow Benefits" dir="auto" class="heading" id="Design_Flow_Benefits_0">Design Flow Benefits</h2></div><div class="el-p"><p dir="auto">Once mapped to hardware, the physical implementation eliminates the need for simulation testbenches. Instead, actual signals can be applied using signal generators and responses evaluated with oscilloscopes or logic analyzers. This transition from simulation to real hardware validation represents the complete digital design flow that Verilog enables.</p></div><div class="el-p"><p dir="auto">The combination of these capabilities makes Verilog an essential tool for modern digital design, supporting everything from initial concept verification through final hardware implementation.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Why Verilog</div></div><div class="canvas-node" style="z-index: 45; transform: translate(1040px, -380px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="DesignFlow_0">DesignFlow</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">DesignFlow</div></div><div class="canvas-node" style="z-index: 46; transform: translate(1040px, 1040px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="VLSI_Design_Styles_0">VLSI Design Styles</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">VLSI Design Styles</div></div><div class="canvas-node" style="z-index: 55; transform: translate(1040px, 2000px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Gate_Array,_Standard_Cells,_and_Full_Custom_Design_0">Gate Array, Standard Cells, and Full Custom Design</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Gate Array, Standard Cells, and Full Custom Design</div></div><div class="canvas-node" style="z-index: 47; transform: translate(2320px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="countingNo.of1's_0">countingNo.of1's</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">countingNo.of1's</div></div><div class="canvas-node" data-text-align="center" style="z-index: 48; transform: translate(2390px, 4430px); width: 260px; height: 70px; --canvas-node-width: 260px; --canvas-node-height: 70px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Imp. Ques" dir="auto" class="heading" id="Imp._Ques_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Imp. Ques</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 49; transform: translate(1000px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="datapath&amp;control1_0">datapath&amp;control1</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">datapath&amp;control1</div></div><div class="canvas-node" data-text-align="center" style="z-index: 50; transform: translate(1300px, 4440px); width: 260px; height: 60px; --canvas-node-width: 260px; --canvas-node-height: 60px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Full" dir="auto" class="heading" id="Full_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Full</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 61; transform: translate(-960px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Best_Practices_1">Best Practices</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Best Practices</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 56; transform: translate(-960px, 5600px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="teshbench_0">teshbench</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">teshbench</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 62; transform: translate(-1400px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Timescale_&amp;_Instantiation_0">Timescale &amp; Instantiation</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Timescale &amp; Instantiation</div></div><div class="canvas-node" style="z-index: 57; transform: translate(-1400px, 5600px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="delay_0">delay</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">delay</div></div><div class="canvas-node" style="z-index: 58; transform: translate(-960px, 6100px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="tbExamples_0">tbExamples</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">tbExamples</div></div><div class="canvas-node" style="z-index: 59; transform: translate(1040px, 1520px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="FPGA_0">FPGA</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">FPGA</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 60; transform: translate(-520px, 5600px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="systemTask&amp;Dump_0">systemTask&amp;Dump</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">systemTask&amp;Dump</div></div><div class="canvas-node" style="z-index: 36; transform: translate(40px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="notUseDefparamm_0">notUseDefparamm</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h2"><h2 data-heading="The `defparam` Statement in Verilog" dir="auto" class="heading" id="The_`defparam`_Statement_in_Verilog_0">The <code>defparam</code> Statement in Verilog</h2></div><div class="el-p"><p dir="auto">The <code>defparam</code> statement in Verilog is <strong>no longer recommended</strong> due to several important problems related to code safety, maintainability, and tool compatibility:</p></div><div class="el-h2"><h2 data-heading="Key Reasons Why `defparam` Is Deprecated" dir="auto" class="heading" id="Key_Reasons_Why_`defparam`_Is_Deprecated_0">Key Reasons Why <code>defparam</code> Is Deprecated</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">
<p><strong>Unpredictable behavior:</strong> <code>defparam</code> lets you override parameters anywhere in your code, even from different files or different levels in the design hierarchy. This makes it hard to track what value a parameter really has, especially in large projects. You could unintentionally change a parameter in many places, leading to confusion and bugs.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Difficult for tools to process:</strong> For software tools (like compilers and synthesis tools), supporting <code>defparam</code> means that they can't know the value of any parameter until they've read all your files (since something could override it at the very end). This complicates building reliable, predictable EDA tools.</p>
</li>
<li data-line="4" dir="auto">
<p><strong>Error-prone in big projects:</strong> In modern, complex VLSI designs with thousands of modules, using <code>defparam</code> can lead to mistakes and maintenance headaches. If you change the hierarchy or move modules around, you might break a <code>defparam</code> or accidentally override something you didn't intend to.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Unsynthesizable:</strong> Many synthesis tools don't support <code>defparam</code> at all, since it wasn't included in the official Verilog synthesis standard. This makes your code <strong>non-portable</strong> and may cause errors if you try to implement your design on a real chip.</p>
</li>
<li data-line="8" dir="auto">
<p><strong>Better alternatives exist:</strong> Verilog-2001 (and SystemVerilog) introduced <strong>named parameter override</strong> syntax during module instantiation, which is clearer and safer:</p>
<pre class="language-verilog" tabindex="0"><code data-line="9" class="language-verilog is-loaded">mymodule #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">WIDTH</span><span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
<p>This way, overrides are done at the point of instantiation and are easy to read, maintain, and tool-support.</p>
</li>
</ul></div><div class="el-h2"><h2 data-heading="In Summary" dir="auto" class="heading" id="In_Summary_0">In Summary</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Using <code>defparam</code> is considered a <strong>bad coding practice</strong>.</li>
<li data-line="1" dir="auto">Most modern code, companies, and the SystemVerilog standards group <strong>strongly discourage</strong> its use.</li>
<li data-line="2" dir="auto">Always use parameter override syntax (<code>#(...)</code>) introduced in Verilog-2001 for safer, more maintainable, and synthesizable designs.</li>
</ul></div><div class="el-p"><p dir="auto">If you need a demonstration or example showing the difference, just ask!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">notUseDefparamm</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 37; transform: translate(-520px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="parameter_0">parameter</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a>## User-Defined Parameters in Verilog</p></div><div class="el-h3"><h3 data-heading="What is a Parameter? (Simple Explanation)" dir="auto" class="heading" id="What_is_a_Parameter?_(Simple_Explanation)_0">What is a Parameter? (Simple Explanation)</h3></div><div class="el-p"><p dir="auto">A <strong>parameter</strong> in Verilog is like a <em>named constant</em> you create. Think of it as a special variable whose value does not change during simulation. You use parameters to make your Verilog modules more <strong>flexible</strong> and <strong>reusable</strong> because you can change the module's behavior just by changing the parameter value during instantiation—without changing the code itself.</p></div><div class="el-h3"><h3 data-heading="How Do You Define a Parameter?" dir="auto" class="heading" id="How_Do_You_Define_a_Parameter?_0">How Do You Define a Parameter?</h3></div><div class="el-p"><p dir="auto">To create a parameter, use the <code>parameter</code> keyword, followed by a name and a value:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">parameter</span> DATA_WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This sets up a constant called <code>DATA_WIDTH</code> with the value <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c38"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</p></div><div class="el-h3"><h3 data-heading="Where Do You Use Parameters?" dir="auto" class="heading" id="Where_Do_You_Use_Parameters?_0">Where Do You Use Parameters?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Module configuration:</strong> Such as setting data bus widths, address sizes, or timing constants.</li>
<li data-line="1" dir="auto"><strong>Design reusability:</strong> You can use the same module in different places with different settings.</li>
</ul></div><div class="el-h3"><h3 data-heading="Types of Parameters" dir="auto" class="heading" id="Types_of_Parameters_0">Types of Parameters</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Local Parameter (<code>localparam</code>):</strong> Only accessible within the module or block where it's defined.</li>
<li data-line="1" dir="auto"><strong>Global Parameter:</strong> Accessible throughout the module hierarchy when passed during instantiation.</li>
</ul></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Parameter Type</th>
<th dir="ltr">Scope</th>
<th dir="ltr">Usage Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">parameter</td>
<td dir="ltr">Module/global</td>
<td dir="ltr"><code>parameter WIDTH = 8;</code></td>
</tr>
<tr>
<td dir="ltr">localparam</td>
<td dir="ltr">Local to module/block</td>
<td dir="ltr"><code>localparam MIN_DELAY = 2;</code></td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Assigning/Overriding Parameters" dir="auto" class="heading" id="Assigning/Overriding_Parameters_0">Assigning/Overriding Parameters</h3></div><div class="el-p"><p dir="auto">Parameters can be assigned a value when <strong>instantiating</strong> a module. There are two ways:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Named Association:</strong></li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">mymodule #<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">WIDTH</span><span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> <span class="token punctuation">)</span> u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ol"><ol start="2">
<li data-line="0" dir="auto"><strong>Positional Association:</strong></li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">mymodule #<span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">You can also use the legacy <code>defparam</code> keyword to override a parameter, but this is less preferred for modern code.</p></div><div class="el-h3"><h3 data-heading="Examples for Each Abstraction Level" dir="auto" class="heading" id="Examples_for_Each_Abstraction_Level_0">Examples for Each Abstraction Level</h3></div><div class="el-h4"><h4 data-heading="Gate Level Example (not common, but possible for simple logic):" dir="auto" class="heading" id="Gate_Level_Example_(not_common,_but_possible_for_simple_logic)_0">Gate Level Example (not common, but possible for simple logic):</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// AND Gate Instance Using Parameters</span>
<span class="token keyword">module</span> and_gate #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> y <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Dataflow style due to simplicity</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><em>You see, the parameter <code>WIDTH</code> decides how many AND gates are created.</em></p></div><div class="el-h4"><h4 data-heading="Dataflow Level:" dir="auto" class="heading" id="Dataflow_Level_0">Dataflow Level:</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> adder #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">)</span> <span class="token punctuation">(</span> <span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> sum <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><em>Here, parameter <code>WIDTH</code> lets you create an adder of any size.</em></p></div><div class="el-h4"><h4 data-heading="Behavioral Level:" dir="auto" class="heading" id="Behavioral_Level_0">Behavioral Level:</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> counter #<span class="token punctuation">(</span><span class="token keyword">parameter</span> MAX_COUNT <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">)</span> <span class="token punctuation">(</span> <span class="token keyword">input</span> clk<span class="token punctuation">,</span> rst<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token kernel-function property">$clog2</span><span class="token punctuation">(</span>MAX_COUNT<span class="token punctuation">)</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">posedge</span> rst<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>rst<span class="token punctuation">)</span>
            count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>count <span class="token operator">&lt;</span> MAX_COUNT<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span>
            count <span class="token operator">&lt;=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><em>At this level, parameters let you control more complex behaviors, like count range.</em></p></div><div class="el-h3"><h3 data-heading="Key Keywords (With Simple Explanation)" dir="auto" class="heading" id="Key_Keywords_(With_Simple_Explanation)_0">Key Keywords (With Simple Explanation)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>parameter</code>: Declares a named constant at the module level.</li>
<li data-line="1" dir="auto"><code>localparam</code>: Declares a constant that cannot be overridden outside the module.</li>
<li data-line="2" dir="auto"><code>defparam</code>: Old way to override a parameter’s value from outside (not recommended anymore).</li>
<li data-line="3" dir="auto"><code>#(...)</code>: Syntax for parameter passing during module instantiation.</li>
</ul></div><div class="el-h3"><h3 data-heading="Why Use Parameters?" dir="auto" class="heading" id="Why_Use_Parameters?_0">Why Use Parameters?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Reusability:</strong> Same module, different sizes/behaviors.</li>
<li data-line="1" dir="auto"><strong>Maintainability:</strong> Change a value in one place only.</li>
<li data-line="2" dir="auto"><strong>Scalability:</strong> Eases building designs that must handle variable widths.</li>
</ul></div><div class="el-h3"><h3 data-heading="Real-World Example" dir="auto" class="heading" id="Real-World_Example_0">Real-World Example</h3></div><div class="el-p"><p dir="auto">Let's say you want to create two adders: one for <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c38"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit numbers, another for <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit numbers. Instead of writing two new modules, you write one <strong>parameterized adder</strong> and then "customize" it when you use it, like this:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">adder #<span class="token punctuation">(</span><span class="token number">8</span><span class="token punctuation">)</span> adder8 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a8<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b8<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum8<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
adder #<span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> <span class="token function">adder16</span><span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a16<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b16<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum16<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This saves coding time and helps avoid errors.</p></div><div class="el-p"><p dir="auto"><strong>Summary</strong>: User-defined parameters in Verilog are a key feature for creating flexible, scalable, and reusable digital designs. They let you control constants such as widths, delays, or ranges directly at the module level, and adjust these easily during instantiation without changing the code structure.</p></div><div class="el-p"><p dir="auto">If you need more code examples or want to understand parameter usage in a specific scenario, let me know!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">parameter</div></div><div class="canvas-node" style="z-index: 38; transform: translate(-1220px, 3000px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="modelingStyles_0">modelingStyles</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Modeling Styles in Verilog" dir="auto" class="heading" id="Modeling_Styles_in_Verilog_0">Modeling Styles in Verilog</h1></div><div class="el-p"><p dir="auto">VLSI Verilog HDL provides multiple modeling styles that allow designers to describe digital circuits at different levels of abstraction. These modeling styles enable flexible design approaches depending on the complexity and requirements of the project.</p></div><div class="el-h2"><h2 data-heading="Four Levels of Abstraction" dir="auto" class="heading" id="Four_Levels_of_Abstraction_0">Four Levels of Abstraction</h2></div><div class="el-p"><p dir="auto">Verilog supports four main modeling styles, arranged from highest to lowest level of abstraction:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Behavioral Modeling</strong> (highest level)</li>
<li data-line="1" dir="auto"><strong>Dataflow Modeling</strong> (medium level)</li>
<li data-line="2" dir="auto"><strong>Gate-level/Structural Modeling</strong> (lower level)</li>
<li data-line="3" dir="auto"><strong>Switch-level Modeling</strong> (lowest level)</li>
</ol></div><div class="el-h2"><h2 data-heading="Behavioral Modeling" dir="auto" class="heading" id="Behavioral_Modeling_0">Behavioral Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Behavioral modeling</strong> represents the highest level of abstraction and focuses on describing what the circuit does rather than how it's implemented. This style allows designers to describe functionality algorithmically, similar to C programming language constructs.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_2">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses <code>always</code> and <code>initial</code> blocks for procedural statements</li>
<li data-line="1" dir="auto">Supports conditional statements like <code>if-else</code> and loops</li>
<li data-line="2" dir="auto">Describes circuit behavior based on truth tables</li>
<li data-line="3" dir="auto">Best suited for complex sequential and combinational circuits</li>
<li data-line="4" dir="auto">Closest to natural language understanding but hardest to synthesize</li>
</ul></div><div class="el-h3"><h3 data-heading="Syntax Example:" dir="auto" class="heading" id="Syntax_Example_0">Syntax Example:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always</span> <span class="token punctuation">[</span>timing control<span class="token punctuation">]</span> procedural_statements<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token punctuation">[</span>timing control<span class="token punctuation">]</span> procedural_statements<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Dataflow Modeling" dir="auto" class="heading" id="Dataflow_Modeling_0">Dataflow Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Dataflow modeling</strong> operates at a medium level of abstraction and describes circuits in terms of data flow between registers and logical expressions. This style focuses on how data moves through the design and the logical operations performed on it.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_3">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses continuous assignments with the <code>assign</code> statement</li>
<li data-line="1" dir="auto">Describes circuits using Boolean expressions</li>
<li data-line="2" dir="auto">Simple to implement for most modules</li>
<li data-line="3" dir="auto">Easily translatable to structural implementations</li>
<li data-line="4" dir="auto">Ideal for combinational circuits</li>
</ul></div><div class="el-h3"><h3 data-heading="Syntax Example:" dir="auto" class="heading" id="Syntax_Example_1">Syntax Example:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">[</span>delay<span class="token punctuation">]</span> LHS_net <span class="token operator">=</span> RHS_expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Practical Example:" dir="auto" class="heading" id="Practical_Example_0">Practical Example:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">mux_df</span><span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span>b<span class="token punctuation">,</span>s<span class="token punctuation">,</span> <span class="token keyword">output</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> sbar<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> y <span class="token operator">=</span> <span class="token punctuation">(</span>a<span class="token operator">&amp;</span>sbar<span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>s<span class="token operator">&amp;</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> sbar <span class="token operator">=</span> <span class="token operator">~</span>s<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Gate-level/Structural Modeling" dir="auto" class="heading" id="Gate-level/Structural_Modeling_0">Gate-level/Structural Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Gate-level modeling</strong> provides detailed representation using individual logic gates and their interconnections. This style corresponds to the schematic representation of digital circuits.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_4">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses primitive gates: <code>and</code>, <code>nand</code>, <code>or</code>, <code>nor</code>, <code>xor</code>, <code>xnor</code></li>
<li data-line="1" dir="auto">Supports multiple-output gates: <code>buf</code>, <code>not</code></li>
<li data-line="2" dir="auto">Includes tri-state gates: <code>bufif0</code>, <code>bufif1</code>, <code>notif0</code>, <code>notif1</code></li>
<li data-line="3" dir="auto">Lowest level of abstraction using logic gates</li>
<li data-line="4" dir="auto">Machine-readable but not human-friendly</li>
<li data-line="5" dir="auto">Used for both combinational circuits</li>
</ul></div><div class="el-h3"><h3 data-heading="Gate Syntax:" dir="auto" class="heading" id="Gate_Syntax_0">Gate Syntax:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">and</span> <span class="token operator">|</span> <span class="token keyword">nand</span> <span class="token operator">|</span> <span class="token keyword">or</span> <span class="token operator">|</span> <span class="token keyword">nor</span> <span class="token operator">|</span> <span class="token keyword">xor</span> <span class="token operator">|</span> <span class="token keyword">xnor</span> <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> input1<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> inputN<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">not</span> <span class="token operator">|</span> <span class="token keyword">buf</span> <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span>output1<span class="token punctuation">,</span> output2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> outputN<span class="token punctuation">,</span> <span class="token keyword">input</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">bufif1</span> <span class="token operator">|</span> <span class="token keyword">bufif0</span> <span class="token operator">|</span> <span class="token keyword">notif1</span> <span class="token operator">|</span> <span class="token keyword">notif0</span> <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> <span class="token keyword">input</span><span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Switch-level Modeling" dir="auto" class="heading" id="Switch-level_Modeling_0">Switch-level Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Switch-level modeling</strong> represents the lowest level of abstraction and describes circuits in terms of transistors. This modeling style is rarely used by modern designers due to circuit complexity.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_5">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Describes code using transistor-level components</li>
<li data-line="1" dir="auto">CMOS transistors are the basic building blocks</li>
<li data-line="2" dir="auto">Provides detailed transistor-level analysis</li>
<li data-line="3" dir="auto">Rarely used in practice due to complexity</li>
</ul></div><div class="el-h2"><h2 data-heading="Mixed-design Style Modeling" dir="auto" class="heading" id="Mixed-design_Style_Modeling_0">Mixed-design Style Modeling</h2></div><div class="el-p"><p dir="auto">Verilog also supports mixed-design style modeling for complex systems, which combines multiple modeling approaches:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Gate primitives (gate-level)</li>
<li data-line="1" dir="auto">Dataflow modeling</li>
<li data-line="2" dir="auto">Behavioral modeling</li>
<li data-line="3" dir="auto">Module instantiation</li>
<li data-line="4" dir="auto">Combinations of the above approaches</li>
</ul></div><div class="el-p"><p dir="auto">This hierarchical approach uses nets (wire type) for interconnections between various objects.</p></div><div class="el-h2"><h2 data-heading="When to Use Each Style" dir="auto" class="heading" id="When_to_Use_Each_Style_0">When to Use Each Style</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Modeling Style</th>
<th dir="ltr">Best Used For</th>
<th dir="ltr">Complexity</th>
<th dir="ltr">Abstraction Level</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Behavioral</strong></td>
<td dir="ltr">Complex sequential/combinational circuits</td>
<td dir="ltr">High</td>
<td dir="ltr">Highest</td>
</tr>
<tr>
<td dir="ltr"><strong>Dataflow</strong></td>
<td dir="ltr">Simple combinational circuits</td>
<td dir="ltr">Medium</td>
<td dir="ltr">Medium</td>
</tr>
<tr>
<td dir="ltr"><strong>Gate-level</strong></td>
<td dir="ltr">Detailed circuit analysis</td>
<td dir="ltr">Low</td>
<td dir="ltr">Lower</td>
</tr>
<tr>
<td dir="ltr"><strong>Switch-level</strong></td>
<td dir="ltr">Transistor-level design</td>
<td dir="ltr">Low</td>
<td dir="ltr">Lowest</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto">The choice of modeling style depends on the project requirements, design complexity, and the level of detail needed for analysis and synthesis. Each style offers different advantages in terms of readability, synthesis efficiency, and design abstraction level.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">modelingStyles</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 39; transform: translate(-520px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="clockPlay_0">clockPlay</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Interesting Clock-Based Computation Techniques in VLSI" dir="auto" class="heading" id="Interesting_Clock-Based_Computation_Techniques_in_VLSI_0">Interesting Clock-Based Computation Techniques in VLSI</h1></div><div class="el-p"><p dir="auto">As a teacher in VLSI and Verilog, let me share some fascinating techniques beyond the basic dual-edge approach. These methods show how creative timing strategies can dramatically improve circuit performance.</p></div><div class="el-h2"><h2 data-heading="The Core Concept: Beyond Single Clock Edge" dir="auto" class="heading" id="The_Core_Concept_Beyond_Single_Clock_Edge_0">The Core Concept: Beyond Single Clock Edge</h2></div><div class="el-p"><p dir="auto">You correctly identified <strong>dual-edge triggered circuits</strong>, using both rising and falling clock edges for computation. This doubles throughput without increasing clock frequency.  But let's explore other exciting techniques!</p></div><div class="el-h2"><h2 data-heading="Advanced Clocking Techniques" dir="auto" class="heading" id="Advanced_Clocking_Techniques_0">Advanced Clocking Techniques</h2></div><div class="el-h3"><h3 data-heading="1. Multi-Phase Clocking Systems" dir="auto" class="heading" id="1._Multi-Phase_Clocking_Systems_0">1. Multi-Phase Clocking Systems</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Instead of one clock, use multiple clock signals with carefully controlled timing relationships.</p></div><div class="el-p"><p dir="auto">How it works:  Think of it like a relay race—each phase hands off to the next at precisely the right moment.</p></div><div class="el-p"><p dir="auto">Example Applications:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Harmonic cancellation</strong> in RF circuits</li>
<li data-line="1" dir="auto"><strong>High-performance pipeline</strong> designs</li>
<li data-line="2" dir="auto"><strong>Clock distribution</strong> networks</li>
</ul></div><div class="el-h3"><h3 data-heading="2. Wave Pipelining" dir="auto" class="heading" id="2._Wave_Pipelining_0">2. Wave Pipelining</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Multiple "waves" of computation flow through the same logic without intermediate storage elements.</p></div><div class="el-p"><p dir="auto">How it works: Like multiple cars on a highway—they don't need traffic lights if they're properly spaced.</p></div><div class="el-p"><p dir="auto">Key Advantage: Higher operating frequency without adding registers.</p></div><div class="el-h3"><h3 data-heading="3. Time Borrowing with Latches" dir="auto" class="heading" id="3._Time_Borrowing_with_Latches_0">3. Time Borrowing with Latches</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Latches can "steal" time from the next cycle when they need more time to complete computation.</p></div><div class="el-p"><p dir="auto">How it works: Unlike flip-flops that capture data at a specific moment, latches are transparent for an entire clock phase, allowing flexible timing.</p></div><div class="el-p"><p dir="auto">Benefits:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Automatic timing optimization</li>
<li data-line="1" dir="auto">Better tolerance to clock skew</li>
<li data-line="2" dir="auto">No need to modify clock frequency</li>
</ul></div><div class="el-h3"><h3 data-heading="4. Pulse-Triggered Flip-Flops" dir="auto" class="heading" id="4._Pulse-Triggered_Flip-Flops_0">4. Pulse-Triggered Flip-Flops</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Creates a very short "window" during which data can be captured, enabling negative setup times.</p></div><div class="el-p"><p dir="auto">How it works: Generates narrow pulses that allow time borrowing across cycle boundaries.</p></div><div class="el-p"><p dir="auto">Advantages:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Fastest known flip-flop structures</li>
<li data-line="1" dir="auto">Time borrowing capability</li>
<li data-line="2" dir="auto">Reduced sensitivity to clock skew</li>
</ul></div><div class="el-h3"><h3 data-heading="5. Time-Multiplexed Processing" dir="auto" class="heading" id="5._Time-Multiplexed_Processing_0">5. Time-Multiplexed Processing</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Process multiple independent data streams on the same hardware by interleaving them in time.</p></div><div class="el-p"><p dir="auto">How it works: Like a chef cooking multiple dishes using the same stove—switching between tasks efficiently.</p></div><div class="el-p"><p dir="auto">Applications:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>DSP processors</strong> handling multiple channels</li>
<li data-line="1" dir="auto"><strong>FPGA optimization</strong> for area reduction</li>
<li data-line="2" dir="auto"><strong>Resource sharing</strong> in complex systems</li>
</ul></div><div class="el-h2"><h2 data-heading="Power-Efficient Techniques" dir="auto" class="heading" id="Power-Efficient_Techniques_0">Power-Efficient Techniques</h2></div><div class="el-h3"><h3 data-heading="6. Clock Gating" dir="auto" class="heading" id="6._Clock_Gating_0">6. Clock Gating</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Turn off the clock to circuit parts that aren't actively working.</p></div><div class="el-p"><p dir="auto">Power Savings: Can achieve 30%+ power reduction.</p></div><div class="el-p"><p dir="auto">Implementation: Use control logic to enable/disable clock signals dynamically.</p></div><div class="el-h3"><h3 data-heading="7. Integrated Clock Gating (ICG) Cells" dir="auto" class="heading" id="7._Integrated_Clock_Gating_(ICG)_Cells_0">7. Integrated Clock Gating (ICG) Cells</h3></div><div class="el-p"><p dir="auto">Advanced Concept: Specialized cells that provide glitch-free clock gating.</p></div><div class="el-p"><p dir="auto">Why Important: Prevents timing violations while saving power.</p></div><div class="el-h2"><h2 data-heading="Advanced Logic Families" dir="auto" class="heading" id="Advanced_Logic_Families_0">Advanced Logic Families</h2></div><div class="el-h3"><h3 data-heading="8. NORA CMOS Logic (NP-Domino)" dir="auto" class="heading" id="8._NORA_CMOS_Logic_(NP-Domino)_0">8. NORA CMOS Logic (NP-Domino)</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Alternates between NMOS and PMOS logic stages with complementary clocks.</p></div><div class="el-p"><p dir="auto">Key Features:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Race-free operation</strong> regardless of clock overlap</li>
<li data-line="1" dir="auto"><strong>Logic inversion capability</strong> (unlike regular Domino logic)</li>
<li data-line="2" dir="auto"><strong>High logic flexibility</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="9. Skew-Tolerant Design" dir="auto" class="heading" id="9._Skew-Tolerant_Design_0">9. Skew-Tolerant Design</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Design circuits that work correctly even with significant clock timing variations.</p></div><div class="el-p"><p dir="auto">Approach: Use transparent latches and overlapping clock phases to hide timing uncertainties.</p></div><div class="el-p"><p dir="auto">Benefits: Enables larger chip designs with relaxed timing constraints.</p></div><div class="el-h2"><h2 data-heading="Verilog Implementation Examples" dir="auto" class="heading" id="Verilog_Implementation_Examples_0">Verilog Implementation Examples</h2></div><div class="el-h3"><h3 data-heading="Basic Dual-Edge Flip-Flop:" dir="auto" class="heading" id="Basic_Dual-Edge_Flip-Flop_0">Basic Dual-Edge Flip-Flop:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Gate Level - Not synthesizable but educational</span>
<span class="token keyword">module</span> <span class="token function">dual_edge_ff</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q_pos<span class="token punctuation">,</span> q_neg<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> q_pos <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> q_pos <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">negedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> q_neg <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> q_neg <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span>
        q <span class="token operator">=</span> clk <span class="token operator">?</span> q_pos <span class="token punctuation">:</span> q_neg<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Clock Gating Implementation:" dir="auto" class="heading" id="Clock_Gating_Implementation_0">Clock Gating Implementation:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Dataflow Level</span>
<span class="token keyword">module</span> <span class="token function">clock_gated_register</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> enable<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> gated_clk<span class="token punctuation">;</span>
    
    <span class="token comment">// Safe clock gating</span>
    <span class="token keyword">assign</span> gated_clk <span class="token operator">=</span> clk <span class="token operator">&amp;</span> enable<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> gated_clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            data_out <span class="token operator">&lt;=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            data_out <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Time Borrowing Latch:" dir="auto" class="heading" id="Time_Borrowing_Latch_0">Time Borrowing Latch:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Behavioral Level</span>
<span class="token keyword">module</span> <span class="token function">time_borrowing_latch</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> enable<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Transparent when enable is high</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>d <span class="token keyword">or</span> enable<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span>
            q <span class="token operator">=</span> d<span class="token punctuation">;</span>  <span class="token comment">// Transparent operation</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Design Considerations" dir="auto" class="heading" id="Practical_Design_Considerations_0">Practical Design Considerations</h2></div><div class="el-h3"><h3 data-heading="Trade-offs to Remember:" dir="auto" class="heading" id="Trade-offs_to_Remember_0">Trade-offs to Remember:</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Dual-edge circuits</strong> need a perfect 50% duty cycle.</li>
<li data-line="1" dir="auto"><strong>Multi-phase clocking</strong> requires complex clock generation.</li>
<li data-line="2" dir="auto"><strong>Wave pipelining</strong> needs precise delay matching.</li>
<li data-line="3" dir="auto"><strong>Time borrowing</strong> can create hold time violations.</li>
<li data-line="4" dir="auto"><strong>Clock gating</strong> adds control logic overhead.</li>
</ol></div><div class="el-h3"><h3 data-heading="When to Use Each Technique:" dir="auto" class="heading" id="When_to_Use_Each_Technique_0">When to Use Each Technique:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">High-speed designs: Dual-edge, pulse-triggered</li>
<li data-line="1" dir="auto">Power-conscious designs: Clock gating, time-multiplexing</li>
<li data-line="2" dir="auto">Large chips: Skew-tolerant, multi-phase</li>
<li data-line="3" dir="auto">Resource-limited: Wave pipelining, time-multiplexing</li>
</ul></div><div class="el-h2"><h2 data-heading="Future Trends" dir="auto" class="heading" id="Future_Trends_0">Future Trends</h2></div><div class="el-p"><p dir="auto">Modern VLSI is moving toward:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Adaptive clocking</strong> systems that adjust to conditions</li>
<li data-line="1" dir="auto"><strong>Near-threshold voltage</strong> operation with specialized flip-flops</li>
<li data-line="2" dir="auto"><strong>Asynchronous islands</strong> in mostly synchronous designs</li>
<li data-line="3" dir="auto"><strong>AI-assisted</strong> timing optimization</li>
</ul></div><div class="el-p"><p dir="auto">These techniques showcase how creative clock management can dramatically improve performance, power efficiency, and design flexibility in VLSI systems. Each offers unique advantages for specific applications, demonstrating that there's much more to timing design than simple edge-triggered flip-flops!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">clockPlay</div></div><div class="canvas-node" style="z-index: 40; transform: translate(-1440px, 3620px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Modules_0">Modules</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">A <code>module</code> is a block of Verilog code that implements a certain functionality. <strong>Modules</strong> can be embedded within other <strong>modules</strong>, and a higher-level <strong>module</strong> can communicate with its lower-level <strong>modules</strong> using their input and output <strong>ports</strong>.</p></div><div class="el-h2"><h2 data-heading="What is a Module?" dir="auto" class="heading" id="What_is_a_Module?_0">What is a Module?</h2></div><div class="el-p"><p dir="auto">A <strong>module</strong> should be enclosed within <code>module</code> and <code>endmodule</code> keywords. The name of the <strong>module</strong> should be given right after the <code>module</code> keyword, and an optional list of <strong>ports</strong> may be declared as well. Note that <strong>ports</strong> declared in the list of port declarations cannot be redeclared within the body of the <strong>module</strong>.</p></div><div class="el-h2"><h2 data-heading="Module Declaration" dir="auto" class="heading" id="Module_Declaration_0">Module Declaration</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token operator">&lt;</span>name<span class="token operator">&gt;</span> <span class="token punctuation">(</span><span class="token punctuation">[</span>port_list<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token comment">// Contents of the module</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// A module can have an empty portlist</span>
<span class="token keyword">module</span> name<span class="token punctuation">;</span>
	<span class="token comment">// Contents of the module</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Module Contents" dir="auto" class="heading" id="Module_Contents_0">Module Contents</h2></div><div class="el-p"><p dir="auto">All variable declarations, dataflow statements, functions or tasks, and lower <strong>module</strong> instances, if any, must be defined within the <code>module</code> and <code>endmodule</code> keywords. There can be multiple <strong>modules</strong> with different names in the same file and can be defined in any order.</p></div><div class="el-h1"><h1 data-heading="Module Examples and Applications" dir="auto" class="heading" id="Module_Examples_and_Applications_0">Module Examples and Applications</h1></div><div class="el-h2"><h2 data-heading="D Flip-Flop (DFF) Module Example" dir="auto" class="heading" id="D_Flip-Flop_(DFF)_Module_Example_0">D Flip-Flop (DFF) Module Example</h2></div><div class="el-p"><p dir="auto"><span alt="dff_module.png" src="verilog/module/img/dff_module.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="dff_module.png" src="verilog/module/img/dff_module.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The <strong>module</strong> <code>dff</code> represents a <strong>D flip flop</strong> which has three input <strong>ports</strong> (<code>d</code>, <code>clk</code>, <code>rstn</code>) and one output <strong>port</strong> (<code>q</code>). Contents of the <strong>module</strong> describe how a <strong>D flip flop</strong> should behave for different combinations of inputs. Here, input <code>d</code> is always assigned to output <code>q</code> at the positive edge of <code>clk</code> if <code>rstn</code> is high because it is an active low reset.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Module called "dff" has 3 inputs and 1 output port</span>
<span class="token keyword">module</span> dff <span class="token punctuation">(</span> 	<span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rstn<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span>	q<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Contents of the module</span>
	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
			q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This <strong>module</strong> will be converted into the following digital circuit during <strong>synthesis</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="dff_sync_reset_schematic.png" src="verilog/module/img/dff_sync_reset_schematic.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="dff_sync_reset_schematic.png" src="verilog/module/img/dff_sync_reset_schematic.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">Note that you cannot have any code written outside a <code>module</code>!</p></div><div class="el-p"><p dir="auto">A <strong>module</strong> represents a <strong>design unit</strong> that implements certain behavioral characteristics and will get converted into a digital circuit during <strong>synthesis</strong>. Any combination of inputs can be given to the <strong>module</strong>, and it will provide a corresponding output. This allows the same <strong>module</strong> to be reused to form bigger <strong>modules</strong> that implement more complex hardware.</p></div><div class="el-h2"><h2 data-heading="Hierarchical Design (GPU Engine Example)" dir="auto" class="heading" id="Hierarchical_Design_(GPU_Engine_Example)_0">Hierarchical Design (GPU Engine Example)</h2></div><div class="el-p"><p dir="auto">Instead of building up from smaller blocks to form bigger design blocks, the reverse can also be done. Consider the breakdown of a simple <strong>GPU engine</strong> into smaller components such that each can be represented as a <strong>module</strong> that implements a specific feature. The <strong>GPU engine</strong> shown below can be divided into five different <strong>sub-blocks</strong> where each performs a specific functionality. The bus interface unit gets data from outside into the <strong>design</strong>, which gets processed by another unit to extract instructions. Other units down the line process data provided by the previous unit.</p></div><div class="el-p"><p dir="auto"><span alt="gpu_modules2.png" src="verilog/module/img/gpu_modules2.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="gpu_modules2.png" src="verilog/module/img/gpu_modules2.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">Each <strong>sub-block</strong> can be represented as a <code>module</code> with a certain set of input and output signals for communication with other <strong>modules</strong>, and each <strong>sub-block</strong> can be further divided into more finer blocks as required.</p></div><div class="el-h1"><h1 data-heading="Module Hierarchy" dir="auto" class="heading" id="Module_Hierarchy_0">Module Hierarchy</h1></div><div class="el-h2"><h2 data-heading="Top-Level Modules" dir="auto" class="heading" id="Top-Level_Modules_0">Top-Level Modules</h2></div><div class="el-p"><p dir="auto">A <strong>top-level module</strong> is one which contains all other <strong>modules</strong>. A <strong>top-level module</strong> is not instantiated within any other <strong>module</strong>.</p></div><div class="el-p"><p dir="auto">For example, design <strong>modules</strong> are normally instantiated within <strong>top-level testbench modules</strong> so that <strong>simulation</strong> can be run by providing input stimulus. But, the <strong>testbench</strong> is not instantiated within any other <strong>module</strong> because it is a block that encapsulates everything else and hence is the <strong>top-level module</strong>.</p></div><div class="el-p"><p dir="auto">The <strong>design</strong> code shown below has a <strong>top-level module</strong> called <code>design</code>. This is because it contains all other <strong>sub-modules</strong> required to make the <strong>design</strong> complete. The <strong>sub-modules</strong> can have more nested <strong>sub-modules</strong> like <code>mod3</code> inside <code>mod1</code> and <code>mod4</code> inside <code>mod2</code>. Anyhow, all these are included into the <strong>top-level module</strong> when <code>mod1</code> and <code>mod2</code> are instantiated. So this makes the <strong>design</strong> complete and is the <strong>top-level module</strong> for the <strong>design</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">//---------------------------------</span>
<span class="token comment">//  Design code</span>
<span class="token comment">//---------------------------------</span>
<span class="token keyword">module</span> mod3 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token keyword">reg</span> c<span class="token punctuation">;</span>
	<span class="token comment">// Design code</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod4 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token keyword">wire</span> a<span class="token punctuation">;</span>
	<span class="token comment">// Design code</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod1 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>	 	<span class="token comment">// This module called "mod1" contains two instances</span>
	<span class="token keyword">wire</span> 	y<span class="token punctuation">;</span>

	mod3 	mod_inst1 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 	 		<span class="token comment">// First instance is of module called "mod3" with name "mod_inst1"</span>
	mod3 	mod_inst2 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>	 		<span class="token comment">// Second instance is also of module "mod3" with name "mod_inst2"</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod2 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 		<span class="token comment">// This module called "mod2" contains two instances</span>
	mod4 	mod_inst1 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>			<span class="token comment">// First instance is of module called "mod4" with name "mod_inst1"</span>
	mod4 	mod_inst2 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>			<span class="token comment">// Second instance is also of module "mod4" with name "mod_inst2"</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// Top-level module</span>
<span class="token keyword">module</span> <span class="token keyword">design</span> <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> 		<span class="token comment">// From design perspective, this is the top-level module</span>
	<span class="token keyword">wire</span> 	_net<span class="token punctuation">;</span>
	mod1 	mod_inst1 	<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 			<span class="token comment">// since it contains all other modules and sub-modules</span>
	mod2 	mod_inst2 	<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <strong>testbench</strong> <strong>module</strong> contains stimulus to check functionality of the <strong>design</strong> and is primarily used for <strong>functional verification</strong> using <strong>simulation</strong> tools. Hence, the <strong>design</strong> is instantiated and called <code>d0</code> inside the <strong>testbench</strong> <strong>module</strong>. From a simulator perspective, <strong>testbench</strong> is the <strong>top-level module</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">//-----------------------------------------------------------</span>
<span class="token comment">// Testbench code</span>
<span class="token comment">// From simulation perspective, this is the top-level module</span>
<span class="token comment">// because 'design' is instantiated within this module</span>
<span class="token comment">//-----------------------------------------------------------</span>
<span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
	<span class="token keyword">design</span> d0 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list_connections<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Rest of the testbench code</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Design Hierarchy and Hierarchical Naming" dir="auto" class="heading" id="Design_Hierarchy_and_Hierarchical_Naming_0">Design Hierarchy and Hierarchical Naming</h2></div><div class="el-p"><p dir="auto">A <strong>hierarchical structure</strong> is formed when <strong>modules</strong> can be instantiated inside one another, and hence the <strong>top-level module</strong> is called the <strong>root</strong>. Since each lower <strong>module</strong> instantiation within a given <strong>module</strong> is required to have different identifier names, there will not be any ambiguity in accessing signals. A <strong>hierarchical name</strong> is constructed by a list of these identifiers separated by dots <code>.</code> for each level of the <strong>hierarchy</strong>. Any signal can be accessed within any <strong>module</strong> using the <strong>hierarchical path</strong> to that particular signal.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Take the example shown above in top level modules</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst1 					<span class="token comment">// Access to module instance mod_inst1</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst1<span class="token punctuation">.</span>y 					<span class="token comment">// Access signal "y" inside mod_inst1</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst2<span class="token punctuation">.</span>mod_inst2<span class="token punctuation">.</span>a		<span class="token comment">// Access signal "a" within mod4 module</span>

testbench<span class="token punctuation">.</span>d0<span class="token punctuation">.</span>_net<span class="token punctuation">;</span> 					<span class="token comment">// Top level signal _net within design modu</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Modules</div></div><div class="canvas-node" style="z-index: 41; transform: translate(-1000px, 3620px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Port_0">Port</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">Verilog ports are interfaces enabling communication between modules and the external world. They serve as input/output pins of digital designs, allowing modules to receive data from other modules or external sources and send output data to other modules or external devices. Ports provide a means for modules to interact with the external environment while concealing internal design implementation details.</p></div><div class="el-h2"><h2 data-heading="Types of Verilog Ports" dir="auto" class="heading" id="Types_of_Verilog_Ports_0">Types of Verilog Ports</h2></div><div class="el-p"><p dir="auto">Verilog supports three primary port types:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Port Type</th>
<th dir="ltr">Keyword</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Input</strong></td>
<td dir="ltr"><code>input</code></td>
<td dir="ltr">Receives signals from other modules or external sources</td>
</tr>
<tr>
<td dir="ltr"><strong>Output</strong></td>
<td dir="ltr"><code>output</code></td>
<td dir="ltr">Sends signals to other modules or external devices</td>
</tr>
<tr>
<td dir="ltr"><strong>Inout</strong></td>
<td dir="ltr"><code>inout</code></td>
<td dir="ltr">Bidirectional port for sending and receiving signals</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Port Declaration Components" dir="auto" class="heading" id="Port_Declaration_Components_0">Port Declaration Components</h2></div><div class="el-p"><p dir="auto">Each port comprises three components:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Port Direction</strong>: Specifies whether the port is input, output, or inout.</li>
<li data-line="1" dir="auto"><strong>Port Data Type</strong> (optional): Defines the data type.</li>
<li data-line="2" dir="auto"><strong>Port Signal Name</strong>: Identifier for the port.</li>
</ul></div><div class="el-h2"><h2 data-heading="Port Declaration Syntax" dir="auto" class="heading" id="Port_Declaration_Syntax_0">Port Declaration Syntax</h2></div><div class="el-p"><p dir="auto">The general syntax for declaring ports is:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Input Port</strong>: <code>input [net_type] [range] list_of_names;</code></li>
<li data-line="1" dir="auto"><strong>Output Port</strong>: <code>output [net_type] [range] list_of_names;</code></li>
<li data-line="2" dir="auto"><strong>Inout Port</strong>: <code>inout [net_type] [range] list_of_names;</code></li>
</ul></div><div class="el-h2"><h2 data-heading="Port Declaration Styles" dir="auto" class="heading" id="Port_Declaration_Styles_0">Port Declaration Styles</h2></div><div class="el-p"><p dir="auto">Verilog supports two styles for port declarations:</p></div><div class="el-p"><p dir="auto"><strong>ANSI Style</strong> (newer method):</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">correct_ansi</span><span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Port declarations are complete in the port list</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Non-ANSI Style</strong> (traditional method):</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">correct_non_ansi</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">output</span> c<span class="token punctuation">;</span> <span class="token comment">// Port declarations are inside the module body</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Port Data Types and Default Behavior" dir="auto" class="heading" id="Port_Data_Types_and_Default_Behavior_0">Port Data Types and Default Behavior</h2></div><div class="el-p"><p dir="auto">By default, all ports are treated as <code>wire</code> types unless explicitly declared otherwise. You can specify different data types:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">example</span><span class="token punctuation">(</span>     <span class="token keyword">input</span> <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>   <span class="token comment">// Explicitly wire (default)    </span>
					<span class="token keyword">input</span> en<span class="token punctuation">,</span>    <span class="token comment">// Implicitly wire    </span>
					<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">,</span>   <span class="token comment">// Register type output   </span>
					<span class="token keyword">inout</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bus         <span class="token comment">// Bidirectional bus</span>
											 <span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Important Restrictions:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Not all data types can be used as ports.</li>
<li data-line="1" dir="auto"><code>real</code> and <code>event</code> cannot be used with ports.</li>
<li data-line="2" dir="auto">Input ports can only have net data types.</li>
</ul></div><div class="el-h2"><h2 data-heading="Port Declaration Rules" dir="auto" class="heading" id="Port_Declaration_Rules_0">Port Declaration Rules</h2></div><div class="el-p"><p dir="auto"><strong>Complete vs Partial Declaration</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Complete Declaration</strong>: If a port includes a net or variable type, it cannot be redeclared within the module.</li>
<li data-line="1" dir="auto"><strong>Partial Declaration</strong>: If a port's type is unspecified in the port list, it can be declared again using <code>wire</code> or <code>reg</code> inside the module body.</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Key Rules</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">In ANSI style, ports declared in the port list cannot be redeclared inside the module.</li>
<li data-line="1" dir="auto">In Non-ANSI style, all ports must be declared within the module body.</li>
<li data-line="2" dir="auto">ANSI and Non-ANSI styles cannot be mixed in the same module.</li>
<li data-line="3" dir="auto">The first port in ANSI style must have a direction, type, or data type.</li>
</ul></div><div class="el-h2"><h2 data-heading="Signed and Unsigned Ports" dir="auto" class="heading" id="Signed_and_Unsigned_Ports_0">Signed and Unsigned Ports</h2></div><div class="el-p"><p dir="auto">Ports can be explicitly declared as signed or unsigned:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">input</span> <span class="token keyword">unsigned</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> gain<span class="token punctuation">;</span>    <span class="token comment">// Unsigned 4-bit input</span>
<span class="token keyword">input</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> offset<span class="token punctuation">;</span>    <span class="token comment">// Signed 7-bit input (two's complement)</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Port Connection in Verilog" dir="auto" class="heading" id="Port_Connection_in_Verilog_0">Port Connection in Verilog</h2></div><div class="el-p"><p dir="auto">Port connection is the mechanism by which modules communicate with each other in Verilog. When instantiating modules, you need to connect the ports of the instantiated module to signals in the parent module.</p></div><div class="el-h3"><h3 data-heading="Port Connection Methods" dir="auto" class="heading" id="Port_Connection_Methods_0">Port Connection Methods</h3></div><div class="el-p"><p dir="auto">Verilog provides two primary methods for connecting ports during module instantiation:</p></div><div class="el-h4"><h4 data-heading="Positional Connection (Ordered List)" dir="auto" class="heading" id="Positional_Connection_(Ordered_List)_0">Positional Connection (Ordered List)</h4></div><div class="el-p"><p dir="auto">In this method, signals are connected in the same order as ports are declared in the module definition. This is the most intuitive method for beginners.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Module definition</span>
<span class="token keyword">module</span> <span class="token function">fulladd4</span><span class="token punctuation">(</span>sum<span class="token punctuation">,</span> c_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span>
    <span class="token keyword">output</span> c_out<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">input</span> c_in<span class="token punctuation">;</span>
    <span class="token comment">// module internals </span>
<span class="token keyword">endmodule</span>

<span class="token comment">// Instantiation using positional connection</span>
fulladd4 <span class="token function">fa1</span><span class="token punctuation">(</span>SUM<span class="token punctuation">,</span> C_OUT<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C_IN<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The external signals must appear in exactly the same order as the ports in the module definition.</p></div><div class="el-h4"><h4 data-heading="Named Connection (By Port Name)" dir="auto" class="heading" id="Named_Connection_(By_Port_Name)_0">Named Connection (By Port Name)</h4></div><div class="el-p"><p dir="auto">This method connects external signals to ports by specifying the port names rather than relying on position. This is more practical for large designs with many ports.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Named connection - order doesn't matter</span>
fulladd4 <span class="token function">fa1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>SUM<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">c_out</span><span class="token punctuation">(</span>C_OUT<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>A<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>B<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">c_in</span><span class="token punctuation">(</span>C_IN<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">You can specify port connections in any order as long as the port name correctly matches the external signal.</p></div><div class="el-h3"><h3 data-heading="Port Connection Rules" dir="auto" class="heading" id="Port_Connection_Rules_0">Port Connection Rules</h3></div><div class="el-p"><p dir="auto">Verilog has specific rules governing how different data types can be connected between modules:</p></div><div class="el-h4"><h4 data-heading="Input Port Rules" dir="auto" class="heading" id="Input_Port_Rules_0">Input Port Rules</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Input ports must always be of <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Input ports can be connected to either <code>reg</code> or <code>net</code> type variables.</li>
</ul></div><div class="el-h4"><h4 data-heading="Output Port Rules" dir="auto" class="heading" id="Output_Port_Rules_0">Output Port Rules</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Output ports can be of <code>reg</code> or <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Output ports must always be connected to <code>net</code> type (cannot connect to <code>reg</code>).</li>
</ul></div><div class="el-h4"><h4 data-heading="Inout Port Rules" dir="auto" class="heading" id="Inout_Port_Rules_0">Inout Port Rules</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Inout ports must always be of <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Inout ports must always be connected to <code>net</code> type.</li>
</ul></div><div class="el-h3"><h3 data-heading="Why These Connection Rules Exist" dir="auto" class="heading" id="Why_These_Connection_Rules_Exist_0">Why These Connection Rules Exist</h3></div><div class="el-p"><p dir="auto">The connection rules exist because of how Verilog handles assignments:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Net types</strong> are used for continuous assignments using <code>assign</code> statements or port connections.</li>
<li data-line="1" dir="auto"><strong>Reg types</strong> are used in <code>always</code> blocks with sensitivity lists.</li>
<li data-line="2" dir="auto">When connecting ports, it's essentially a continuous assignment, which requires the target to be a <code>net</code>. </li>
</ul></div><div class="el-p"><p dir="auto">A <code>net</code> type simply wires two things together, while a <code>reg</code> type is used to store data based on inputs.</p></div><div class="el-h3"><h3 data-heading="Width Matching and Unconnected Ports" dir="auto" class="heading" id="Width_Matching_and_Unconnected_Ports_0">Width Matching and Unconnected Ports</h3></div><div class="el-h4"><h4 data-heading="Width Matching" dir="auto" class="heading" id="Width_Matching_0">Width Matching</h4></div><div class="el-p"><p dir="auto">Verilog allows connecting signals of different widths but typically issues a warning when widths don't match.</p></div><div class="el-h4"><h4 data-heading="Unconnected Ports" dir="auto" class="heading" id="Unconnected_Ports_0">Unconnected Ports</h4></div><div class="el-p"><p dir="auto">Verilog allows ports to remain unconnected, which is useful for debugging purposes or unused outputs:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Leaving a port unconnected</span>
module_instance <span class="token function">inst1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clock<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data_in</span><span class="token punctuation">(</span>input_data<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data_out</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">,</span>  <span class="token comment">// Unconnected output</span>
    <span class="token punctuation">.</span><span class="token function">enable</span><span class="token punctuation">(</span>en<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Practical Example" dir="auto" class="heading" id="Practical_Example_1">Practical Example</h3></div><div class="el-p"><p dir="auto">Here's an example showing proper port connection between modules:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">top_module</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span> reset_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span> insignal1<span class="token punctuation">,</span>
    <span class="token keyword">input</span> insignal2<span class="token punctuation">,</span>
    <span class="token keyword">output</span> outsignal1<span class="token punctuation">,</span>
    <span class="token keyword">output</span> outsignal2 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">wire</span> connection_wire<span class="token punctuation">;</span>  <span class="token comment">// Internal wire for module-to-module connection</span>

first_module <span class="token function">fm1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset_n</span><span class="token punctuation">(</span>reset_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in1</span><span class="token punctuation">(</span>insignal1<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">out1</span><span class="token punctuation">(</span>outsignal1<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">out2</span><span class="token punctuation">(</span>connection_wire<span class="token punctuation">)</span> <span class="token comment">// Connected to second module </span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
second_module <span class="token function">sm1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset_n</span><span class="token punctuation">(</span>reset_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in1</span><span class="token punctuation">(</span>insignal2<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in2</span><span class="token punctuation">(</span>connection_wire<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment">// Receives from first module</span>
    <span class="token punctuation">.</span><span class="token function">out1</span><span class="token punctuation">(</span>outsignal2<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="SystemVerilog Simplification" dir="auto" class="heading" id="SystemVerilog_Simplification_0">SystemVerilog Simplification</h3></div><div class="el-p"><p dir="auto">In SystemVerilog, the <code>logic</code> type can be used in both cases, simplifying the connection rules and eliminating many of the restrictions present in traditional Verilog. Understanding these port connection rules and methods is essential for creating modular, hierarchical designs in Verilog where multiple modules work together to implement complex digital systems.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Port</div></div><div class="canvas-node" data-text-align="center" style="z-index: 63; transform: translate(-1150px, -440px); width: 260px; height: 60px; --canvas-node-width: 260px; --canvas-node-height: 60px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Basics" dir="auto" class="heading" id="Basics_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Basics</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 64; transform: translate(-960px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="task_0">task</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">task</div></div><div class="canvas-node" style="z-index: 65; transform: translate(-1400px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="function_0">function</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">function</div></div><div class="canvas-node" data-text-align="center" style="z-index: 66; transform: translate(-450px, 4430px); width: 260px; height: 80px; --canvas-node-width: 260px; --canvas-node-height: 80px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 37px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Other" dir="auto" class="heading" id="Other_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Other</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 67; transform: translate(-1220px, 200px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Data_Types_0">Data Types</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Data Types</div></div><div class="canvas-node" style="z-index: 70; transform: translate(-1220px, -280px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Fundamental_Concepts_0">Fundamental Concepts</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Fundamental Concepts</div></div><div class="canvas-node" style="z-index: 71; transform: translate(-1700px, 200px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Format_specifier_0">Format specifier</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Format specifier</div></div></div></div></div></div><div id="right-content" class="leaf" style="--sidebar-width: var(--sidebar-width-right);"><div id="right-sidebar" class="sidebar"><div class="sidebar-handle"></div><div class="sidebar-topbar"><div class="topbar-content"><label class="theme-toggle-container" for="theme-toggle-input" id=""><input class="theme-toggle-input" type="checkbox" id="theme-toggle-input"><div class="toggle-background"></div></label></div><div class="clickable-icon sidebar-collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="100%" height="100%" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><path d="M21 3H3C1.89543 3 1 3.89543 1 5V19C1 20.1046 1.89543 21 3 21H21C22.1046 21 23 20.1046 23 19V5C23 3.89543 22.1046 3 21 3Z"></path><path d="M10 4V20"></path><path d="M4 7H7"></path><path d="M4 10H7"></path><path d="M4 13H7"></path></svg></div></div><div class="sidebar-content-wrapper"><div id="right-sidebar-content" class="leaf-content"><div class="graph-view-wrapper"><div class="feature-header"><div class="feature-title">Interactive Graph</div></div><div class="graph-view-placeholder">
		<div class="graph-view-container">
			<div class="graph-icon graph-expand" role="button" aria-label="Expand" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><line x1="7" y1="17" x2="17" y2="7"></line><polyline points="7 7 17 7 17 17"></polyline></svg></div>
			<div class="graph-icon graph-global" role="button" aria-label="Global Graph" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-git-fork"><circle cx="12" cy="18" r="3"></circle><circle cx="6" cy="6" r="3"></circle><circle cx="18" cy="6" r="3"></circle><path d="M18 9v2c0 .6-.4 1-1 1H7c-.6 0-1-.4-1-1V9"></path><path d="M12 12v3"></path></svg></div>
			<canvas id="graph-canvas" class="hide" width="512px" height="512px"></canvas>
		</div>
		</div></div><div id="outline" class=" tree-container"><div class="feature-header"><div class="feature-title">Table Of Contents</div><button class="clickable-icon nav-action-button tree-collapse-all" aria-label="Collapse All"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"></svg></button></div></div></div></div><script defer="">let rs = document.querySelector("#right-sidebar"); rs.classList.toggle("is-collapsed", window.innerWidth < 768); rs.style.setProperty("--sidebar-width", localStorage.getItem("sidebar-right-width"));</script></div></div></div></div></body></html>