Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 25 00:17:36 2022
| Host         : LAPTOP-CCIUAPNO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |              74 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                       Enable Signal                       |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  clock_divider_IP/inst/CLK_25 |                                                           | Comp_VGA/Hsync0                                            |                1 |              1 |         1.00 |
|  clock_divider_IP/inst/CLK_50 |                                                           | Comp_ov7670_controller/Inst_i2c_sender/sioc_i_1_n_0        |                1 |              1 |         1.00 |
|  clock_divider_IP/inst/CLK_25 | Comp_VGA/eqOp                                             |                                                            |                1 |              2 |         2.00 |
|  ov_pclk_IBUF_BUFG            |                                                           |                                                            |                2 |              2 |         1.00 |
|  ov_pclk_IBUF_BUFG            | Comp_ov7670_capture/line0                                 | Comp_ov7670_capture/latched_vsync                          |                1 |              4 |         4.00 |
|  clock_divider_IP/inst/CLK_50 |                                                           |                                                            |                5 |              7 |         1.40 |
|  ov_pclk_IBUF_BUFG            |                                                           | Comp_ov7670_capture/href_last[6]_i_1_n_0                   |                1 |              7 |         7.00 |
|  clock_divider_IP/inst/CLK_25 | Comp_VGA/eqOp                                             | Comp_VGA/Vcnt                                              |                5 |              8 |         1.60 |
|  clock_divider_IP/inst/CLK_50 | Comp_ov7670_controller/Inst_i2c_sender/divider[7]_i_1_n_0 |                                                            |                3 |              8 |         2.67 |
|  clock_divider_IP/inst/CLK_50 | Comp_ov7670_controller/Inst_i2c_sender/taken              | Comp_cam_reset/o                                           |                2 |              8 |         4.00 |
|  clock_divider_IP/inst/CLK_25 |                                                           | Comp_VGA/eqOp                                              |                4 |             10 |         2.50 |
| ~ov_pclk_IBUF_BUFG            |                                                           |                                                            |               10 |             10 |         1.00 |
|  clock_divider_IP/inst/CLK_50 | Comp_ov7670_controller/Inst_i2c_sender/busy_sr0           | Comp_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0 |                3 |             11 |         3.67 |
|  ov_pclk_IBUF_BUFG            | Comp_ov7670_capture/latched_href                          |                                                            |               10 |             15 |         1.50 |
|  clock_divider_IP/inst/CLK_25 |                                                           |                                                            |               11 |             16 |         1.45 |
|  clock_divider_IP/inst/CLK_25 | Comp_Address_Generator/val                                | Comp_VGA/Vsync_reg_0                                       |                5 |             19 |         3.80 |
|  ov_pclk_IBUF_BUFG            | Comp_ov7670_capture/wren                                  | Comp_ov7670_capture/latched_vsync                          |                5 |             19 |         3.80 |
|  clock_divider_IP/inst/CLK_25 |                                                           | Comp_cam_reset/clear                                       |                6 |             24 |         4.00 |
|  clock_divider_IP/inst/CLK_50 | Comp_ov7670_controller/Inst_i2c_sender/busy_sr0           |                                                            |                9 |             49 |         5.44 |
+-------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


